Analysis & Synthesis report for experiment3
Sat Mar  2 03:36:22 2019
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_cmd_state
 11. State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_state
 12. State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 13. State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 14. State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 15. State Machine - |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state
 16. State Machine - |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated
 24. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jhg1:auto_generated
 25. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vb82:auto_generated
 26. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 27. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 32. Source assignments for experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 33. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2
 34. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 35. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 36. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 37. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 38. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 39. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 40. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 41. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 42. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 43. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 44. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 45. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated
 46. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component|altsyncram_10a2:auto_generated
 47. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component|altsyncram_gla2:auto_generated
 48. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 49. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 50. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 51. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 52. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 53. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 54. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 55. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 56. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 57. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 58. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 59. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 60. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 61. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 62. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 63. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 64. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 65. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 66. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 67. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 68. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 69. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 70. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 71. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 72. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 73. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 74. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 75. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 76. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 77. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 78. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 79. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 80. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 81. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 82. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 83. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 84. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 85. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 86. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 87. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 88. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 89. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 90. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 91. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 92. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 93. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 94. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 95. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 96. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 97. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 98. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 99. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
100. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
101. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
102. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
103. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
104. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
105. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
106. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
107. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
108. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
109. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
110. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
111. Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
112. Source assignments for Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated
113. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
114. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
115. Source assignments for experiment3_cmd_xbar_demux:cmd_xbar_demux
116. Source assignments for experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001
117. Source assignments for experiment3_cmd_xbar_demux:rsp_xbar_demux
118. Source assignments for experiment3_cmd_xbar_demux:rsp_xbar_demux_001
119. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_002
120. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_003
121. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_004
122. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_005
123. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_006
124. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_007
125. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_008
126. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_009
127. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_010
128. Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_011
129. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a
130. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram
131. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b
132. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram
133. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component
134. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component
136. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
137. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
138. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
139. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
140. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
141. Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy
142. Parameter Settings for User Entity Instance: experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo
143. Parameter Settings for User Entity Instance: experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo
144. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component
145. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit
146. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component
152. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component
153. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component
155. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component
157. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component
158. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component
159. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component
161. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1
162. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1
163. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|sdr_data_path:data_path1
164. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
165. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
166. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
167. Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
168. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0
169. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
170. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
171. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
172. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
173. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator
175. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator
176. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator
177. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator
178. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator
179. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator
180. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator
181. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator
182. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator
183. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator
184. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator
185. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator
186. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
187. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator
188. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
189. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
190. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
191. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent
194. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
196. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent
197. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent
200. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
201. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo
202. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent
203. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
204. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo
205. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent
206. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
207. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo
208. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent
209. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
210. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
211. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent
212. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
213. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
214. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent
215. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
216. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
217. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent
218. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
219. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
220. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
221. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent
224. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
226. Parameter Settings for User Entity Instance: experiment3_addr_router:addr_router|experiment3_addr_router_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: experiment3_addr_router_001:addr_router_001|experiment3_addr_router_001_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: experiment3_id_router:id_router|experiment3_id_router_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: experiment3_id_router_001:id_router_001|experiment3_id_router_001_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_002|experiment3_id_router_002_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_003|experiment3_id_router_002_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_004|experiment3_id_router_002_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_005|experiment3_id_router_002_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_006|experiment3_id_router_002_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_007|experiment3_id_router_002_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_008|experiment3_id_router_002_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_009|experiment3_id_router_002_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_010|experiment3_id_router_002_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_011|experiment3_id_router_002_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter
241. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
242. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
243. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
244. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
245. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
246. Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
247. Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
248. Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
249. Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
250. Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
251. Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
252. Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter
255. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001
256. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for Inferred Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1
258. Parameter Settings for Inferred Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0
259. altsyncram Parameter Settings by Entity Instance
260. scfifo Parameter Settings by Entity Instance
261. dcfifo Parameter Settings by Entity Instance
262. altshift_taps Parameter Settings by Entity Instance
263. altpll Parameter Settings by Entity Instance
264. lpm_mult Parameter Settings by Entity Instance
265. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
266. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001"
267. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter"
268. Port Connectivity Checks: "experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
269. Port Connectivity Checks: "experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
270. Port Connectivity Checks: "experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
271. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
272. Port Connectivity Checks: "altera_reset_controller:rst_controller"
273. Port Connectivity Checks: "experiment3_id_router_002:id_router_002|experiment3_id_router_002_default_decode:the_default_decode"
274. Port Connectivity Checks: "experiment3_id_router_001:id_router_001|experiment3_id_router_001_default_decode:the_default_decode"
275. Port Connectivity Checks: "experiment3_id_router:id_router|experiment3_id_router_default_decode:the_default_decode"
276. Port Connectivity Checks: "altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
277. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
278. Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
279. Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
280. Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
281. Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
282. Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo"
283. Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo"
284. Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo"
285. Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo"
286. Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
287. Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
288. Port Connectivity Checks: "altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator"
289. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
290. Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator"
291. Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator"
292. Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator"
293. Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator"
294. Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator"
295. Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator"
296. Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator"
297. Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator"
298. Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
299. Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
300. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator"
301. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator"
302. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
303. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
304. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
305. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
306. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2"
307. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"
308. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2"
309. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"
310. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
311. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1"
312. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1"
313. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7"
314. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map"
315. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels"
316. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1"
317. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1"
318. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1"
319. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1"
320. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1"
321. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1"
322. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0"
323. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0"
324. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0"
325. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1"
326. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1"
327. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1"
328. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit"
329. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0"
330. Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer"
331. Port Connectivity Checks: "experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic"
332. Port Connectivity Checks: "experiment3_jtag_uart_0:jtag_uart_0"
333. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy"
334. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
335. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
336. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component"
337. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_pib:the_experiment3_cpu_0_nios2_oci_pib"
338. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_nios2_oci_fifowp_inc:experiment3_cpu_0_nios2_oci_fifowp_inc_fifowp"
339. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dtrace:the_experiment3_cpu_0_nios2_oci_dtrace|experiment3_cpu_0_nios2_oci_td_mode:experiment3_cpu_0_nios2_oci_trc_ctrl_td_mode"
340. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_itrace:the_experiment3_cpu_0_nios2_oci_itrace"
341. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk"
342. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_xbrk:the_experiment3_cpu_0_nios2_oci_xbrk"
343. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component"
344. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug"
345. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci"
346. Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_test_bench:the_experiment3_cpu_0_test_bench"
347. Port Connectivity Checks: "experiment3_cpu_0:cpu_0"
348. Elapsed Time Per Partition
349. Analysis & Synthesis Messages
350. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar  2 03:36:22 2019     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; experiment3                               ;
; Top-level Entity Name              ; experiment3                               ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 6,200                                     ;
;     Total combinational functions  ; 4,949                                     ;
;     Dedicated logic registers      ; 3,619                                     ;
; Total registers                    ; 3619                                      ;
; Total pins                         ; 203                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 165,848                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; experiment3        ; experiment3        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                           ; Library         ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd ; yes             ; User Wizard-Generated File             ; /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd              ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_WR_FIFO.v                                                             ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_WR_FIFO.v                   ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_RD_FIFO.v                                                             ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_RD_FIFO.v                   ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_PLL.v                                                                 ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_PLL.v                       ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Params.h                                                              ; yes             ; User Unspecified File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Params.h                    ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v                                                       ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v             ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/sdr_data_path.v                                                             ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/sdr_data_path.v                   ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/control_interface.v                                                         ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/control_interface.v               ;                 ;
; Nios_LCD_Camera_Component/Sdram_Control_4Port/command.v                                                                   ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/command.v                         ;                 ;
; Nios_LCD_Camera_Component/Touch_Panel_Controller.v                                                                        ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Touch_Panel_Controller.v                              ;                 ;
; Nios_LCD_Camera_Component/Nios_Touch_Panel_Interface.v                                                                    ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Nios_Touch_Panel_Interface.v                          ;                 ;
; Nios_LCD_Camera_Component/Nios_Imageline_Interface.v                                                                      ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Nios_Imageline_Interface.v                            ;                 ;
; Nios_LCD_Camera_Component/Nios_Console_Interface.v                                                                        ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Nios_Console_Interface.v                              ;                 ;
; Nios_LCD_Camera_Component/Nios_Camera_Interface.v                                                                         ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Nios_Camera_Interface.v                               ;                 ;
; Nios_LCD_Camera_Component/Line_Buffer.v                                                                                   ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Line_Buffer.v                                         ;                 ;
; Nios_LCD_Camera_Component/LCD_Data_Contoller.v                                                                            ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/LCD_Data_Contoller.v                                  ;                 ;
; Nios_LCD_Camera_Component/LCD_Console_Generation.v                                                                        ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/LCD_Console_Generation.v                              ;                 ;
; Nios_LCD_Camera_Component/LCD_Config_Controller.v                                                                         ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/LCD_Config_Controller.v                               ;                 ;
; Nios_LCD_Camera_Component/I2C_M24_Controller.v                                                                            ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/I2C_M24_Controller.v                                  ;                 ;
; Nios_LCD_Camera_Component/I2C_M16_Controller.v                                                                            ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/I2C_M16_Controller.v                                  ;                 ;
; Nios_LCD_Camera_Component/Filter_RAM.v                                                                                    ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                                          ;                 ;
; Nios_LCD_Camera_Component/Filter_Pipe.v                                                                                   ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_Pipe.v                                         ;                 ;
; Nios_LCD_Camera_Component/Camera_Data_Controller.v                                                                        ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Camera_Data_Controller.v                              ;                 ;
; Nios_LCD_Camera_Component/Camera_Config_Controller.v                                                                      ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Camera_Config_Controller.v                            ;                 ;
; Nios_LCD_Camera_Component/Button_Label_RAM.v                                                                              ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Label_RAM.v                                    ;                 ;
; Nios_LCD_Camera_Component/Button_Character_Map.v                                                                          ; yes             ; User Wizard-Generated File             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Character_Map.v                                ;                 ;
; experiment3/synthesis/experiment3.v                                                                                       ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/experiment3.v                                             ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_irq_mapper.sv                                                                ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_irq_mapper.sv                      ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_width_adapter.sv                                                           ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_width_adapter.sv                 ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                      ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_burst_uncompressor.sv            ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_arbitrator.sv                                                              ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_arbitrator.sv                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_rsp_xbar_mux_001.sv                                                          ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_mux_001.sv                ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_rsp_xbar_mux.sv                                                              ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_mux.sv                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv              ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cmd_xbar_mux.sv                                                              ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_mux.sv                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cmd_xbar_demux_001.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux_001.sv              ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv                                                            ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv                  ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_reset_controller.v                                                                ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_reset_controller.v                      ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_reset_synchronizer.v                                                              ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_reset_synchronizer.v                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_burst_adapter.sv                                                           ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_burst_adapter.sv                 ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_id_router_002.sv                                                             ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv                   ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_id_router_001.sv                                                             ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_001.sv                   ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_id_router.sv                                                                 ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router.sv                       ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_addr_router_001.sv                                                           ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_addr_router_001.sv                 ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_addr_router.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_addr_router.sv                     ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_avalon_sc_fifo.v                                                                  ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v                        ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_slave_agent.sv                                                             ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv                   ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_master_agent.sv                                                            ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_agent.sv                  ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_slave_translator.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv              ; lib_experiment3 ;
; experiment3/synthesis/submodules/altera_merlin_master_translator.sv                                                       ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_translator.sv             ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd                                                   ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd         ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd                                           ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd                                                             ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd                   ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd                                                              ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd                                                        ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd              ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd                                                          ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd                ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd                                                  ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd        ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd                                                         ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd               ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd                                                          ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd                ; lib_experiment3 ;
; experiment3/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd                                                          ; yes             ; User VHDL File                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd                ; lib_experiment3 ;
; experiment3/synthesis/submodules/Nios_LCD_Camera_Component.sv                                                             ; yes             ; User SystemVerilog HDL File            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/Nios_LCD_Camera_Component.sv                   ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_LED_GREEN_O.v                                                                ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_LED_GREEN_O.v                      ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_LED_RED_O.v                                                                  ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_LED_RED_O.v                        ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_PUSH_BUTTON_I.v                                                              ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_PUSH_BUTTON_I.v                    ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_SWITCH_I.v                                                                   ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_SWITCH_I.v                         ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_jtag_uart_0.v                                                                ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_jtag_uart_0.v                      ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_sram_0.v                                                                     ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_sram_0.v                           ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_wrapper.v                                            ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_wrapper.v  ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0.v                                                                      ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0.v                            ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0_test_bench.v                                                           ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0_test_bench.v                 ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_tck.v                                                ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_tck.v      ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0_oci_test_bench.v                                                       ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0_oci_test_bench.v             ; lib_experiment3 ;
; experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_sysclk.v                                             ; yes             ; User Verilog HDL File                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_sysclk.v   ; lib_experiment3 ;
; altsyncram.tdf                                                                                                            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;                 ;
; stratix_ram_block.inc                                                                                                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;                 ;
; lpm_mux.inc                                                                                                               ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;                 ;
; lpm_decode.inc                                                                                                            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;                 ;
; aglobal120.inc                                                                                                            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                                                      ;                 ;
; a_rdenreg.inc                                                                                                             ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;                 ;
; altrom.inc                                                                                                                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                                                          ;                 ;
; altram.inc                                                                                                                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altram.inc                                                                          ;                 ;
; altdpram.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                                                        ;                 ;
; db/altsyncram_ihg1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_ihg1.tdf                                                          ;                 ;
; db/altsyncram_jhg1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_jhg1.tdf                                                          ;                 ;
; db/altsyncram_vb82.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_vb82.tdf                                                          ;                 ;
; db/altsyncram_e502.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_e502.tdf                                                          ;                 ;
; altera_std_synchronizer.v                                                                                                 ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                           ;                 ;
; sld_virtual_jtag_basic.v                                                                                                  ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                            ;                 ;
; scfifo.tdf                                                                                                                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;                 ;
; a_regfifo.inc                                                                                                             ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;                 ;
; a_dpfifo.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;                 ;
; a_i2fifo.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;                 ;
; a_fffifo.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;                 ;
; a_f2fifo.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;                 ;
; db/scfifo_1n21.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/scfifo_1n21.tdf                                                              ;                 ;
; db/a_dpfifo_8t21.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_dpfifo_8t21.tdf                                                            ;                 ;
; db/a_fefifo_7cf.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_fefifo_7cf.tdf                                                             ;                 ;
; db/cntr_rj7.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/cntr_rj7.tdf                                                                 ;                 ;
; db/dpram_5h21.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dpram_5h21.tdf                                                               ;                 ;
; db/altsyncram_9tl1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_9tl1.tdf                                                          ;                 ;
; db/cntr_fjb.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/cntr_fjb.tdf                                                                 ;                 ;
; alt_jtag_atlantic.v                                                                                                       ; yes             ; Encrypted Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                 ;                 ;
; altshift_taps.tdf                                                                                                         ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                   ;                 ;
; lpm_counter.inc                                                                                                           ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;                 ;
; lpm_compare.inc                                                                                                           ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;                 ;
; lpm_constant.inc                                                                                                          ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;                 ;
; db/shift_taps_gkn.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/shift_taps_gkn.tdf                                                           ;                 ;
; db/altsyncram_4m81.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_4m81.tdf                                                          ;                 ;
; db/cntr_3rf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/cntr_3rf.tdf                                                                 ;                 ;
; db/cmpr_mdc.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/cmpr_mdc.tdf                                                                 ;                 ;
; db/altsyncram_eh52.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_eh52.tdf                                                          ;                 ;
; db/altsyncram_10a2.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_10a2.tdf                                                          ;                 ;
; db/altsyncram_gla2.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_gla2.tdf                                                          ;                 ;
; altpll.tdf                                                                                                                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf                                                                          ;                 ;
; stratix_pll.inc                                                                                                           ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                     ;                 ;
; stratixii_pll.inc                                                                                                         ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                   ;                 ;
; cycloneii_pll.inc                                                                                                         ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                   ;                 ;
; dcfifo.tdf                                                                                                                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                          ;                 ;
; lpm_add_sub.inc                                                                                                           ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;                 ;
; a_graycounter.inc                                                                                                         ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                   ;                 ;
; a_fefifo.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                        ;                 ;
; a_gray2bin.inc                                                                                                            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                      ;                 ;
; dffpipe.inc                                                                                                               ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/dffpipe.inc                                                                         ;                 ;
; alt_sync_fifo.inc                                                                                                         ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                   ;                 ;
; altsyncram_fifo.inc                                                                                                       ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                 ;                 ;
; db/dcfifo_21m1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dcfifo_21m1.tdf                                                              ;                 ;
; db/a_gray2bin_kdb.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_gray2bin_kdb.tdf                                                           ;                 ;
; db/a_graycounter_o96.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_graycounter_o96.tdf                                                        ;                 ;
; db/a_graycounter_fgc.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_graycounter_fgc.tdf                                                        ;                 ;
; db/a_graycounter_egc.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/a_graycounter_egc.tdf                                                        ;                 ;
; db/altsyncram_1l81.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_1l81.tdf                                                          ;                 ;
; db/altsyncram_drg1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_drg1.tdf                                                          ;                 ;
; db/dffpipe_ngh.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dffpipe_ngh.tdf                                                              ;                 ;
; db/dffpipe_kec.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dffpipe_kec.tdf                                                              ;                 ;
; db/alt_synch_pipe_rdb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/alt_synch_pipe_rdb.tdf                                                       ;                 ;
; db/dffpipe_pe9.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dffpipe_pe9.tdf                                                              ;                 ;
; db/dffpipe_oe9.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dffpipe_oe9.tdf                                                              ;                 ;
; db/alt_synch_pipe_vd8.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/alt_synch_pipe_vd8.tdf                                                       ;                 ;
; db/dffpipe_qe9.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/dffpipe_qe9.tdf                                                              ;                 ;
; db/cmpr_536.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/cmpr_536.tdf                                                                 ;                 ;
; db/altsyncram_7n92.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/altsyncram_7n92.tdf                                                          ;                 ;
; sld_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ;                 ;
; sld_rom_sr.vhd                                                                                                            ; yes             ; Encrypted Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;                 ;
; lpm_mult.tdf                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                        ;                 ;
; multcore.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/multcore.inc                                                                        ;                 ;
; bypassff.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                                                                        ;                 ;
; altshift.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altshift.inc                                                                        ;                 ;
; multcore.tdf                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/multcore.tdf                                                                        ;                 ;
; csa_add.inc                                                                                                               ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/csa_add.inc                                                                         ;                 ;
; mpar_add.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/mpar_add.inc                                                                        ;                 ;
; muleabz.inc                                                                                                               ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/muleabz.inc                                                                         ;                 ;
; mul_lfrg.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                        ;                 ;
; mul_boothc.inc                                                                                                            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                      ;                 ;
; alt_ded_mult.inc                                                                                                          ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                    ;                 ;
; alt_ded_mult_y.inc                                                                                                        ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                  ;                 ;
; mpar_add.tdf                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                        ;                 ;
; lpm_add_sub.tdf                                                                                                           ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                     ;                 ;
; addcore.inc                                                                                                               ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/addcore.inc                                                                         ;                 ;
; look_add.inc                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/look_add.inc                                                                        ;                 ;
; alt_stratix_add_sub.inc                                                                                                   ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                             ;                 ;
; db/add_sub_4ch.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/add_sub_4ch.tdf                                                              ;                 ;
; altshift.tdf                                                                                                              ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altshift.tdf                                                                        ;                 ;
; db/add_sub_6ch.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/db/add_sub_6ch.tdf                                                              ;                 ;
; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Label_RAM.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Label_RAM.mif                                  ;                 ;
; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Character_Map.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Character_Map.mif                              ;                 ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 6,200                 ;
;                                             ;                       ;
; Total combinational functions               ; 4949                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 2557                  ;
;     -- 3 input functions                    ; 1330                  ;
;     -- <=2 input functions                  ; 1062                  ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 4293                  ;
;     -- arithmetic mode                      ; 656                   ;
;                                             ;                       ;
; Total registers                             ; 3619                  ;
;     -- Dedicated logic registers            ; 3619                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 203                   ;
; Total memory bits                           ; 165848                ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; clock_50_i_clk_in_clk ;
; Maximum fan-out                             ; 3246                  ;
; Total fan-out                               ; 35667                 ;
; Average fan-out                             ; 3.93                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |experiment3                                                                                                         ; 4949 (1)          ; 3619 (0)     ; 165848      ; 0            ; 0       ; 0         ; 203  ; 0            ; |experiment3                                                                                                                                                                                                                                                                                                                                ;              ;
;    |Altera_UP_SD_Card_Avalon_Interface:sd_card_0|                                                                    ; 1172 (415)        ; 892 (136)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0                                                                                                                                                                                                                                                                                   ;              ;
;       |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                     ; 757 (91)          ; 756 (385)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                                                                                                          ;              ;
;          |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                              ; 232 (230)         ; 72 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                                                                                                             ;              ;
;             |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                   ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                                                                                                                        ;              ;
;          |Altera_UP_SD_Card_Buffer:data_line|                                                                        ; 134 (114)         ; 79 (63)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                                                                                                                       ;              ;
;             |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                             ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                                                                                                            ;              ;
;             |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_7n92:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated                                                                                           ;              ;
;          |Altera_UP_SD_Card_Clock:clock_generator|                                                                   ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                                                                                                                  ;              ;
;          |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                 ; 86 (86)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                                                                                                                ;              ;
;          |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                     ; 197 (195)         ; 159 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                                                                                                                    ;              ;
;             |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                                                                                                            ;              ;
;          |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                                                                                                                       ;              ;
;    |Nios_LCD_Camera_Component:nios_lcd_camera_component_0|                                                           ; 1971 (93)         ; 1520 (35)    ; 150488      ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0                                                                                                                                                                                                                                                                          ;              ;
;       |Camera_Config_Controller:Camera_Config_unit|                                                                  ; 114 (55)          ; 64 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit                                                                                                                                                                                                                              ;              ;
;          |I2C_M24_Controller:u0|                                                                                     ; 59 (59)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0                                                                                                                                                                                                        ;              ;
;       |Camera_Data_Controller:Camera_Data_unit|                                                                      ; 82 (66)           ; 152 (141)    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit                                                                                                                                                                                                                                  ;              ;
;          |Line_Buffer:Raw_Buffer|                                                                                    ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer                                                                                                                                                                                                           ;              ;
;             |altshift_taps:altshift_taps_component|                                                                  ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component                                                                                                                                                                     ;              ;
;                |shift_taps_gkn:auto_generated|                                                                       ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated                                                                                                                                       ;              ;
;                   |altsyncram_4m81:altsyncram2|                                                                      ; 0 (0)             ; 0 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2                                                                                                           ;              ;
;                   |cntr_3rf:cntr1|                                                                                   ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1                                                                                                                        ;              ;
;                      |cmpr_mdc:cmpr5|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                                                                                                         ;              ;
;       |Filter_Pipe:Filter_Pipe_unit|                                                                                 ; 220 (170)         ; 95 (95)      ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit                                                                                                                                                                                                                                             ;              ;
;          |Filter_RAM:Filter_RAM_B0|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_B1|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_Bp1|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1                                                                                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component                                                                                                                                                                                   ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                    ;              ;
;          |Filter_RAM:Filter_RAM_G0|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_G1|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_Gp1|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1                                                                                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component                                                                                                                                                                                   ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                    ;              ;
;          |Filter_RAM:Filter_RAM_R0|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_R1|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                     ;              ;
;          |Filter_RAM:Filter_RAM_Rp1|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1                                                                                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component                                                                                                                                                                                   ;              ;
;                |altsyncram_eh52:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated                                                                                                                                                    ;              ;
;          |lpm_mult:Mult0|                                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0                                                                                                                                                                                                                              ;              ;
;             |multcore:mult_core|                                                                                     ; 25 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                           ;              ;
;                |mpar_add:padder|                                                                                     ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:adder[0]|                                                                             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                      ;              ;
;                      |add_sub_6ch:auto_generated|                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated                                                                                                                                           ;              ;
;          |lpm_mult:Mult1|                                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1                                                                                                                                                                                                                              ;              ;
;             |multcore:mult_core|                                                                                     ; 25 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                           ;              ;
;                |mpar_add:padder|                                                                                     ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:adder[0]|                                                                             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                      ;              ;
;                      |add_sub_4ch:auto_generated|                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                                                                                                                                           ;              ;
;       |LCD_Config_Controller:LCD_Config_unit|                                                                        ; 107 (54)          ; 59 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit                                                                                                                                                                                                                                    ;              ;
;          |I2C_M16_Controller:I2C_unit|                                                                               ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit                                                                                                                                                                                                        ;              ;
;       |LCD_Console_Generation:LCD_Console_unit|                                                                      ; 97 (97)           ; 23 (23)      ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit                                                                                                                                                                                                                                  ;              ;
;          |Button_Character_Map:Character_Map|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map                                                                                                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component                                                                                                                                                               ;              ;
;                |altsyncram_gla2:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component|altsyncram_gla2:auto_generated                                                                                                                                ;              ;
;          |Button_Label_RAM:Button_Labels|                                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels                                                                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component                                                                                                                                                                   ;              ;
;                |altsyncram_10a2:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component|altsyncram_10a2:auto_generated                                                                                                                                    ;              ;
;       |LCD_Data_Controller:LCD_Data_unit|                                                                            ; 128 (128)         ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit                                                                                                                                                                                                                                        ;              ;
;       |Nios_Camera_Interface:Nios_Camera_Interface_unit|                                                             ; 46 (46)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Camera_Interface:Nios_Camera_Interface_unit                                                                                                                                                                                                                         ;              ;
;       |Nios_Console_Interface:Nios_Console_unit|                                                                     ; 31 (31)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Console_Interface:Nios_Console_unit                                                                                                                                                                                                                                 ;              ;
;       |Nios_Imageline_Interface:Nios_Imageline_unit|                                                                 ; 45 (45)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Imageline_Interface:Nios_Imageline_unit                                                                                                                                                                                                                             ;              ;
;       |Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|                                                             ; 155 (155)         ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit                                                                                                                                                                                                                         ;              ;
;       |Sdram_Control_4Port:u7|                                                                                       ; 657 (210)         ; 673 (138)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7                                                                                                                                                                                                                                                   ;              ;
;          |Sdram_PLL:sdram_pll1|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1                                                                                                                                                                                                                              ;              ;
;             |altpll:altpll_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                                                                                                                      ;              ;
;          |Sdram_RD_FIFO:read_fifo1|                                                                                  ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|                                                                                ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|                                                                          ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                                                                                                                                       ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                       ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                            ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                            ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                      ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                              ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                 ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                               ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                    ;              ;
;                   |dffpipe_oe9:ws_brp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                    ;              ;
;                   |dffpipe_oe9:ws_bwp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                    ;              ;
;          |Sdram_RD_FIFO:read_fifo2|                                                                                  ; 79 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|                                                                                ; 79 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|                                                                          ; 79 (13)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                                                                                                                                       ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                       ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                            ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                            ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                      ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                              ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                 ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                               ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                    ;              ;
;                   |dffpipe_oe9:ws_brp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                    ;              ;
;                   |dffpipe_oe9:ws_bwp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                    ;              ;
;          |Sdram_WR_FIFO:write_fifo1|                                                                                 ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                         ;              ;
;             |dcfifo:dcfifo_component|                                                                                ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                 ;              ;
;                |dcfifo_21m1:auto_generated|                                                                          ; 81 (15)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                                                                                                                                      ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                      ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                      ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                           ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                          ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                           ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                     ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                           ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                     ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                             ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                             ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                              ;              ;
;                   |dffpipe_kec:rs_brp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                   ;              ;
;                   |dffpipe_kec:rs_bwp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                   ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                   ;              ;
;          |Sdram_WR_FIFO:write_fifo2|                                                                                 ; 83 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                         ;              ;
;             |dcfifo:dcfifo_component|                                                                                ; 83 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                 ;              ;
;                |dcfifo_21m1:auto_generated|                                                                          ; 83 (17)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                                                                                                                                      ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                      ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                      ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                       ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                           ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                          ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                           ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                     ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                           ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                     ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                             ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                             ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                              ;              ;
;                   |dffpipe_kec:rs_brp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                   ;              ;
;                   |dffpipe_kec:rs_bwp|                                                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                   ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                   ;              ;
;          |command:command1|                                                                                          ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1                                                                                                                                                                                                                                  ;              ;
;          |control_interface:control1|                                                                                ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1                                                                                                                                                                                                                        ;              ;
;       |Touch_Panel_Controller:Touch_Panel_unit|                                                                      ; 196 (196)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit                                                                                                                                                                                                                                  ;              ;
;    |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ;              ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ;              ;
;    |altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ;              ;
;    |altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                    ;              ;
;    |altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ;              ;
;    |altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                 ;              ;
;    |altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ;              ;
;    |altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ;              ;
;    |altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 24 (24)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ;              ;
;    |altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                           ;              ;
;    |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_master_translator:cpu_0_data_master_translator|                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                                                   ;              ;
;    |altera_merlin_master_translator:cpu_0_instruction_master_translator|                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                                                                            ;              ;
;    |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                    ;              ;
;    |altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ;              ;
;    |altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|                    ; 18 (10)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ;              ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                                ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ;              ;
;    |altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                ;              ;
;    |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                               ; 14 (14)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                                                              ;              ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                         ; 10 (10)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_slave_translator:led_green_o_s1_translator|                                                        ; 7 (7)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:led_green_o_s1_translator                                                                                                                                                                                                                                                                       ;              ;
;    |altera_merlin_slave_translator:led_red_o_s1_translator|                                                          ; 6 (6)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:led_red_o_s1_translator                                                                                                                                                                                                                                                                         ;              ;
;    |altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator|                                    ; 7 (7)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator                                                                                                                                                                                                                                                   ;              ;
;    |altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|                                   ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator                                                                                                                                                                                                                                                  ;              ;
;    |altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator|                                 ; 2 (2)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator                                                                                                                                                                                                                                                ;              ;
;    |altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator|                                ; 7 (7)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator                                                                                                                                                                                                                                               ;              ;
;    |altera_merlin_slave_translator:push_button_i_s1_translator|                                                      ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:push_button_i_s1_translator                                                                                                                                                                                                                                                                     ;              ;
;    |altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|                                         ; 10 (10)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator                                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_slave_translator:switch_i_s1_translator|                                                           ; 6 (6)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_slave_translator:switch_i_s1_translator                                                                                                                                                                                                                                                                          ;              ;
;    |altera_merlin_width_adapter:width_adapter_001|                                                                   ; 27 (27)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                  ;              ;
;    |altera_merlin_width_adapter:width_adapter|                                                                       ; 26 (26)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                      ;              ;
;    |altera_reset_controller:rst_controller_001|                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ;              ;
;    |altera_reset_controller:rst_controller|                                                                          ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ;              ;
;    |experiment3_LED_GREEN_O:led_green_o|                                                                             ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_LED_GREEN_O:led_green_o                                                                                                                                                                                                                                                                                            ;              ;
;    |experiment3_LED_RED_O:led_red_o|                                                                                 ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_LED_RED_O:led_red_o                                                                                                                                                                                                                                                                                                ;              ;
;    |experiment3_PUSH_BUTTON_I:push_button_i|                                                                         ; 14 (14)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_PUSH_BUTTON_I:push_button_i                                                                                                                                                                                                                                                                                        ;              ;
;    |experiment3_SWITCH_I:switch_i|                                                                                   ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_SWITCH_I:switch_i                                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment3_addr_router:addr_router|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_addr_router:addr_router                                                                                                                                                                                                                                                                                            ;              ;
;    |experiment3_addr_router_001:addr_router_001|                                                                     ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                    ;              ;
;    |experiment3_cmd_xbar_demux:cmd_xbar_demux|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                      ;              ;
;    |experiment3_cmd_xbar_demux:rsp_xbar_demux_001|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment3_cmd_xbar_demux:rsp_xbar_demux|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                      ;              ;
;    |experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                              ;              ;
;    |experiment3_cmd_xbar_mux:cmd_xbar_mux_001|                                                                       ; 61 (57)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                      ;              ;
;       |altera_merlin_arbitrator:arb|                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                         ;              ;
;    |experiment3_cmd_xbar_mux:cmd_xbar_mux|                                                                           ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_arbitrator:arb|                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ;              ;
;    |experiment3_cpu_0:cpu_0|                                                                                         ; 888 (661)         ; 498 (313)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|                                                  ; 227 (31)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci                                                                                                                                                                                                                                            ;              ;
;          |experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|               ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper                                                                                                                                                ;              ;
;             |experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|              ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;             |experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|                    ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy|                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy                                                                                 ;              ;
;          |experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|                                 ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg                                                                                                                                                                  ;              ;
;          |experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break                                                                                                                                                                    ;              ;
;          |experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug|                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug                                                                                                                                                                    ;              ;
;          |experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|                                         ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem                                                                                                                                                                          ;              ;
;             |experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                   |altsyncram_vb82:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vb82:auto_generated          ;              ;
;       |experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;             |altsyncram_ihg1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated                                                                                                                                                                    ;              ;
;       |experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;             |altsyncram_jhg1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jhg1:auto_generated                                                                                                                                                                    ;              ;
;       |experiment3_cpu_0_test_bench:the_experiment3_cpu_0_test_bench|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_test_bench:the_experiment3_cpu_0_test_bench                                                                                                                                                                                                                                          ;              ;
;    |experiment3_jtag_uart_0:jtag_uart_0|                                                                             ; 141 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                            ;              ;
;       |alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|                                                  ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                ;              ;
;       |experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r                                                                                                                                                                                                                      ;              ;
;          |scfifo:rfifo|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ;              ;
;       |experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w                                                                                                                                                                                                                      ;              ;
;          |scfifo:wfifo|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ;              ;
;    |experiment3_rsp_xbar_mux:rsp_xbar_mux|                                                                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                          ;              ;
;    |experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                   ; 162 (162)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment3_sram_0:sram_0|                                                                                       ; 9 (9)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|experiment3_sram_0:sram_0                                                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                                ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                      ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment3|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                     ;              ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component|altsyncram_gla2:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; True Dual Port   ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; Button_Character_Map.mif                      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component|altsyncram_10a2:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; Button_Label_RAM.mif                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                        ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                        ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                       ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                       ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vb82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; experiment3_cpu_0_ociram_default_contents.mif ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; experiment3_cpu_0_rf_ram_a.mif                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jhg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; experiment3_cpu_0_rf_ram_b.mif                ;
; experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
; experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                    ; IP Include File                                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                            ; 12.0    ; N/A          ; N/A          ; |experiment3                                                                                                                                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/experiment3.v                                 ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory ; /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd  ;
; Altera ; Shift register (RAM-based)      ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer                                                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Line_Buffer.v                             ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Filter_RAM.v                              ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map                                      ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Character_Map.v                    ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Button_Label_RAM.v                        ;
; Altera ; ALTCLKLOCK                      ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_PLL.v           ;
; Altera ; FIFO                            ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;
; Altera ; FIFO                            ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;
; Altera ; FIFO                            ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;
; Altera ; FIFO                            ; N/A     ; N/A          ; N/A          ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                      ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo                                                        ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_merlin_burst_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_burst_adapter:burst_adapter                                                                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_burst_adapter.sv     ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                                                                        ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                   ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent                                                                                    ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent                                                                                      ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent                                                            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                                                                                  ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent                                                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:led_green_o_s1_translator                                                                                                              ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:led_red_o_s1_translator                                                                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator                                                                                          ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator                                                                                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator                                                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator                                                                                      ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:push_button_i_s1_translator                                                                                                            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator                                                                                                    ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_slave_translator:switch_i_s1_translator                                                                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_width_adapter:width_adapter                                                                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_merlin_width_adapter:width_adapter_001                                                                                                                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_reset_controller         ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_reset_controller:rst_controller                                                                                                                                ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; altera_reset_controller         ; 12.0    ; N/A          ; N/A          ; |experiment3|altera_reset_controller:rst_controller_001                                                                                                                            ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_LED_GREEN_O:led_green_o                                                                                                                                   ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_LED_GREEN_O.v          ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_LED_RED_O:led_red_o                                                                                                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_LED_RED_O.v            ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_PUSH_BUTTON_I:push_button_i                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_PUSH_BUTTON_I.v        ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_SWITCH_I:switch_i                                                                                                                                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_SWITCH_I.v             ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_addr_router:addr_router                                                                                                                                   ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_addr_router.sv         ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_addr_router_001:addr_router_001                                                                                                                           ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_addr_router_001.sv     ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_demux:cmd_xbar_demux                                                                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_demux:rsp_xbar_demux                                                                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_demux_001.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                             ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cmd_xbar_mux.sv        ;
; Altera ; altera_nios2_qsys               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_cpu_0:cpu_0                                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_cpu_0.v                ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router:id_router                                                                                                                                       ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router.sv           ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_001:id_router_001                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_001.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_002                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_003                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_004                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_005                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_006                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_007                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_008                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_009                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_010                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_id_router_002:id_router_011                                                                                                                               ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_id_router_002.sv       ;
; Altera ; altera_irq_mapper               ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_irq_mapper:irq_mapper                                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_irq_mapper.sv          ;
; Altera ; altera_avalon_jtag_uart         ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0                                                                                                                                   ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_jtag_uart_0.v          ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_006                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_007                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_008                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_009                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_010                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_demux_002:rsp_xbar_demux_011                                                                                                                     ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                 ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment3|experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                         ; /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3/synthesis/submodules/experiment3_rsp_xbar_mux_001.sv    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_cmd_state                                                                                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                             ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                             ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                             ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                             ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                                                                                                                                            ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state                                                  ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                          ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                          ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                               ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+
; Name                   ; TP_state.S_TP_DEBOUNCE ; TP_state.S_TP_BACKOFF ; TP_state.S_TP_ZF_Y ; TP_state.S_TP_RECV_Y ; TP_state.S_TP_SEND_Y ; TP_state.S_TP_ZF_X ; TP_state.S_TP_RECV_X ; TP_state.S_TP_SEND_X ; TP_state.S_TP_SYNC_1K ; TP_state.S_TP_ENABLE ; TP_state.S_TP_IDLE ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+
; TP_state.S_TP_IDLE     ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                  ;
; TP_state.S_TP_ENABLE   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 1                    ; 1                  ;
; TP_state.S_TP_SYNC_1K  ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 1                     ; 0                    ; 1                  ;
; TP_state.S_TP_SEND_X   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 1                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_RECV_X   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 1                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_ZF_X     ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 1                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_SEND_Y   ; 0                      ; 0                     ; 0                  ; 0                    ; 1                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_RECV_Y   ; 0                      ; 0                     ; 0                  ; 1                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_ZF_Y     ; 0                      ; 0                     ; 1                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_BACKOFF  ; 0                      ; 1                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_DEBOUNCE ; 1                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_itrace:the_experiment3_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_readdata_pre[9..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|av_readdata_pre[16..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_LENGTH[8]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_LENGTH[0..7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_LENGTH[8]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_LENGTH[0..7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_LENGTH[8]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_LENGTH[0..7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_LENGTH[8]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_LENGTH[0..7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1|CKE                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[4..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_SWITCH_I:switch_i|readdata[17..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[3..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|W_ipending_reg[3..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_xbrk:the_experiment3_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|CKE                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|W_control_rd_data[3..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                           ; Merged with altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ;
; altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; Merged with altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ;
; altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator|waitrequest_reset_override                                                                                                                                                                     ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|waitrequest_reset_override                                                                                                                                                                       ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator|waitrequest_reset_override                                                                                                                                                                        ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator|waitrequest_reset_override                                                                                                                                                                    ;
; altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ;
; altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ;
; altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[0..6]                                                                                                                                                                                   ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                                                                                                      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[0..6]                                                                                                                                                                                   ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                                                                                                      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[0..6]                                                                                                                                                                                   ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                                                                                                      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[0..6]                                                                                                                                                                                   ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                                                                                                      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[0..6]                                                                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                                                                                                        ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[7]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[7]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[7]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[7]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[6]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[6]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[6]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[6]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[5]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[5]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[5]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[5]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[4]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[4]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[4]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[4]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[3]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[3]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[3]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[3]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[2]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[2]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[2]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[2]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[1]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[1]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[1]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[1]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_green[0]                                                                                                                                                           ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[0]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_blue[0]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[0]                                                                                                                                                             ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Touch_key_red[0..6]                                                                                                                                                              ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Touch_key_red[7]                                                                                                                                                                 ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[17,19..21]                                                                                                                                                          ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[23]                                                                                                                                                                 ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[18]                                                                                                                                                                 ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[22]                                                                                                                                                                 ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[12]                                                                                                                                                                 ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[15]                                                                                                                                                                 ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                        ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mADDR[0..6]                                                                                                                                                                                       ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mADDR[7]                                                                                                                                                                                          ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1|SADDR[0..6]                                                                                                                                                            ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                                                                                                               ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[14]                                                                                                                                                                 ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[15]                                                                                                                                                                 ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[16]                                                                                                                                                                 ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[22]                                                                                                                                                                 ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1]                                                                                                                                                                                                            ; Merged with altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ; Merged with altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                 ; Merged with altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ; Merged with altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                ; Merged with altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                              ; Merged with altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                      ; Merged with altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                          ; Merged with altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                        ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                        ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                        ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                         ; Merged with altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                       ; Merged with altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ; Merged with altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[1..7]                                                                                                                                                          ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Console_frame_red[0]                                                                                                                                                             ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0,2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..20]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..20]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mADDR[7]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                   ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[0]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_MCLK                                                                                                                                                                                                              ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[0]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_MCLK                                                                                                                                                                                                              ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[1]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[1]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[2]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[2]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[3]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[3]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[4]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[4]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[5]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[5]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[6]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[6]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[7]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[7]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[8]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[8]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[9]                                                                                                                                     ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[9]                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clock_div_count[10]                                                                                                                                    ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[10]                                                                                                                                    ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[22]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|CMD[2]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[8]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_data[9]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state~16                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state~17                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state~18                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state~19                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_cmd_state.s_RESET_CMD                                                                                                                                                                                                     ; Merged with Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                                 ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|current_state.s_RESET                                                                                                                                                                                                             ; Merged with Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                                 ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|SPI_Clock_counter[0]                                                                                                                                                             ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_MCLK                                                                                                                                                                                                              ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|oClock_en                                                                                                                                                                              ; Merged with Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|LTM_NCLK                                                                                                                                                                               ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[19]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                                 ; Merged with altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                                                                                             ;
; Total Number of Removed Registers = 949                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                               ; Stuck at GND                   ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[19],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_LENGTH[8]                                                                                                                                                                                  ; Stuck at VCC                   ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mADDR[7],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ;                                ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mLENGTH[8]                                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                    ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[21]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[20]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[19]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[18]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[17]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[16]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[15]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[14]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[13]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[12]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[11]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[10]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[9]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[8]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[7]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[6]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[5]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[4]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[31]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[30]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[29]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[28]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[27]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[26]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[25]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[24]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[23]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[22]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[21]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[20]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[19]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[18]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_SWITCH_I:switch_i|readdata[17]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|locked[0]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment3_cmd_xbar_mux:cmd_xbar_mux|prev_request[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment3_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1|CKE                                                                                                                                                                            ; Stuck at VCC                   ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|CKE                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[31]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[30]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[29]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[28]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[27]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[26]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[25]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[24]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                 ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[23]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; experiment3_PUSH_BUTTON_I:push_button_i|readdata[22]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                    ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                      ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                       ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                   ; Stuck at GND                   ; altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3619  ;
; Number of registers using Synchronous Clear  ; 371   ;
; Number of registers using Synchronous Load   ; 292   ;
; Number of registers using Asynchronous Clear ; 3089  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2080  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 1655    ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; 921     ;
; experiment3_cpu_0:cpu_0|i_read                                                                                                                                                                      ; 7       ;
; experiment3_cpu_0:cpu_0|F_pc[17]                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                  ; 35      ;
; experiment3_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                  ; 6       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                        ; 1       ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                            ; 11      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                    ; 3       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|Done                                                                                                    ; 4       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|LTM_NCLK                                                                                                    ; 37      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|LTM_VD                                                                                                      ; 3       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_SS_N_O                                                                                             ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[15]                                                                    ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_AND_msk                                                                 ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                  ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[30]                                                                    ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send                                      ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                               ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                  ; 39      ;
; experiment3_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                              ; 9       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|SDRAM_RD_Load                                                                                                                                 ; 223     ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|SDRAM_WR_Load                                                                                                                                 ; 223     ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                        ; 1       ;
; experiment3_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                 ; 4       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Image_X                                                                                               ; 26      ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|V_Sync                                                                                                      ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[14]                                                                    ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[29]                                                                    ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                             ; 4       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                             ; 5       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                             ; 5       ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[2]                        ; 2       ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[1]                        ; 2       ;
; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg|oci_ienable[0]                        ; 2       ;
; experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                ; 3       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[0]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[1]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[2]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[3]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[4]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[5]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[6]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[7]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[8]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[9]                                                                                                ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[13]                                                                    ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[28]                                                                    ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                                                         ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                          ; 3       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[12]                                                                    ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[27]                                                                    ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[0]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|Done                                                                                              ; 2       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                                                        ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                                        ; 1       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[1]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[2]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[3]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[4]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[5]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[6]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[7]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[8]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Camera_Interface:Nios_Camera_Interface_unit|Config_Exposure[8]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[9]                                                                            ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[10]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[11]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[12]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[13]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[14]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[15]                                                                           ; 2       ;
; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_limit[16]                                                                           ; 2       ;
; Total number of inverted registers = 170*                                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]                                                                                                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Camera_Interface:Nios_Camera_Interface_unit|readdata[16]                                                                                                                                                        ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Camera_Interface:Nios_Camera_Interface_unit|readdata[11]                                                                                                                                                        ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|readdata[7]                                                                                                                                                         ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|readdata[5]                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:led_red_o_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:led_green_o_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |experiment3|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; |experiment3|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                                                                                                              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                                                                                                           ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]                                                                                      ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                                                                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                   ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|E_src2[12]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |experiment3|experiment3_cpu_0:cpu_0|E_src1[24]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|E_src1[9]                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|E_shift_rot_result[26]                                                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|wait_latency_counter[1]                                                                                                                                                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator|wait_latency_counter[0]                                                                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator|wait_latency_counter[1]                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:push_button_i_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|altera_merlin_slave_translator:switch_i_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|D_iw[28]                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[8]                                                                                                                                              ;                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_0a[7]                                                                                                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                                                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|av_ld_byte2_data[2]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|argument_reg[8]                                                                                                                                                                                                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|argument_reg[17]                                                                                                                                                                                                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|av_readdata_pre[7]                                                                                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Data_Valid                                                                                                                                                                   ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1a[6]                                                                                                                                                                           ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Camera_Data[9]                                                                                                                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[0]                                                                                                                     ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|W_alu_result[4]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                                                                                                              ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]                                                                                                             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[1]                                                                                                    ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|E_src2[21]                                                                                                                                                                                                                                         ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|W_control_rd_data[1]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                          ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment3|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                       ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                                                                         ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit|Touch_en_counter[0]                                                                                                                                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |experiment3|altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator|av_readdata_pre[2]                                                                                                                                                                           ;                            ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Green_wrdata_1a[2]                                                                                                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                                                  ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                                                 ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                                                                                 ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12]                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|d_writedata[31]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|MonDReg[0]                                                                                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|sr[33] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|sr[12] ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|sr[24] ;                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|W_alu_result[24]                                                                                                                                                                                                                                   ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                                     ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|F_pc[18]                                                                                                                                                                                                                                           ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                                                      ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                                                                                   ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                                                                                   ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                           ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|V_Count[6]                                                                                                                                                                         ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                                                                                   ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                                                                             ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|oFrame_Count[15]                                                                                                                                                             ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                    ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                                                                                                                   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|d_byteenable[3]                                                                                                                                                                                                                                    ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |experiment3|experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break|break_readreg[8]                                                                                               ;                            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_data[10]                                                                                                                                                                   ;                            ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit|LTM_B[1]                                                                                                                                                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[22]                                                                                                                                                             ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[11]                                                                                                                                                             ;                            ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[32]                                                                                                        ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|CMD[2]                                                                                                                                                                                        ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mWR                                                                                                                                                                                           ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                    ;                            ;
; 9:1                ; 20 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|start_delay[17]                                                                                                                                                                                                      ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                                                                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment3|experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ;                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|ST[9]                                                                                                                                                                                         ;                            ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[7]                                                                                                         ;                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; |experiment3|altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|av_readdata_pre[24]                                                                                                                                                                                ;                            ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; |experiment3|altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|av_readdata_pre[8]                                                                                                                                                                                 ;                            ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; |experiment3|altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                                                                                                                                                                                 ;                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 15 LEs               ; 12 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Top_state[0]                                                                                                                                                                                                         ;                            ;
; 36:1               ; 8 bits    ; 192 LEs       ; 72 LEs               ; 120 LEs                ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_data[5]                                                                                                                                                              ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_busy_timeout[4]                                                                                                                                                           ;                            ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[16]                                                                                                        ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                                                                             ;                            ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[27]                                                                                                        ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[7]                                                                                                                                                               ;                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[11]                                                                                                                                                              ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|DP_addr_1b_reg[5]                                                                                                                                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                                                                                                ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                                    ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|SDRAM_WR_Load                                                                                                                                                                                                        ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|E_logic_result[25]                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|W_rf_wr_data[12]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|W_rf_wr_data[2]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |experiment3|experiment3_cpu_0:cpu_0|D_dst_regnum[1]                                                                                                                                                                                                                                    ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|character_row_pixel_long                                                                                                                                                     ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|buffer_data_in[8]                                                                                                                                                                                                             ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment3|Altera_UP_SD_Card_Avalon_Interface:sd_card_0|buffer_data_in[1]                                                                                                                                                                                                             ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment3|experiment3_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                     ;                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                     ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                     ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                     ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment3|Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jhg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vb82:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component|altsyncram_10a2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component|altsyncram_gla2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment3_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment3_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+----------------------------------------------------------------------+
; Source assignments for experiment3_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------+
; Assignment      ; Value ; From ; To                                  ;
+-----------------+-------+------+-------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                               ;
+-----------------+-------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_008 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_009 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_010 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment3_rsp_xbar_demux_002:rsp_xbar_demux_011 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment3_cpu_0_rf_ram_a.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment3_cpu_0_rf_ram_a.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ihg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment3_cpu_0_rf_ram_b.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment3_cpu_0_rf_ram_b.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_jhg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                                                                                                                                     ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; experiment3_cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                   ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; experiment3_cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vb82                               ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                        ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                                                                                                        ;
; WIDTH          ; 10             ; Signed Integer                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_gkn ; Untyped                                                                                                                                                               ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit ;
+----------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value       ; Type                                                                                            ;
+----------------------+-------------+-------------------------------------------------------------------------------------------------+
; H_LINE               ; 10000100000 ; Unsigned Binary                                                                                 ;
; V_LINE               ; 1000001101  ; Unsigned Binary                                                                                 ;
; Hsync_Blank          ; 00011011000 ; Unsigned Binary                                                                                 ;
; Hsync_Front_Porch    ; 00000101000 ; Unsigned Binary                                                                                 ;
; Vertical_Back_Porch  ; 0000100011  ; Unsigned Binary                                                                                 ;
; Vertical_Front_Porch ; 0000001010  ; Unsigned Binary                                                                                 ;
+----------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_eh52      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; Button_Label_RAM.mif ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_10a2      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                          ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT          ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                                                                                                ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 16                       ; Signed Integer                                                                                                                                ;
; WIDTHAD_B                          ; 10                       ; Signed Integer                                                                                                                                ;
; NUMWORDS_B                         ; 1024                     ; Signed Integer                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK0                   ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                   ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; Button_Character_Map.mif ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_gla2          ; Untyped                                                                                                                                       ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                            ;
; CLK1_MULTIPLY_BY              ; 12                ; Signed Integer                                                                                                     ;
; CLK0_MULTIPLY_BY              ; 12                ; Signed Integer                                                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                                                            ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                     ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                            ;
; M                             ; 0                 ; Untyped                                                                                                            ;
; N                             ; 1                 ; Untyped                                                                                                            ;
; M2                            ; 1                 ; Untyped                                                                                                            ;
; N2                            ; 1                 ; Untyped                                                                                                            ;
; SS                            ; 1                 ; Untyped                                                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                            ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                            ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                     ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                              ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                              ;
; SC_CL          ; 3     ; Signed Integer                                                                                                              ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                              ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                              ;
; SC_PM          ; 1     ; Signed Integer                                                                                                              ;
; SC_BL          ; 1     ; Signed Integer                                                                                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                    ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                    ;
; SC_CL          ; 3     ; Signed Integer                                                                                                    ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                    ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                    ;
; SC_PM          ; 1     ; Signed Integer                                                                                                    ;
; SC_BL          ; 1     ; Signed Integer                                                                                                    ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                   ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                   ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                            ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0 ;
+------------------+----------+-------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                        ;
+------------------+----------+-------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                             ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                             ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                             ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                             ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                             ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                             ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                             ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                             ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                             ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                             ;
+------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                     ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                     ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                     ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                     ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                     ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                     ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                     ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                     ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                     ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                     ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                     ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                     ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                     ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                     ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                     ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                     ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                     ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                     ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                     ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                     ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                     ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                     ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                     ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                     ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                     ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                     ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                     ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                     ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                     ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                     ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                     ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                     ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                     ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                     ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                       ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                            ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                            ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                            ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                      ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                              ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                   ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                   ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_7n92      ; Untyped                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 18    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                      ;
+--------------------------------+-------+-----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                            ;
+--------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 76    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 77    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 77    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 77    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_addr_router:addr_router|experiment3_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_addr_router_001:addr_router_001|experiment3_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router:id_router|experiment3_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_001:id_router_001|experiment3_id_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_002|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_003|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_004|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_005|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_006|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_007|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_008|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_009|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_010|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_id_router_002:id_router_011|experiment3_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                     ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                     ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                     ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                     ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                     ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                     ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                     ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                     ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                     ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                     ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                     ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                     ;
; ST_DATA_W                 ; 76    ; Signed Integer                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                     ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                     ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                     ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 47    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 45    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W      ; 76    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                   ;
; SCHEME         ; round-robin ; String                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                       ;
; SCHEME         ; round-robin ; String                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                        ;
; SCHEME         ; no-arb ; String                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                ;
; SCHEME         ; no-arb ; String                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------+
; Parameter Name                ; Value ; Type                                           ;
+-------------------------------+-------+------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                 ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 92    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 93    ; Signed Integer                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                 ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                 ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                 ;
; OUT_ST_DATA_W                 ; 76    ; Signed Integer                                 ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                 ;
; PACKING                       ; 1     ; Signed Integer                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                 ;
+-------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------+
; Parameter Name                ; Value ; Type                                               ;
+-------------------------------+-------+----------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                     ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_H             ; 47    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_L            ; 48    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                     ;
; IN_ST_DATA_W                  ; 76    ; Signed Integer                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                     ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                     ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                     ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                     ;
; PACKING                       ; 1     ; Signed Integer                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                     ;
+-------------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 17         ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 17         ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 11         ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 19         ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 19         ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1|altsyncram:altsyncram_component                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1|altsyncram:altsyncram_component                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component                                                                                                                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                      ;
; Entity Instance            ; experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
; Entity Instance            ; experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                              ;
; Entity Instance            ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
; Entity Instance            ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
; Entity Instance            ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
; Entity Instance            ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                          ;
; Entity Instance            ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                          ;
;     -- TAP_DISTANCE        ; 1280                                                                                                                                                       ;
;     -- WIDTH               ; 10                                                                                                                                                         ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                         ;
; Entity Instance               ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                         ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                 ;
; Entity Instance                       ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                 ;
;     -- LPM_WIDTHP                     ; 17                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                 ;
;     -- LPM_WIDTHP                     ; 19                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------+
; Port                 ; Type  ; Severity ; Details                         ;
+----------------------+-------+----------+---------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                    ;
+----------------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------+
; Port                 ; Type  ; Severity ; Details                     ;
+----------------------+-------+----------+-----------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                ;
+----------------------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_id_router_002:id_router_002|experiment3_id_router_002_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_id_router_001:id_router_001|experiment3_id_router_001_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_id_router:id_router|experiment3_id_router_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:sd_card_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_camera_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_console_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios_lcd_camera_component_0_imageline_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------+
; Port                  ; Type   ; Severity ; Details                               ;
+-----------------------+--------+----------+---------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                ;
; av_read               ; Output ; Info     ; Explicitly unconnected                ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                ;
+-----------------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                    ;
+-----------------------+--------+----------+--------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                     ;
+-----------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator" ;
+-----------------------+--------+----------+----------------------------------------+
; Port                  ; Type   ; Severity ; Details                                ;
+-----------------------+--------+----------+----------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                 ;
+-----------------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                  ;
+-----------------------+--------+----------+------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                   ;
+-----------------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_touchpanel_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                       ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                 ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                 ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                       ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                          ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                          ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                          ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                    ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                          ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator" ;
+-----------------------+--------+----------+----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                            ;
+-----------------------+--------+----------+----------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                             ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                             ;
+-----------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator" ;
+-----------------------+--------+----------+----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                      ;
+-----------------------+--------+----------+----------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                 ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                 ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                 ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                 ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                 ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                 ;
+-----------------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                              ;
; av_write              ; Input  ; Info     ; Stuck at GND                                        ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                        ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                        ;
+-----------------------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2"      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2"     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|sdr_data_path:data_path1" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; CS_N[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1"                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7"                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RESET_N ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; CLK     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data_a    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q_a[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B1" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G1" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R1" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                               ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bp1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gp1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rp1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_B0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_G0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_R0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                                ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit" ;
+----------+--------+----------+--------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------+
; oCoord_X ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; oCoord_Y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+----------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; I2C_scen ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_jtag_uart_0:jtag_uart_0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_pib:the_experiment3_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_nios2_oci_fifowp_inc:experiment3_cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dtrace:the_experiment3_cpu_0_nios2_oci_dtrace|experiment3_cpu_0_nios2_oci_td_mode:experiment3_cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_itrace:the_experiment3_cpu_0_nios2_oci_itrace"                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_xbrk:the_experiment3_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci"              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0|experiment3_cpu_0_test_bench:the_experiment3_cpu_0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                 ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "experiment3_cpu_0:cpu_0"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Mar  2 03:35:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment3 -c experiment3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /tools/altera/12.0/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_PLL.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Sdram_Control_4Port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Touch_Panel_Controller.v
    Info (12023): Found entity 1: Touch_Panel_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Nios_Touch_Panel_Interface.v
    Info (12023): Found entity 1: Nios_Touch_Panel_Interface
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv
    Info (12023): Found entity 1: Nios_LCD_Camera_Component
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Nios_Imageline_Interface.v
    Info (12023): Found entity 1: Nios_Imageline_Interface
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Nios_Console_Interface.v
    Info (12023): Found entity 1: Nios_Console_Interface
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Nios_Camera_Interface.v
    Info (12023): Found entity 1: Nios_Camera_Interface
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Line_Buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/LCD_Data_Contoller.v
    Info (12023): Found entity 1: LCD_Data_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/LCD_Console_Generation.v
    Info (12023): Found entity 1: LCD_Console_Generation
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/LCD_Config_Controller.v
    Info (12023): Found entity 1: LCD_Config_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/I2C_M24_Controller.v
    Info (12023): Found entity 1: I2C_M24_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/I2C_M16_Controller.v
    Info (12023): Found entity 1: I2C_M16_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Filter_RAM.v
    Info (12023): Found entity 1: Filter_RAM
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Filter_Pipe.v
    Info (12023): Found entity 1: Filter_Pipe
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Camera_Data_Controller.v
    Info (12023): Found entity 1: Camera_Data_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Camera_Config_Controller.v
    Info (12023): Found entity 1: Camera_Config_Controller
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Button_Label_RAM.v
    Info (12023): Found entity 1: Button_Label_RAM
Info (12021): Found 1 design units, including 1 entities, in source file Nios_LCD_Camera_Component/Button_Character_Map.v
    Info (12023): Found entity 1: Button_Character_Map
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/experiment3.v
    Info (12023): Found entity 1: experiment3
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_irq_mapper.sv
    Info (12023): Found entity 1: experiment3_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: experiment3_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_rsp_xbar_mux.sv
    Info (12023): Found entity 1: experiment3_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: experiment3_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cmd_xbar_mux.sv
    Info (12023): Found entity 1: experiment3_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: experiment3_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cmd_xbar_demux.sv
    Info (12023): Found entity 1: experiment3_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file experiment3/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/experiment3_id_router_002.sv
    Info (12023): Found entity 1: experiment3_id_router_002_default_decode
    Info (12023): Found entity 2: experiment3_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/experiment3_id_router_001.sv
    Info (12023): Found entity 1: experiment3_id_router_001_default_decode
    Info (12023): Found entity 2: experiment3_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/experiment3_id_router.sv
    Info (12023): Found entity 1: experiment3_id_router_default_decode
    Info (12023): Found entity 2: experiment3_id_router
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/experiment3_addr_router_001.sv
    Info (12023): Found entity 1: experiment3_addr_router_001_default_decode
    Info (12023): Found entity 2: experiment3_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment3/synthesis/submodules/experiment3_addr_router.sv
    Info (12023): Found entity 1: experiment3_addr_router_default_decode
    Info (12023): Found entity 2: experiment3_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface
Warning (12019): Can't analyze file -- file experiment3/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator
Info (12021): Found 2 design units, including 1 entities, in source file experiment3/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/Nios_LCD_Camera_Component.sv
    Info (12023): Found entity 1: Nios_LCD_Camera_Component
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_LED_GREEN_O.v
    Info (12023): Found entity 1: experiment3_LED_GREEN_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_LED_RED_O.v
    Info (12023): Found entity 1: experiment3_LED_RED_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_PUSH_BUTTON_I.v
    Info (12023): Found entity 1: experiment3_PUSH_BUTTON_I
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_SWITCH_I.v
    Info (12023): Found entity 1: experiment3_SWITCH_I
Info (12021): Found 7 design units, including 7 entities, in source file experiment3/synthesis/submodules/experiment3_jtag_uart_0.v
    Info (12023): Found entity 1: experiment3_jtag_uart_0_log_module
    Info (12023): Found entity 2: experiment3_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: experiment3_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: experiment3_jtag_uart_0_drom_module
    Info (12023): Found entity 5: experiment3_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: experiment3_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: experiment3_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_sram_0.v
    Info (12023): Found entity 1: experiment3_sram_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: experiment3_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 22 design units, including 22 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0.v
    Info (12023): Found entity 1: experiment3_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: experiment3_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: experiment3_cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: experiment3_cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: experiment3_cpu_0_nios2_ocimem
    Info (12023): Found entity 6: experiment3_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: experiment3_cpu_0_nios2_oci_break
    Info (12023): Found entity 8: experiment3_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: experiment3_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: experiment3_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: experiment3_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: experiment3_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: experiment3_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: experiment3_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: experiment3_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: experiment3_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: experiment3_cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: experiment3_cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: experiment3_cpu_0_nios2_oci_im
    Info (12023): Found entity 20: experiment3_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: experiment3_cpu_0_nios2_oci
    Info (12023): Found entity 22: experiment3_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0_test_bench.v
    Info (12023): Found entity 1: experiment3_cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: experiment3_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: experiment3_cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file experiment3/synthesis/submodules/experiment3_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: experiment3_cpu_0_jtag_debug_module_sysclk
Info (12127): Elaborating entity "experiment3" for the top level hierarchy
Info (12128): Elaborating entity "experiment3_cpu_0" for hierarchy "experiment3_cpu_0:cpu_0"
Info (12128): Elaborating entity "experiment3_cpu_0_test_bench" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_test_bench:the_experiment3_cpu_0_test_bench"
Info (12128): Elaborating entity "experiment3_cpu_0_register_bank_a_module" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment3_cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihg1.tdf
    Info (12023): Found entity 1: altsyncram_ihg1
Info (12128): Elaborating entity "altsyncram_ihg1" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_a_module:experiment3_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated"
Info (12128): Elaborating entity "experiment3_cpu_0_register_bank_b_module" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment3_cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhg1.tdf
    Info (12023): Found entity 1: altsyncram_jhg1
Info (12128): Elaborating entity "altsyncram_jhg1" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_register_bank_b_module:experiment3_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jhg1:auto_generated"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_debug" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_ocimem" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "experiment3_cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "experiment3_cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vb82.tdf
    Info (12023): Found entity 1: altsyncram_vb82
Info (12128): Elaborating entity "altsyncram_vb82" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|experiment3_cpu_0_ociram_lpm_dram_bdp_component_module:experiment3_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vb82:auto_generated"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_avalon_reg" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_avalon_reg:the_experiment3_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_break" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_break:the_experiment3_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_xbrk" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_xbrk:the_experiment3_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_dbrk" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dbrk:the_experiment3_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_itrace" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_itrace:the_experiment3_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_dtrace" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dtrace:the_experiment3_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_td_mode" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_dtrace:the_experiment3_cpu_0_nios2_oci_dtrace|experiment3_cpu_0_nios2_oci_td_mode:experiment3_cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_fifo" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_compute_tm_count" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_nios2_oci_compute_tm_count:experiment3_cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_fifowp_inc" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_nios2_oci_fifowp_inc:experiment3_cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_fifocount_inc" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_nios2_oci_fifocount_inc:experiment3_cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "experiment3_cpu_0_oci_test_bench" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_fifo:the_experiment3_cpu_0_nios2_oci_fifo|experiment3_cpu_0_oci_test_bench:the_experiment3_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_pib" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_pib:the_experiment3_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "experiment3_cpu_0_nios2_oci_im" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "experiment3_cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info (12128): Elaborating entity "experiment3_cpu_0_jtag_debug_module_wrapper" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "experiment3_cpu_0_jtag_debug_module_tck" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_tck:the_experiment3_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "experiment3_cpu_0_jtag_debug_module_sysclk" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|experiment3_cpu_0_jtag_debug_module_sysclk:the_experiment3_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_jtag_debug_module_wrapper:the_experiment3_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment3_cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "experiment3_sram_0" for hierarchy "experiment3_sram_0:sram_0"
Info (12128): Elaborating entity "experiment3_jtag_uart_0" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "experiment3_jtag_uart_0_scfifo_w" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_w:the_experiment3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "experiment3_jtag_uart_0_scfifo_r" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|experiment3_jtag_uart_0_scfifo_r:the_experiment3_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "experiment3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment3_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "experiment3_SWITCH_I" for hierarchy "experiment3_SWITCH_I:switch_i"
Info (12128): Elaborating entity "experiment3_PUSH_BUTTON_I" for hierarchy "experiment3_PUSH_BUTTON_I:push_button_i"
Info (12128): Elaborating entity "experiment3_LED_RED_O" for hierarchy "experiment3_LED_RED_O:led_red_o"
Info (12128): Elaborating entity "experiment3_LED_GREEN_O" for hierarchy "experiment3_LED_GREEN_O:led_green_o"
Info (12128): Elaborating entity "Nios_LCD_Camera_Component" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0"
Info (12128): Elaborating entity "Camera_Data_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gkn.tdf
    Info (12023): Found entity 1: shift_taps_gkn
Info (12128): Elaborating entity "shift_taps_gkn" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4m81.tdf
    Info (12023): Found entity 1: altsyncram_4m81
Info (12128): Elaborating entity "altsyncram_4m81" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info (12023): Found entity 1: cntr_3rf
Info (12128): Elaborating entity "cntr_3rf" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info (12023): Found entity 1: cmpr_mdc
Info (12128): Elaborating entity "cmpr_mdc" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Data_Controller:Camera_Data_unit|Line_Buffer:Raw_Buffer|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info (12128): Elaborating entity "Camera_Config_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit"
Info (12128): Elaborating entity "I2C_M24_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0"
Info (12128): Elaborating entity "Nios_Camera_Interface" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Camera_Interface:Nios_Camera_Interface_unit"
Info (12128): Elaborating entity "LCD_Config_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit"
Info (12128): Elaborating entity "I2C_M16_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit"
Info (12128): Elaborating entity "Touch_Panel_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Touch_Panel_Controller:Touch_Panel_unit"
Warning (10036): Verilog HDL or VHDL warning at Touch_Panel_Controller.v(46): object "Done" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at Touch_Panel_Controller.v(121): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Nios_Touch_Panel_Interface" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Touch_Panel_Interface:Nios_Touch_Panel_unit"
Info (12128): Elaborating entity "LCD_Data_Controller" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Data_Controller:LCD_Data_unit"
Info (12128): Elaborating entity "Filter_Pipe" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit"
Warning (10036): Verilog HDL or VHDL warning at Filter_Pipe.v(207): object "Y_m1_m1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Filter_Pipe.v(209): object "Y_p1_m1" assigned a value but never read
Info (12128): Elaborating entity "Filter_RAM" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh52.tdf
    Info (12023): Found entity 1: altsyncram_eh52
Info (12128): Elaborating entity "altsyncram_eh52" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated"
Info (12128): Elaborating entity "LCD_Console_Generation" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit"
Info (12128): Elaborating entity "Button_Label_RAM" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Button_Label_RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10a2.tdf
    Info (12023): Found entity 1: altsyncram_10a2
Info (12128): Elaborating entity "altsyncram_10a2" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Label_RAM:Button_Labels|altsyncram:altsyncram_component|altsyncram_10a2:auto_generated"
Info (12128): Elaborating entity "Button_Character_Map" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Button_Character_Map.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gla2.tdf
    Info (12023): Found entity 1: altsyncram_gla2
Info (12128): Elaborating entity "altsyncram_gla2" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Console_Generation:LCD_Console_unit|Button_Character_Map:Character_Map|altsyncram:altsyncram_component|altsyncram_gla2:auto_generated"
Info (12128): Elaborating entity "Nios_Console_Interface" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Console_Interface:Nios_Console_unit"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object "WR1_MAX_ADDR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object "WR2_MAX_ADDR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object "RD1_MAX_ADDR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object "RD2_MAX_ADDR" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(128): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(129): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(345): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(347): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(350): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(352): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(342)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(342)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "control_interface" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf
    Info (12023): Found entity 1: dcfifo_21m1
Info (12128): Elaborating entity "dcfifo_21m1" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info (12023): Found entity 1: altsyncram_1l81
Info (12128): Elaborating entity "altsyncram_1l81" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "Nios_Imageline_Interface" for hierarchy "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Nios_Imageline_Interface:Nios_Imageline_unit"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port"
Info (12128): Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
Info (12128): Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator"
Info (12128): Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line"
Info (12128): Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initial_data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7n92.tdf
    Info (12023): Found entity 1: altsyncram_7n92
Info (12128): Elaborating entity "altsyncram_7n92" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:sd_card_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:nios_lcd_camera_component_0_imageline_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:nios_lcd_camera_component_0_console_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:nios_lcd_camera_component_0_camera_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:led_green_o_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:sd_card_0_avalon_sdcard_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "experiment3_addr_router" for hierarchy "experiment3_addr_router:addr_router"
Info (12128): Elaborating entity "experiment3_addr_router_default_decode" for hierarchy "experiment3_addr_router:addr_router|experiment3_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment3_addr_router_001" for hierarchy "experiment3_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "experiment3_addr_router_001_default_decode" for hierarchy "experiment3_addr_router_001:addr_router_001|experiment3_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment3_id_router" for hierarchy "experiment3_id_router:id_router"
Info (12128): Elaborating entity "experiment3_id_router_default_decode" for hierarchy "experiment3_id_router:id_router|experiment3_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment3_id_router_001" for hierarchy "experiment3_id_router_001:id_router_001"
Info (12128): Elaborating entity "experiment3_id_router_001_default_decode" for hierarchy "experiment3_id_router_001:id_router_001|experiment3_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment3_id_router_002" for hierarchy "experiment3_id_router_002:id_router_002"
Info (12128): Elaborating entity "experiment3_id_router_002_default_decode" for hierarchy "experiment3_id_router_002:id_router_002|experiment3_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "experiment3_cmd_xbar_demux" for hierarchy "experiment3_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "experiment3_cmd_xbar_demux_001" for hierarchy "experiment3_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "experiment3_cmd_xbar_mux" for hierarchy "experiment3_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "experiment3_rsp_xbar_demux_002" for hierarchy "experiment3_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "experiment3_rsp_xbar_mux" for hierarchy "experiment3_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment3_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "experiment3_rsp_xbar_mux_001" for hierarchy "experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment3_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "experiment3_irq_mapper" for hierarchy "experiment3_irq_mapper:irq_mapper"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Bm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Gm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Filter_RAM:Filter_RAM_Rm1|altsyncram:altsyncram_component|altsyncram_eh52:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_im:the_experiment3_cpu_0_nios2_oci_im|experiment3_cpu_0_traceram_lpm_dram_bdp_component_module:experiment3_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|Mult0"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info (12023): Found entity 1: add_sub_4ch
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf
    Info (12023): Found entity 1: add_sub_6ch
Info (12131): Elaborated megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Filter_Pipe:Filter_Pipe_unit|lpm_mult:Mult0"
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[31]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[32]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[33]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_0[34]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "nios_lcd_camera_component_0_global_signals_export_GPIO_1[14]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_0[0]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_0[1]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_0[2]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[0]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[1]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[2]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[3]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[4]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[5]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[6]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[7]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[8]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[9]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[10]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[12]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[13]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[16]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[17]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[18]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[19]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[20]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[21]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[22]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[23]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[24]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[25]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[26]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[27]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[28]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[29]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[30]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[31]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[32]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[33]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[34]" has no driver
    Warning (13040): Bidir "nios_lcd_camera_component_0_global_signals_export_GPIO_1[35]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_sdat" to the node "Nios_LCD_Camera_Component:nios_lcd_camera_component_0|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[3]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[4]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[5]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[6]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[7]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[8]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[9]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[10]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[11]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[12]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[13]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[14]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[15]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[16]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[17]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[18]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[19]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[20]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[21]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[22]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[23]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[24]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[25]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[26]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[27]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[28]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[29]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[30]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[31]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[32]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[33]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_0[34]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_1[11]~synth"
    Warning (13010): Node "nios_lcd_camera_component_0_global_signals_export_GPIO_1[14]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "nios_lcd_camera_component_0_global_signals_export_DRAM_CKE" is stuck at VCC
Info (17049): 229 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 107 bidirectional pins
    Info (21061): Implemented 6450 logic cells
    Info (21064): Implemented 293 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 199 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Sat Mar  2 03:36:22 2019
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ECE/fahimr/Desktop/coe4ds4_lab5_2019/experiment3/experiment3.map.smsg.


