{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508991258255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991258256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:14:18 2017 " "Processing started: Thu Oct 26 17:14:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991258256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508991258256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508991258256 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508991258657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-behaviour " "Found design unit 1: UART_Receiver-behaviour" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259223 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_counter-s_count_en_behaviour " "Found design unit 1: S_counter-s_count_en_behaviour" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259231 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_counter " "Found entity 1: S_counter" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-n_count_en_behaviour " "Found design unit 1: n_counter-n_count_en_behaviour" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259235 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_counter " "Found entity 1: N_counter" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftReg-shiftreg_behaviour " "Found design unit 1: ShiftReg-shiftreg_behaviour" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259239 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegDecoder-description " "Found design unit 1: sevensegDecoder-description" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259244 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegDecoder " "Found entity 1: sevensegDecoder" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508991259244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508991259244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508991259281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegDecoder sevensegDecoder:inst5 " "Elaborating entity \"sevensegDecoder\" for hierarchy \"sevensegDecoder:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 184 928 1152 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991259285 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sevensegDecoder.vhd(46) " "VHDL Process Statement warning at sevensegDecoder.vhd(46): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508991259287 "|Block1|sevensegDecoder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:inst2 " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 80 336 520 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991259330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS UART_Receiver.vhd(31) " "VHDL Process Statement warning at UART_Receiver.vhd(31): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508991259331 "|UART_Receiver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store UART_Receiver.vhd(63) " "VHDL Process Statement warning at UART_Receiver.vhd(63): inferring latch(es) for signal or variable \"store\", which holds its previous value in one or more paths through the process" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508991259331 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store UART_Receiver.vhd(63) " "Inferred latch for \"store\" at UART_Receiver.vhd(63)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991259332 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.stop UART_Receiver.vhd(31) " "Inferred latch for \"NS.stop\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991259332 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.data UART_Receiver.vhd(31) " "Inferred latch for \"NS.data\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991259332 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.start UART_Receiver.vhd(31) " "Inferred latch for \"NS.start\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991259332 "|UART_Receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.idle UART_Receiver.vhd(31) " "Inferred latch for \"NS.idle\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508991259332 "|UART_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_counter S_counter:inst " "Elaborating entity \"S_counter\" for hierarchy \"S_counter:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 72 672 856 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991259335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_counter N_counter:inst3 " "Elaborating entity \"N_counter\" for hierarchy \"N_counter:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 200 664 848 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991259337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg ShiftReg:inst1 " "Elaborating entity \"ShiftReg\" for hierarchy \"ShiftReg:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 320 664 832 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508991259339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.idle_150 " "LATCH primitive \"UART_Receiver:inst2\|NS.idle_150\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991259447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.stop_111 " "LATCH primitive \"UART_Receiver:inst2\|NS.stop_111\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991259447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.data_124 " "LATCH primitive \"UART_Receiver:inst2\|NS.data_124\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991259447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_Receiver:inst2\|NS.start_137 " "LATCH primitive \"UART_Receiver:inst2\|NS.start_137\" is permanently enabled" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1508991259448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508991259948 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508991259948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508991259948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508991259948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991260060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:14:20 2017 " "Processing ended: Thu Oct 26 17:14:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991260060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991260060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991260060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508991260060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508991261212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991261213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:14:20 2017 " "Processing started: Thu Oct 26 17:14:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991261213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508991261213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508991261213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1508991261338 ""}
{ "Info" "0" "" "Project  = UART_Receiver" {  } {  } 0 0 "Project  = UART_Receiver" 0 0 "Fitter" 0 0 1508991261338 ""}
{ "Info" "0" "" "Revision = UART_Receiver" {  } {  } 0 0 "Revision = UART_Receiver" 0 0 "Fitter" 0 0 1508991261338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508991261405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_Receiver 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"UART_Receiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508991261409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508991261466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508991261466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508991261523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508991261535 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508991261673 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508991261673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Receiver.sdc " "Synopsys Design Constraints File file not found: 'UART_Receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508991261750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508991261751 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1508991261754 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1508991261754 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508991261754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508991261754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508991261754 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1508991261754 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508991261757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508991261757 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1508991261761 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 104 16 192 120 "clk" "" } { 216 584 664 232 "clk" "" } { 88 616 672 104 "clk" "" } { 336 560 664 352 "clk" "" } { 96 192 208 112 "clk" "" } { 104 272 336 116 "clk" "" } { 232 904 928 248 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1508991261766 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1508991261767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1508991261768 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1508991261778 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1508991261779 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1508991261798 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1508991261799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1508991261799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508991261799 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED " "Node \"LED_RED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PB1 " "Node \"PB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock100M " "Node \"clock100M\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock100M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_dp " "Node \"led_dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_dp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_RS232 " "Node \"rx_RS232\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_RS232" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_RS232 " "Node \"tx_RS232\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_RS232" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508991261807 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508991261807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508991261808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508991261920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508991262093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508991262100 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508991262380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508991262380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508991262403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508991263714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508991263714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508991263950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508991263952 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508991263952 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508991263959 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508991263960 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508991263980 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1508991263981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/output_files/UART_Receiver.fit.smsg " "Generated suppressed messages file C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/output_files/UART_Receiver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508991264049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991264129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:14:24 2017 " "Processing ended: Thu Oct 26 17:14:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991264129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991264129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991264129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508991264129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508991265098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991265099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:14:24 2017 " "Processing started: Thu Oct 26 17:14:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991265099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508991265099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508991265099 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508991265426 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508991265445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991265695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:14:25 2017 " "Processing ended: Thu Oct 26 17:14:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991265695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991265695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991265695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508991265695 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508991266301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508991266817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991266818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:14:26 2017 " "Processing started: Thu Oct 26 17:14:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991266818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508991266818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Receiver -c UART_Receiver " "Command: quartus_sta UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508991266818 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508991266943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508991267116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508991267171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508991267171 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508991267230 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508991267469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Receiver.sdc " "Synopsys Design Constraints File file not found: 'UART_Receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508991267552 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508991267553 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267554 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267554 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508991267556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508991267580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.765 " "Worst-case setup slack is -16.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.765     -1078.968 clk  " "  -16.765     -1078.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508991267589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.105 " "Worst-case hold slack is 3.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105         0.000 clk  " "    3.105         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508991267599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508991267608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508991267616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508991267626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508991267626 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1508991267684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508991267715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508991267716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991267838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:14:27 2017 " "Processing ended: Thu Oct 26 17:14:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991267838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991267838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991267838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508991267838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508991268784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508991268784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:14:28 2017 " "Processing started: Thu Oct 26 17:14:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508991268784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508991268784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508991268785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Receiver.vo C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/simulation/modelsim/ simulation " "Generated file UART_Receiver.vo in folder \"C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508991269169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508991269228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:14:29 2017 " "Processing ended: Thu Oct 26 17:14:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508991269228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508991269228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508991269228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508991269228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508991269842 ""}
