Classic Timing Analyzer report for segment2
Wed Jun 26 14:25:04 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.273 ns    ; A2[3] ; Z2[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 7.273 ns        ; A2[3] ; Z2[0] ;
; N/A   ; None              ; 7.246 ns        ; A2[3] ; Z2[2] ;
; N/A   ; None              ; 7.239 ns        ; A2[3] ; Z2[3] ;
; N/A   ; None              ; 7.199 ns        ; A2[3] ; Z2[1] ;
; N/A   ; None              ; 6.984 ns        ; A2[3] ; Z2[4] ;
; N/A   ; None              ; 6.971 ns        ; A2[3] ; Z2[6] ;
; N/A   ; None              ; 6.950 ns        ; A2[3] ; Z2[5] ;
; N/A   ; None              ; 6.760 ns        ; A1[3] ; Z1[1] ;
; N/A   ; None              ; 6.757 ns        ; A2[0] ; Z2[0] ;
; N/A   ; None              ; 6.724 ns        ; A2[0] ; Z2[2] ;
; N/A   ; None              ; 6.723 ns        ; A2[0] ; Z2[3] ;
; N/A   ; None              ; 6.682 ns        ; A2[0] ; Z2[1] ;
; N/A   ; None              ; 6.620 ns        ; A1[3] ; Z1[0] ;
; N/A   ; None              ; 6.615 ns        ; A1[0] ; Z1[1] ;
; N/A   ; None              ; 6.585 ns        ; A1[3] ; Z1[6] ;
; N/A   ; None              ; 6.532 ns        ; A1[3] ; Z1[5] ;
; N/A   ; None              ; 6.476 ns        ; A1[0] ; Z1[0] ;
; N/A   ; None              ; 6.465 ns        ; A2[0] ; Z2[5] ;
; N/A   ; None              ; 6.462 ns        ; A1[1] ; Z1[1] ;
; N/A   ; None              ; 6.461 ns        ; A2[0] ; Z2[4] ;
; N/A   ; None              ; 6.455 ns        ; A2[0] ; Z2[6] ;
; N/A   ; None              ; 6.440 ns        ; A1[0] ; Z1[6] ;
; N/A   ; None              ; 6.422 ns        ; A2[1] ; Z2[2] ;
; N/A   ; None              ; 6.422 ns        ; A2[1] ; Z2[0] ;
; N/A   ; None              ; 6.408 ns        ; A1[0] ; Z1[5] ;
; N/A   ; None              ; 6.395 ns        ; A2[1] ; Z2[3] ;
; N/A   ; None              ; 6.348 ns        ; A2[1] ; Z2[1] ;
; N/A   ; None              ; 6.340 ns        ; A1[3] ; Z1[4] ;
; N/A   ; None              ; 6.331 ns        ; A2[2] ; Z2[0] ;
; N/A   ; None              ; 6.330 ns        ; A2[2] ; Z2[2] ;
; N/A   ; None              ; 6.318 ns        ; A1[1] ; Z1[0] ;
; N/A   ; None              ; 6.305 ns        ; A1[2] ; Z1[1] ;
; N/A   ; None              ; 6.301 ns        ; A2[2] ; Z2[3] ;
; N/A   ; None              ; 6.290 ns        ; A1[3] ; Z1[2] ;
; N/A   ; None              ; 6.282 ns        ; A1[1] ; Z1[6] ;
; N/A   ; None              ; 6.270 ns        ; A1[3] ; Z1[3] ;
; N/A   ; None              ; 6.256 ns        ; A2[2] ; Z2[1] ;
; N/A   ; None              ; 6.254 ns        ; A1[1] ; Z1[5] ;
; N/A   ; None              ; 6.183 ns        ; A1[0] ; Z1[4] ;
; N/A   ; None              ; 6.159 ns        ; A1[2] ; Z1[0] ;
; N/A   ; None              ; 6.147 ns        ; A1[0] ; Z1[2] ;
; N/A   ; None              ; 6.133 ns        ; A2[1] ; Z2[4] ;
; N/A   ; None              ; 6.131 ns        ; A2[1] ; Z2[5] ;
; N/A   ; None              ; 6.131 ns        ; A1[0] ; Z1[3] ;
; N/A   ; None              ; 6.123 ns        ; A1[2] ; Z1[6] ;
; N/A   ; None              ; 6.121 ns        ; A2[1] ; Z2[6] ;
; N/A   ; None              ; 6.110 ns        ; A1[2] ; Z1[5] ;
; N/A   ; None              ; 6.040 ns        ; A2[2] ; Z2[4] ;
; N/A   ; None              ; 6.038 ns        ; A2[2] ; Z2[5] ;
; N/A   ; None              ; 6.029 ns        ; A1[1] ; Z1[4] ;
; N/A   ; None              ; 6.027 ns        ; A2[2] ; Z2[6] ;
; N/A   ; None              ; 6.017 ns        ; A1[1] ; Z1[2] ;
; N/A   ; None              ; 5.973 ns        ; A1[1] ; Z1[3] ;
; N/A   ; None              ; 5.885 ns        ; A1[2] ; Z1[4] ;
; N/A   ; None              ; 5.862 ns        ; A1[2] ; Z1[2] ;
; N/A   ; None              ; 5.821 ns        ; A1[2] ; Z1[3] ;
+-------+-------------------+-----------------+-------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jun 26 14:25:04 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment2 -c segment2 --timing_analysis_only
Info: Longest tpd from source pin "A2[3]" to destination pin "Z2[0]" is 7.273 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; PIN Node = 'A2[3]'
    Info: 2: + IC(2.478 ns) + CELL(0.419 ns) = 3.876 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 1; COMB Node = 'segment:seg2|Mux6~3'
    Info: 3: + IC(0.745 ns) + CELL(2.652 ns) = 7.273 ns; Loc. = PIN_AB23; Fanout = 0; PIN Node = 'Z2[0]'
    Info: Total cell delay = 4.050 ns ( 55.69 % )
    Info: Total interconnect delay = 3.223 ns ( 44.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Jun 26 14:25:04 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


