
---------- Begin Simulation Statistics ----------
final_tick                               1496600647920                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 774129                       # Simulator instruction rate (inst/s)
host_mem_usage                                9679552                       # Number of bytes of host memory used
host_op_rate                                  1147313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1327.67                       # Real time elapsed on the host
host_tick_rate                             1127238160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1523252744                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.496601                       # Number of seconds simulated
sim_ticks                                1496600647920                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.948557                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.051443                       # Percentage of non-idle cycles
system.cpu0.numCycles                       231201790                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              11893801.575298                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              219307988.424702                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        116148867                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1470455023                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  152663212                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        98031                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   66167671                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       137567                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1315786198                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           63                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      4494296240                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                4494296240                       # Number of busy cycles
system.cpu1.num_cc_register_reads           707772717                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          841933082                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     98544066                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               5266799                       # Number of float alu accesses
system.cpu1.num_fp_insts                      5266799                       # number of float instructions
system.cpu1.num_fp_register_reads             2649026                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            2643720                       # number of times the floating registers were written
system.cpu1.num_func_calls                     524458                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1469917108                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1469917108                       # number of integer instructions
system.cpu1.num_int_register_reads         3014824309                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1321244081                       # number of times the integer registers were written
system.cpu1.num_load_insts                  152586979                       # Number of load instructions
system.cpu1.num_mem_refs                    218679635                       # number of memory refs
system.cpu1.num_store_insts                  66092656                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               517472      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu               1215042269     82.63%     82.67% # Class of executed instruction
system.cpu1.op_class::IntMult                36191513      2.46%     85.13% # Class of executed instruction
system.cpu1.op_class::IntDiv                       42      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  11187      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     166      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     124      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  12597      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::MemRead               149971074     10.20%     95.33% # Class of executed instruction
system.cpu1.op_class::MemWrite               63469681      4.32%     99.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2615905      0.18%     99.82% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           2622975      0.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1470455023                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       875719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2014448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     39493601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     78988161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1241                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             389577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       545114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           330605                       # Transaction distribution
system.membus.trans_dist::ReadExReq            749152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           749152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        389577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3153177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3153177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3153177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107765952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107765952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107765952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1138729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1138729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1138729                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5361900671                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6089883264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38378583                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38378583                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38378583                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38378583                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85475.685969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85475.685969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85475.685969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85475.685969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38079549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38079549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38079549                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38079549                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84809.685969                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84809.685969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84809.685969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84809.685969                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38378583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38378583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85475.685969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85475.685969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38079549                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38079549                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84809.685969                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84809.685969                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          426.723715                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   426.723715                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.833445                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.833445                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  40172361093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40172361093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  40172361093                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40172361093                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 115465.690261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115465.690261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 115465.690261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115465.690261                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  39940649037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39940649037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  39940649037                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39940649037                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 114799.690261                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 114799.690261                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 114799.690261                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 114799.690261                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  40159038096                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40159038096                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 115512.391693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115512.391693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  39927496536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39927496536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 114846.391693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 114846.391693                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     13322997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13322997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52042.957031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52042.957031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     13152501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13152501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51376.957031                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51376.957031                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999996                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1315785242                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1315785242                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1315785242                       # number of overall hits
system.cpu1.icache.overall_hits::total     1315785242                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          956                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           956                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          956                       # number of overall misses
system.cpu1.icache.overall_misses::total          956                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     98222679                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     98222679                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     98222679                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     98222679                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 102743.388075                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102743.388075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 102743.388075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102743.388075                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          444                       # number of writebacks
system.cpu1.icache.writebacks::total              444                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          956                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     97585983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     97585983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     97585983                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     97585983                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 102077.388075                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 102077.388075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 102077.388075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 102077.388075                       # average overall mshr miss latency
system.cpu1.icache.replacements                   444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     98222679                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     98222679                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 102743.388075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102743.388075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     97585983                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     97585983                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 102077.388075                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 102077.388075                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.702770                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1315786198                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              956                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1376345.395397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   509.702770                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.995513                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995513                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10526290540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10526290540                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    179685644                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       179685644                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    179685644                       # number of overall hits
system.cpu1.dcache.overall_hits::total      179685644                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     39145239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      39145239                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     39145239                       # number of overall misses
system.cpu1.dcache.overall_misses::total     39145239                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 501103407654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 501103407654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 501103407654                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 501103407654                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12801.132921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12801.132921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12801.132921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12801.132921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     28233502                       # number of writebacks
system.cpu1.dcache.writebacks::total         28233502                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     39145239                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     39145239                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     39145239                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     39145239                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 475032678480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 475032678480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 475032678480                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 475032678480                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12135.132921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12135.132921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12135.132921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12135.132921                       # average overall mshr miss latency
system.cpu1.dcache.replacements              39145231                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    117379755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      117379755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     35283457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     35283457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 391212174888                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 391212174888                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11087.694012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11087.694012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     35283457                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     35283457                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 367713392526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 367713392526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10421.694012                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10421.694012                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 109891232766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 109891232766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28456.094302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28456.094302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 107319285954                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 107319285954                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27790.094302                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27790.094302                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999996                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          218830883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         39145239                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.590230                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999996                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1789792303                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1789792303                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            38355384                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38355831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data           38355384                       # number of overall hits
system.l2.overall_hits::total                38355831                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            789855                       # number of demand (read+write) misses
system.l2.demand_misses::total                1138729                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              949                       # number of overall misses
system.l2.overall_misses::.cpu1.data           789855                       # number of overall misses
system.l2.overall_misses::total               1138729                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37623006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  39587822217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     96555015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  78151559211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     117873559449                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37623006                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  39587822217                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     96555015                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  78151559211                       # number of overall miss cycles
system.l2.overall_miss_latency::total    117873559449                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        39145239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             39494560                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       39145239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            39494560                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.992678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.020178                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.992678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.020178                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028833                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83792.886414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113929.659076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101743.956797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98944.184959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103513.267379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83792.886414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113929.659076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101743.956797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98944.184959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103513.267379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              545114                       # number of writebacks
system.l2.writebacks::total                    545114                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       789855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1138729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       789855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1138729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34558259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  37215973509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     90074264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72759984075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110100590107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34558259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  37215973509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     90074264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72759984075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110100590107                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.020178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.020178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76967.169265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107103.723736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94914.925184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92118.153427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96687.262823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76967.169265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107103.723736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94914.925184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92118.153427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96687.262823                       # average overall mshr miss latency
system.l2.replacements                         876960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     28234016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28234016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28234016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28234016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          462                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          3112753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3112886                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         749029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              749152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     11614374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74322115155                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   74333729529                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3861782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3862038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.193959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.193978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94425.804878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99224.616343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99223.828447                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       749029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         749152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     10774813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69209228888                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69220003701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.193959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.193978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87600.105691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92398.597235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92397.809391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37623006                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     96555015                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    134178021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.992678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83792.886414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101743.956797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95978.555794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34558259                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     90074264                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124632523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76967.169265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94914.925184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89150.588698                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     35242631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          35242938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        40826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          388179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39576207843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3829444056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43405651899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     35283457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35631117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113936.565520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93799.148974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111818.650414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        40826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       388179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37205198696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3550755187                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40755953883                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107110.630097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86972.889507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104992.680910                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260630.615628                       # Cycle average of tags in use
system.l2.tags.total_refs                    78988161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.342361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     222.393449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       84.486053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    90127.980771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      262.947763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    169932.807593                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.343811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.648242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       260208                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1264949680                       # Number of tag accesses
system.l2.tags.data_accesses               1264949680                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         60736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50550720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           72878656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        60736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34887296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34887296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         789855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1138729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       545114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             545114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            19201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         14859317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            40583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33777027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48696128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        19201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        40583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23311026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23311026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23311026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           19201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        14859317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           40583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33777027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72007153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    545114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    789854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009609663734                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33653                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33653                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3143415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             513554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1138729                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     545114                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1138729                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   545114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            279435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           279425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            19336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            19324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            19330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            19326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            19329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            19338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            19319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            19319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            19325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            19323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            19327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            19319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            19335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            19337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            19327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            260045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           260054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44427505928                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3794241696                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64346136104                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39015.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56507.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1138729                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               545114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  212595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  33665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  34635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  34702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  38733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  33713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  33661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1683781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1683781    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1683781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.836597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.053219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    722.420483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        33652    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33653                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.587688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30202     89.75%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              300      0.89%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3148      9.35%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33653                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               72878592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34883392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                72878656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34887296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        48.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     48.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1496597796441                       # Total gap between requests
system.mem_ctrls.avgGap                     888798.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        60736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50550656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34883392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19200.846959366056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 14859317.367600621656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 40582.636446410659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33776983.907000258565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23308417.010564245284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       789855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       545114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16505298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  23264143500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51793761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41013693545                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 82797900726214                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36760.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66951.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54577.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51925.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 151890981.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1312640613.645206                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2317315544.862395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1561641309.514642                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       642687062.303928                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     129912953744.590546                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     44449528237.891449                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     457804482944.168091                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       638001249458.366333                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        426.300263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1389250095448                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67277000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40073552472                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1313007067.005227                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2317962475.986382                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1561778454.634642                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       643123487.663925                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     129912953744.590546                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     44451649866.899727                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     457803018266.280334                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       638003493364.439331                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        426.301762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1389233593330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67277000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40090054590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1496600647920                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35632522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28779130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          462                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11590969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3862038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3862038                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1405                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35631117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    117435709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             118482721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        89600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4312239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4334658432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          876960                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34887296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40371520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005544                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40370279    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1241      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40371520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        45107219961                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       39106094093                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            955044                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347854932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
