{
  "module_name": "qcom,gcc-sm6350.h",
  "hash_id": "6b28365af5fb23c32bf2e9d86dac1886759702c24984d7e8a28ea49378a1e619",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-sm6350.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM6350_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_SM6350_H\n\n \n#define GPLL0\t\t\t\t\t0\n#define GPLL0_OUT_EVEN\t\t\t\t1\n#define GPLL0_OUT_ODD\t\t\t\t2\n#define GPLL6\t\t\t\t\t3\n#define GPLL6_OUT_EVEN\t\t\t\t4\n#define GPLL7\t\t\t\t\t5\n#define GCC_AGGRE_CNOC_PERIPH_CENTER_AHB_CLK\t6\n#define GCC_AGGRE_NOC_CENTER_AHB_CLK\t\t7\n#define GCC_AGGRE_NOC_PCIE_SF_AXI_CLK\t\t8\n#define GCC_AGGRE_NOC_PCIE_TBU_CLK\t\t9\n#define GCC_AGGRE_NOC_WLAN_AXI_CLK\t\t10\n#define GCC_AGGRE_UFS_PHY_AXI_CLK\t\t11\n#define GCC_AGGRE_USB3_PRIM_AXI_CLK\t\t12\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t13\n#define GCC_CAMERA_AHB_CLK\t\t\t14\n#define GCC_CAMERA_AXI_CLK\t\t\t15\n#define GCC_CAMERA_THROTTLE_NRT_AXI_CLK\t\t16\n#define GCC_CAMERA_THROTTLE_RT_AXI_CLK\t\t17\n#define GCC_CAMERA_XO_CLK\t\t\t18\n#define GCC_CE1_AHB_CLK\t\t\t\t19\n#define GCC_CE1_AXI_CLK\t\t\t\t20\n#define GCC_CE1_CLK\t\t\t\t21\n#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK\t\t22\n#define GCC_CPUSS_AHB_CLK\t\t\t23\n#define GCC_CPUSS_AHB_CLK_SRC\t\t\t24\n#define GCC_CPUSS_AHB_DIV_CLK_SRC\t\t25\n#define GCC_CPUSS_GNOC_CLK\t\t\t26\n#define GCC_CPUSS_RBCPR_CLK\t\t\t27\n#define GCC_DDRSS_GPU_AXI_CLK\t\t\t28\n#define GCC_DISP_AHB_CLK\t\t\t29\n#define GCC_DISP_AXI_CLK\t\t\t30\n#define GCC_DISP_CC_SLEEP_CLK\t\t\t31\n#define GCC_DISP_CC_XO_CLK\t\t\t32\n#define GCC_DISP_GPLL0_CLK\t\t\t33\n#define GCC_DISP_THROTTLE_AXI_CLK\t\t34\n#define GCC_DISP_XO_CLK\t\t\t\t35\n#define GCC_GP1_CLK\t\t\t\t36\n#define GCC_GP1_CLK_SRC\t\t\t\t37\n#define GCC_GP2_CLK\t\t\t\t38\n#define GCC_GP2_CLK_SRC\t\t\t\t39\n#define GCC_GP3_CLK\t\t\t\t40\n#define GCC_GP3_CLK_SRC\t\t\t\t41\n#define GCC_GPU_CFG_AHB_CLK\t\t\t42\n#define GCC_GPU_GPLL0_CLK\t\t\t43\n#define GCC_GPU_GPLL0_DIV_CLK\t\t\t44\n#define GCC_GPU_MEMNOC_GFX_CLK\t\t\t45\n#define GCC_GPU_SNOC_DVM_GFX_CLK\t\t46\n#define GCC_NPU_AXI_CLK\t\t\t\t47\n#define GCC_NPU_BWMON_AXI_CLK\t\t\t48\n#define GCC_NPU_BWMON_DMA_CFG_AHB_CLK\t\t49\n#define GCC_NPU_BWMON_DSP_CFG_AHB_CLK\t\t50\n#define GCC_NPU_CFG_AHB_CLK\t\t\t51\n#define GCC_NPU_DMA_CLK\t\t\t\t52\n#define GCC_NPU_GPLL0_CLK\t\t\t53\n#define GCC_NPU_GPLL0_DIV_CLK\t\t\t54\n#define GCC_PCIE_0_AUX_CLK\t\t\t55\n#define GCC_PCIE_0_AUX_CLK_SRC\t\t\t56\n#define GCC_PCIE_0_CFG_AHB_CLK\t\t\t57\n#define GCC_PCIE_0_MSTR_AXI_CLK\t\t\t58\n#define GCC_PCIE_0_PIPE_CLK\t\t\t59\n#define GCC_PCIE_0_SLV_AXI_CLK\t\t\t60\n#define GCC_PCIE_0_SLV_Q2A_AXI_CLK\t\t61\n#define GCC_PCIE_PHY_RCHNG_CLK\t\t\t62\n#define GCC_PCIE_PHY_RCHNG_CLK_SRC\t\t63\n#define GCC_PDM2_CLK\t\t\t\t64\n#define GCC_PDM2_CLK_SRC\t\t\t65\n#define GCC_PDM_AHB_CLK\t\t\t\t66\n#define GCC_PDM_XO4_CLK\t\t\t\t67\n#define GCC_PRNG_AHB_CLK\t\t\t68\n#define GCC_QUPV3_WRAP0_CORE_2X_CLK\t\t69\n#define GCC_QUPV3_WRAP0_CORE_CLK\t\t70\n#define GCC_QUPV3_WRAP0_S0_CLK\t\t\t71\n#define GCC_QUPV3_WRAP0_S0_CLK_SRC\t\t72\n#define GCC_QUPV3_WRAP0_S1_CLK\t\t\t73\n#define GCC_QUPV3_WRAP0_S1_CLK_SRC\t\t74\n#define GCC_QUPV3_WRAP0_S2_CLK\t\t\t75\n#define GCC_QUPV3_WRAP0_S2_CLK_SRC\t\t76\n#define GCC_QUPV3_WRAP0_S3_CLK\t\t\t77\n#define GCC_QUPV3_WRAP0_S3_CLK_SRC\t\t78\n#define GCC_QUPV3_WRAP0_S4_CLK\t\t\t79\n#define GCC_QUPV3_WRAP0_S4_CLK_SRC\t\t80\n#define GCC_QUPV3_WRAP0_S5_CLK\t\t\t81\n#define GCC_QUPV3_WRAP0_S5_CLK_SRC\t\t82\n#define GCC_QUPV3_WRAP1_CORE_2X_CLK\t\t83\n#define GCC_QUPV3_WRAP1_CORE_CLK\t\t84\n#define GCC_QUPV3_WRAP1_S0_CLK\t\t\t85\n#define GCC_QUPV3_WRAP1_S0_CLK_SRC\t\t86\n#define GCC_QUPV3_WRAP1_S1_CLK\t\t\t87\n#define GCC_QUPV3_WRAP1_S1_CLK_SRC\t\t88\n#define GCC_QUPV3_WRAP1_S2_CLK\t\t\t89\n#define GCC_QUPV3_WRAP1_S2_CLK_SRC\t\t90\n#define GCC_QUPV3_WRAP1_S3_CLK\t\t\t91\n#define GCC_QUPV3_WRAP1_S3_CLK_SRC\t\t92\n#define GCC_QUPV3_WRAP1_S4_CLK\t\t\t93\n#define GCC_QUPV3_WRAP1_S4_CLK_SRC\t\t94\n#define GCC_QUPV3_WRAP1_S5_CLK\t\t\t95\n#define GCC_QUPV3_WRAP1_S5_CLK_SRC\t\t96\n#define GCC_QUPV3_WRAP_0_M_AHB_CLK\t\t97\n#define GCC_QUPV3_WRAP_0_S_AHB_CLK\t\t98\n#define GCC_QUPV3_WRAP_1_M_AHB_CLK\t\t99\n#define GCC_QUPV3_WRAP_1_S_AHB_CLK\t\t100\n#define GCC_SDCC1_AHB_CLK\t\t\t101\n#define GCC_SDCC1_APPS_CLK\t\t\t102\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t103\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t104\n#define GCC_SDCC1_ICE_CORE_CLK_SRC\t\t105\n#define GCC_SDCC2_AHB_CLK\t\t\t106\n#define GCC_SDCC2_APPS_CLK\t\t\t107\n#define GCC_SDCC2_APPS_CLK_SRC\t\t\t108\n#define GCC_SYS_NOC_CPUSS_AHB_CLK\t\t109\n#define GCC_UFS_MEM_CLKREF_CLK\t\t\t110\n#define GCC_UFS_PHY_AHB_CLK\t\t\t111\n#define GCC_UFS_PHY_AXI_CLK\t\t\t112\n#define GCC_UFS_PHY_AXI_CLK_SRC\t\t\t113\n#define GCC_UFS_PHY_ICE_CORE_CLK\t\t114\n#define GCC_UFS_PHY_ICE_CORE_CLK_SRC\t\t115\n#define GCC_UFS_PHY_PHY_AUX_CLK\t\t\t116\n#define GCC_UFS_PHY_PHY_AUX_CLK_SRC\t\t117\n#define GCC_UFS_PHY_RX_SYMBOL_0_CLK\t\t118\n#define GCC_UFS_PHY_RX_SYMBOL_1_CLK\t\t119\n#define GCC_UFS_PHY_TX_SYMBOL_0_CLK\t\t120\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK\t\t121\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC\t\t122\n#define GCC_USB30_PRIM_MASTER_CLK\t\t123\n#define GCC_USB30_PRIM_MASTER_CLK_SRC\t\t124\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK\t\t125\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC\t126\n#define GCC_USB30_PRIM_MOCK_UTMI_DIV_CLK_SRC\t127\n#define GCC_USB3_PRIM_CLKREF_CLK\t\t128\n#define GCC_USB30_PRIM_SLEEP_CLK\t\t129\n#define GCC_USB3_PRIM_PHY_AUX_CLK\t\t130\n#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC\t\t131\n#define GCC_USB3_PRIM_PHY_COM_AUX_CLK\t\t132\n#define GCC_USB3_PRIM_PHY_PIPE_CLK\t\t133\n#define GCC_VIDEO_AHB_CLK\t\t\t134\n#define GCC_VIDEO_AXI_CLK\t\t\t135\n#define GCC_VIDEO_THROTTLE_AXI_CLK\t\t136\n#define GCC_VIDEO_XO_CLK\t\t\t137\n#define GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK\t\t138\n#define GCC_UFS_PHY_AXI_HW_CTL_CLK\t\t139\n#define GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK\t140\n#define GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK\t141\n#define GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK\t\t142\n#define GCC_RX5_PCIE_CLKREF_CLK\t\t\t143\n#define GCC_GPU_GPLL0_MAIN_DIV_CLK_SRC\t\t144\n#define GCC_NPU_PLL0_MAIN_DIV_CLK_SRC\t\t145\n\n \n#define GCC_QUSB2PHY_PRIM_BCR\t\t\t0\n#define GCC_QUSB2PHY_SEC_BCR\t\t\t1\n#define GCC_SDCC1_BCR\t\t\t\t2\n#define GCC_SDCC2_BCR\t\t\t\t3\n#define GCC_UFS_PHY_BCR\t\t\t\t4\n#define GCC_USB30_PRIM_BCR\t\t\t5\n#define GCC_PCIE_0_BCR\t\t\t\t6\n#define GCC_PCIE_0_PHY_BCR\t\t\t7\n#define GCC_QUPV3_WRAPPER_0_BCR\t\t\t8\n#define GCC_QUPV3_WRAPPER_1_BCR\t\t\t9\n#define GCC_USB3_PHY_PRIM_BCR\t\t\t10\n#define GCC_USB3_DP_PHY_PRIM_BCR\t\t11\n\n \n#define USB30_PRIM_GDSC\t\t\t\t0\n#define UFS_PHY_GDSC\t\t\t\t1\n#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC\t2\n#define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC\t3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}