/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [4:0] _01_;
  wire [22:0] _02_;
  wire [22:0] _03_;
  wire [4:0] _04_;
  wire [6:0] _05_;
  reg [9:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_52z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z ? in_data[26] : in_data[4]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? in_data[32] : celloutsig_0_2z);
  assign celloutsig_0_1z = !(in_data[24] ? in_data[69] : in_data[34]);
  assign celloutsig_1_8z = ~celloutsig_1_1z[1];
  assign celloutsig_0_25z = ~celloutsig_0_17z;
  assign celloutsig_0_0z = in_data[41] | in_data[49];
  assign celloutsig_1_14z = celloutsig_1_9z[2] | celloutsig_1_2z[2];
  assign celloutsig_1_17z = celloutsig_1_8z | celloutsig_1_6z;
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_1z;
  assign celloutsig_0_42z = ~(celloutsig_0_25z ^ celloutsig_0_18z[1]);
  assign celloutsig_1_5z = { in_data[154:151], celloutsig_1_3z, celloutsig_1_1z } + { celloutsig_1_2z[5:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } + { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z };
  reg [22:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 23'h000000;
    else _19_ <= { in_data[72:58], _02_[7:2], celloutsig_0_12z, celloutsig_0_8z };
  assign { _03_[22:16], _00_, _03_[10:0] } = _19_;
  reg [13:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 14'h0000;
    else _20_ <= { _00_[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_52z, celloutsig_0_42z };
  assign out_data[13:0] = _20_;
  reg [6:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 7'h00;
    else _21_ <= { in_data[82:78], celloutsig_0_0z, celloutsig_0_2z };
  assign { _04_[4:2], _01_[4:2], _05_[0] } = _21_;
  reg [5:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_16z };
  assign _02_[7:2] = _22_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_0z, _04_[4:2], _01_[4:2], _05_[0] };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } > { in_data[67:65], celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[90:78], celloutsig_0_4z } || in_data[34:21];
  assign celloutsig_0_13z = { in_data[95], celloutsig_0_9z, celloutsig_0_8z } || { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[117:113] != in_data[114:110];
  assign celloutsig_1_10z = celloutsig_1_7z[7:2] != celloutsig_1_2z[7:2];
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_0z } != { in_data[107:103], celloutsig_1_12z };
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z, _04_[4:2], _01_[4:2], _05_[0], celloutsig_0_8z, celloutsig_0_5z } != { _04_[3:2], _01_[4:3], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_16z } != { _06_[4], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_52z = - { _00_[0], _03_[10:5], celloutsig_0_6z, celloutsig_0_45z };
  assign celloutsig_1_1z = - in_data[102:99];
  assign celloutsig_1_2z = - { in_data[132:127], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = - { celloutsig_1_4z[1:0], celloutsig_1_5z };
  assign celloutsig_1_16z = - { celloutsig_1_7z[5:2], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_18z = - { in_data[75:73], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_28z = - { _04_[4:2], _01_[4:2] };
  assign celloutsig_1_19z = { celloutsig_1_16z[7:3], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_9z } | { celloutsig_1_7z[6:0], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_45z = celloutsig_0_8z & celloutsig_0_28z[5];
  assign celloutsig_0_14z = in_data[55] & celloutsig_0_5z;
  assign celloutsig_0_15z = celloutsig_0_2z & celloutsig_0_5z;
  assign celloutsig_0_58z = ~^ celloutsig_0_28z[3:1];
  assign celloutsig_1_11z = ~^ { celloutsig_1_5z[3:0], celloutsig_1_6z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_7z[3:2], celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_2z[7:5] >> celloutsig_1_2z[6:4];
  assign celloutsig_1_9z = celloutsig_1_1z[3:1] >> { in_data[169:168], celloutsig_1_0z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z[3] & in_data[108]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[1] & celloutsig_1_5z[2]) | celloutsig_1_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_4z[1] & celloutsig_1_10z) | celloutsig_1_9z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_13z & celloutsig_0_5z) | celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[44]) | in_data[23]);
  assign { _02_[22:8], _02_[1:0] } = { in_data[72:58], celloutsig_0_12z, celloutsig_0_8z };
  assign _03_[15:11] = _00_;
  assign _04_[1:0] = { _01_[4], celloutsig_0_8z };
  assign _05_[6:1] = { _04_[4:2], _01_[4:2] };
  assign { out_data[128], out_data[105:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z };
endmodule
