
traffic_jam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08003bd8  08003bd8  00013bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08003bdc  08003bdc  00013bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000018  20000000  08003be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
  6 .bss          00001e28  20000018  20000018  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20001e40  20001e40  00020018  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010890  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002690  00000000  00000000  000308d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001060  00000000  00000000  00032f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f18  00000000  00000000  00033fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000662a  00000000  00000000  00034ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000052fa  00000000  00000000  0003b50a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00040804  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000045b4  00000000  00000000  00040880  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003bc0 	.word	0x08003bc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08003bc0 	.word	0x08003bc0

080001d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	f103 0208 	add.w	r2, r3, #8
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f04f 32ff 	mov.w	r2, #4294967295
 80001e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f103 0208 	add.w	r2, r3, #8
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f103 0208 	add.w	r2, r3, #8
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr

08000210 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2200      	movs	r2, #0
 800021c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr

0800022a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800022a:	b480      	push	{r7}
 800022c:	b085      	sub	sp, #20
 800022e:	af00      	add	r7, sp, #0
 8000230:	6078      	str	r0, [r7, #4]
 8000232:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	685b      	ldr	r3, [r3, #4]
 8000238:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	68fa      	ldr	r2, [r7, #12]
 800023e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	689a      	ldr	r2, [r3, #8]
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	689b      	ldr	r3, [r3, #8]
 800024c:	683a      	ldr	r2, [r7, #0]
 800024e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	683a      	ldr	r2, [r7, #0]
 8000254:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	1c5a      	adds	r2, r3, #1
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	601a      	str	r2, [r3, #0]
}
 8000266:	bf00      	nop
 8000268:	3714      	adds	r7, #20
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr

08000272 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000272:	b480      	push	{r7}
 8000274:	b085      	sub	sp, #20
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
 800027a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000288:	d103      	bne.n	8000292 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	691b      	ldr	r3, [r3, #16]
 800028e:	60fb      	str	r3, [r7, #12]
 8000290:	e00c      	b.n	80002ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	3308      	adds	r3, #8
 8000296:	60fb      	str	r3, [r7, #12]
 8000298:	e002      	b.n	80002a0 <vListInsert+0x2e>
 800029a:	68fb      	ldr	r3, [r7, #12]
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	60fb      	str	r3, [r7, #12]
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	681a      	ldr	r2, [r3, #0]
 80002a6:	68bb      	ldr	r3, [r7, #8]
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d9f6      	bls.n	800029a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	685a      	ldr	r2, [r3, #4]
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	685b      	ldr	r3, [r3, #4]
 80002b8:	683a      	ldr	r2, [r7, #0]
 80002ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	683a      	ldr	r2, [r7, #0]
 80002c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1c5a      	adds	r2, r3, #1
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	601a      	str	r2, [r3, #0]
}
 80002d8:	bf00      	nop
 80002da:	3714      	adds	r7, #20
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	687a      	ldr	r2, [r7, #4]
 80002f8:	6892      	ldr	r2, [r2, #8]
 80002fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	6852      	ldr	r2, [r2, #4]
 8000304:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	685a      	ldr	r2, [r3, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	429a      	cmp	r2, r3
 800030e:	d103      	bne.n	8000318 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	689a      	ldr	r2, [r3, #8]
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2200      	movs	r2, #0
 800031c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	1e5a      	subs	r2, r3, #1
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	681b      	ldr	r3, [r3, #0]
}
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	60f8      	str	r0, [r7, #12]
 8000340:	60b9      	str	r1, [r7, #8]
 8000342:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	3b04      	subs	r3, #4
 8000348:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000350:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	3b04      	subs	r3, #4
 8000356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000358:	68bb      	ldr	r3, [r7, #8]
 800035a:	f023 0201 	bic.w	r2, r3, #1
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	3b04      	subs	r3, #4
 8000366:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000368:	4a0c      	ldr	r2, [pc, #48]	; (800039c <pxPortInitialiseStack+0x64>)
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	3b14      	subs	r3, #20
 8000372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000374:	687a      	ldr	r2, [r7, #4]
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	3b04      	subs	r3, #4
 800037e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f06f 0202 	mvn.w	r2, #2
 8000386:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	3b20      	subs	r3, #32
 800038c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800038e:	68fb      	ldr	r3, [r7, #12]
}
 8000390:	4618      	mov	r0, r3
 8000392:	3714      	adds	r7, #20
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	080003a1 	.word	0x080003a1

080003a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <prvTaskExitError+0x38>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003ae:	d009      	beq.n	80003c4 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80003b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003b4:	f383 8811 	msr	BASEPRI, r3
 80003b8:	f3bf 8f6f 	isb	sy
 80003bc:	f3bf 8f4f 	dsb	sy
 80003c0:	607b      	str	r3, [r7, #4]
 80003c2:	e7fe      	b.n	80003c2 <prvTaskExitError+0x22>
 80003c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003c8:	f383 8811 	msr	BASEPRI, r3
 80003cc:	f3bf 8f6f 	isb	sy
 80003d0:	f3bf 8f4f 	dsb	sy
 80003d4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80003d6:	e7fe      	b.n	80003d6 <prvTaskExitError+0x36>
 80003d8:	20000000 	.word	0x20000000
 80003dc:	00000000 	.word	0x00000000

080003e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80003e0:	4b07      	ldr	r3, [pc, #28]	; (8000400 <pxCurrentTCBConst2>)
 80003e2:	6819      	ldr	r1, [r3, #0]
 80003e4:	6808      	ldr	r0, [r1, #0]
 80003e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003ea:	f380 8809 	msr	PSP, r0
 80003ee:	f3bf 8f6f 	isb	sy
 80003f2:	f04f 0000 	mov.w	r0, #0
 80003f6:	f380 8811 	msr	BASEPRI, r0
 80003fa:	4770      	bx	lr
 80003fc:	f3af 8000 	nop.w

08000400 <pxCurrentTCBConst2>:
 8000400:	20001c44 	.word	0x20001c44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000404:	bf00      	nop
 8000406:	bf00      	nop

08000408 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000408:	4806      	ldr	r0, [pc, #24]	; (8000424 <prvPortStartFirstTask+0x1c>)
 800040a:	6800      	ldr	r0, [r0, #0]
 800040c:	6800      	ldr	r0, [r0, #0]
 800040e:	f380 8808 	msr	MSP, r0
 8000412:	b662      	cpsie	i
 8000414:	b661      	cpsie	f
 8000416:	f3bf 8f4f 	dsb	sy
 800041a:	f3bf 8f6f 	isb	sy
 800041e:	df00      	svc	0
 8000420:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000422:	bf00      	nop
 8000424:	e000ed08 	.word	0xe000ed08

08000428 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800042e:	4b3b      	ldr	r3, [pc, #236]	; (800051c <xPortStartScheduler+0xf4>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a3b      	ldr	r2, [pc, #236]	; (8000520 <xPortStartScheduler+0xf8>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d109      	bne.n	800044c <xPortStartScheduler+0x24>
 8000438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800043c:	f383 8811 	msr	BASEPRI, r3
 8000440:	f3bf 8f6f 	isb	sy
 8000444:	f3bf 8f4f 	dsb	sy
 8000448:	613b      	str	r3, [r7, #16]
 800044a:	e7fe      	b.n	800044a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800044c:	4b33      	ldr	r3, [pc, #204]	; (800051c <xPortStartScheduler+0xf4>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a34      	ldr	r2, [pc, #208]	; (8000524 <xPortStartScheduler+0xfc>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d109      	bne.n	800046a <xPortStartScheduler+0x42>
 8000456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800045a:	f383 8811 	msr	BASEPRI, r3
 800045e:	f3bf 8f6f 	isb	sy
 8000462:	f3bf 8f4f 	dsb	sy
 8000466:	60fb      	str	r3, [r7, #12]
 8000468:	e7fe      	b.n	8000468 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800046a:	4b2f      	ldr	r3, [pc, #188]	; (8000528 <xPortStartScheduler+0x100>)
 800046c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b2db      	uxtb	r3, r3
 8000474:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	22ff      	movs	r2, #255	; 0xff
 800047a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	b2db      	uxtb	r3, r3
 8000482:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	b2db      	uxtb	r3, r3
 8000488:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800048c:	b2da      	uxtb	r2, r3
 800048e:	4b27      	ldr	r3, [pc, #156]	; (800052c <xPortStartScheduler+0x104>)
 8000490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000492:	4b27      	ldr	r3, [pc, #156]	; (8000530 <xPortStartScheduler+0x108>)
 8000494:	2207      	movs	r2, #7
 8000496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000498:	e009      	b.n	80004ae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800049a:	4b25      	ldr	r3, [pc, #148]	; (8000530 <xPortStartScheduler+0x108>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	4a23      	ldr	r2, [pc, #140]	; (8000530 <xPortStartScheduler+0x108>)
 80004a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80004a4:	79fb      	ldrb	r3, [r7, #7]
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	005b      	lsls	r3, r3, #1
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80004ae:	79fb      	ldrb	r3, [r7, #7]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004b6:	2b80      	cmp	r3, #128	; 0x80
 80004b8:	d0ef      	beq.n	800049a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80004ba:	4b1d      	ldr	r3, [pc, #116]	; (8000530 <xPortStartScheduler+0x108>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	021b      	lsls	r3, r3, #8
 80004c0:	4a1b      	ldr	r2, [pc, #108]	; (8000530 <xPortStartScheduler+0x108>)
 80004c2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80004c4:	4b1a      	ldr	r3, [pc, #104]	; (8000530 <xPortStartScheduler+0x108>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80004cc:	4a18      	ldr	r2, [pc, #96]	; (8000530 <xPortStartScheduler+0x108>)
 80004ce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80004d0:	68bb      	ldr	r3, [r7, #8]
 80004d2:	b2da      	uxtb	r2, r3
 80004d4:	697b      	ldr	r3, [r7, #20]
 80004d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80004d8:	4a16      	ldr	r2, [pc, #88]	; (8000534 <xPortStartScheduler+0x10c>)
 80004da:	4b16      	ldr	r3, [pc, #88]	; (8000534 <xPortStartScheduler+0x10c>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80004e4:	4a13      	ldr	r2, [pc, #76]	; (8000534 <xPortStartScheduler+0x10c>)
 80004e6:	4b13      	ldr	r3, [pc, #76]	; (8000534 <xPortStartScheduler+0x10c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80004ee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80004f0:	f000 f8d2 	bl	8000698 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80004f4:	4b10      	ldr	r3, [pc, #64]	; (8000538 <xPortStartScheduler+0x110>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80004fa:	f000 f8e9 	bl	80006d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80004fe:	4a0f      	ldr	r2, [pc, #60]	; (800053c <xPortStartScheduler+0x114>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <xPortStartScheduler+0x114>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000508:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800050a:	f7ff ff7d 	bl	8000408 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800050e:	f7ff ff47 	bl	80003a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000512:	2300      	movs	r3, #0
}
 8000514:	4618      	mov	r0, r3
 8000516:	3718      	adds	r7, #24
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	e000ed00 	.word	0xe000ed00
 8000520:	410fc271 	.word	0x410fc271
 8000524:	410fc270 	.word	0x410fc270
 8000528:	e000e400 	.word	0xe000e400
 800052c:	20000034 	.word	0x20000034
 8000530:	20000038 	.word	0x20000038
 8000534:	e000ed20 	.word	0xe000ed20
 8000538:	20000000 	.word	0x20000000
 800053c:	e000ef34 	.word	0xe000ef34

08000540 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800054a:	f383 8811 	msr	BASEPRI, r3
 800054e:	f3bf 8f6f 	isb	sy
 8000552:	f3bf 8f4f 	dsb	sy
 8000556:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000558:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <vPortEnterCritical+0x54>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	3301      	adds	r3, #1
 800055e:	4a0d      	ldr	r2, [pc, #52]	; (8000594 <vPortEnterCritical+0x54>)
 8000560:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <vPortEnterCritical+0x54>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d10e      	bne.n	8000588 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800056a:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <vPortEnterCritical+0x58>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	b2db      	uxtb	r3, r3
 8000570:	2b00      	cmp	r3, #0
 8000572:	d009      	beq.n	8000588 <vPortEnterCritical+0x48>
 8000574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000578:	f383 8811 	msr	BASEPRI, r3
 800057c:	f3bf 8f6f 	isb	sy
 8000580:	f3bf 8f4f 	dsb	sy
 8000584:	603b      	str	r3, [r7, #0]
 8000586:	e7fe      	b.n	8000586 <vPortEnterCritical+0x46>
	}
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	20000000 	.word	0x20000000
 8000598:	e000ed04 	.word	0xe000ed04

0800059c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <vPortExitCritical+0x4c>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d109      	bne.n	80005be <vPortExitCritical+0x22>
 80005aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005ae:	f383 8811 	msr	BASEPRI, r3
 80005b2:	f3bf 8f6f 	isb	sy
 80005b6:	f3bf 8f4f 	dsb	sy
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	e7fe      	b.n	80005bc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80005be:	4b0a      	ldr	r3, [pc, #40]	; (80005e8 <vPortExitCritical+0x4c>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	3b01      	subs	r3, #1
 80005c4:	4a08      	ldr	r2, [pc, #32]	; (80005e8 <vPortExitCritical+0x4c>)
 80005c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <vPortExitCritical+0x4c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d104      	bne.n	80005da <vPortExitCritical+0x3e>
 80005d0:	2300      	movs	r3, #0
 80005d2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000
 80005ec:	00000000 	.word	0x00000000

080005f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80005f0:	f3ef 8009 	mrs	r0, PSP
 80005f4:	f3bf 8f6f 	isb	sy
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <pxCurrentTCBConst>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	f01e 0f10 	tst.w	lr, #16
 8000600:	bf08      	it	eq
 8000602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800060a:	6010      	str	r0, [r2, #0]
 800060c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000610:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000614:	f380 8811 	msr	BASEPRI, r0
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	f3bf 8f6f 	isb	sy
 8000620:	f001 f902 	bl	8001828 <vTaskSwitchContext>
 8000624:	f04f 0000 	mov.w	r0, #0
 8000628:	f380 8811 	msr	BASEPRI, r0
 800062c:	bc08      	pop	{r3}
 800062e:	6819      	ldr	r1, [r3, #0]
 8000630:	6808      	ldr	r0, [r1, #0]
 8000632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000636:	f01e 0f10 	tst.w	lr, #16
 800063a:	bf08      	it	eq
 800063c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000640:	f380 8809 	msr	PSP, r0
 8000644:	f3bf 8f6f 	isb	sy
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	f3af 8000 	nop.w

08000650 <pxCurrentTCBConst>:
 8000650:	20001c44 	.word	0x20001c44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000654:	bf00      	nop
 8000656:	bf00      	nop

08000658 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	__asm volatile
 800065e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000662:	f383 8811 	msr	BASEPRI, r3
 8000666:	f3bf 8f6f 	isb	sy
 800066a:	f3bf 8f4f 	dsb	sy
 800066e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000670:	f001 f81e 	bl	80016b0 <xTaskIncrementTick>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d003      	beq.n	8000682 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800067a:	4b06      	ldr	r3, [pc, #24]	; (8000694 <SysTick_Handler+0x3c>)
 800067c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	2300      	movs	r3, #0
 8000684:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	e000ed04 	.word	0xe000ed04

08000698 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800069c:	4a08      	ldr	r2, [pc, #32]	; (80006c0 <vPortSetupTimerInterrupt+0x28>)
 800069e:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <vPortSetupTimerInterrupt+0x2c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4909      	ldr	r1, [pc, #36]	; (80006c8 <vPortSetupTimerInterrupt+0x30>)
 80006a4:	fba1 1303 	umull	r1, r3, r1, r3
 80006a8:	099b      	lsrs	r3, r3, #6
 80006aa:	3b01      	subs	r3, #1
 80006ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80006ae:	4b07      	ldr	r3, [pc, #28]	; (80006cc <vPortSetupTimerInterrupt+0x34>)
 80006b0:	2207      	movs	r2, #7
 80006b2:	601a      	str	r2, [r3, #0]
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	e000e014 	.word	0xe000e014
 80006c4:	20000014 	.word	0x20000014
 80006c8:	10624dd3 	.word	0x10624dd3
 80006cc:	e000e010 	.word	0xe000e010

080006d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80006d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80006e0 <vPortEnableVFP+0x10>
 80006d4:	6801      	ldr	r1, [r0, #0]
 80006d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006da:	6001      	str	r1, [r0, #0]
 80006dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80006de:	bf00      	nop
 80006e0:	e000ed88 	.word	0xe000ed88

080006e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80006ea:	f3ef 8305 	mrs	r3, IPSR
 80006ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	2b0f      	cmp	r3, #15
 80006f4:	d913      	bls.n	800071e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80006f6:	4a16      	ldr	r2, [pc, #88]	; (8000750 <vPortValidateInterruptPriority+0x6c>)
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	4413      	add	r3, r2
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <vPortValidateInterruptPriority+0x70>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	7afa      	ldrb	r2, [r7, #11]
 8000706:	429a      	cmp	r2, r3
 8000708:	d209      	bcs.n	800071e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800070a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800070e:	f383 8811 	msr	BASEPRI, r3
 8000712:	f3bf 8f6f 	isb	sy
 8000716:	f3bf 8f4f 	dsb	sy
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	e7fe      	b.n	800071c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800071e:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <vPortValidateInterruptPriority+0x74>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000726:	4b0d      	ldr	r3, [pc, #52]	; (800075c <vPortValidateInterruptPriority+0x78>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	429a      	cmp	r2, r3
 800072c:	d909      	bls.n	8000742 <vPortValidateInterruptPriority+0x5e>
 800072e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000732:	f383 8811 	msr	BASEPRI, r3
 8000736:	f3bf 8f6f 	isb	sy
 800073a:	f3bf 8f4f 	dsb	sy
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	e7fe      	b.n	8000740 <vPortValidateInterruptPriority+0x5c>
	}
 8000742:	bf00      	nop
 8000744:	3714      	adds	r7, #20
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	e000e3f0 	.word	0xe000e3f0
 8000754:	20000034 	.word	0x20000034
 8000758:	e000ed0c 	.word	0xe000ed0c
 800075c:	20000038 	.word	0x20000038

08000760 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8000768:	2300      	movs	r3, #0
 800076a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	2b00      	cmp	r3, #0
 8000774:	d004      	beq.n	8000780 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f023 0307 	bic.w	r3, r3, #7
 800077c:	3308      	adds	r3, #8
 800077e:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000780:	f000 fedc 	bl	800153c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000784:	4b18      	ldr	r3, [pc, #96]	; (80007e8 <pvPortMalloc+0x88>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d105      	bne.n	8000798 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <pvPortMalloc+0x8c>)
 800078e:	f023 0307 	bic.w	r3, r3, #7
 8000792:	461a      	mov	r2, r3
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <pvPortMalloc+0x88>)
 8000796:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000798:	4b15      	ldr	r3, [pc, #84]	; (80007f0 <pvPortMalloc+0x90>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4413      	add	r3, r2
 80007a0:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d813      	bhi.n	80007d0 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <pvPortMalloc+0x90>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	441a      	add	r2, r3
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <pvPortMalloc+0x90>)
 80007b2:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d90b      	bls.n	80007d0 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 80007b8:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <pvPortMalloc+0x88>)
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <pvPortMalloc+0x90>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 80007c4:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <pvPortMalloc+0x90>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4413      	add	r3, r2
 80007cc:	4a08      	ldr	r2, [pc, #32]	; (80007f0 <pvPortMalloc+0x90>)
 80007ce:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80007d0:	f000 fec2 	bl	8001558 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d101      	bne.n	80007de <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80007da:	f002 fe62 	bl	80034a2 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 80007de:	68fb      	ldr	r3, [r7, #12]
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20001c40 	.word	0x20001c40
 80007ec:	20000044 	.word	0x20000044
 80007f0:	20001c3c 	.word	0x20001c3c

080007f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d009      	beq.n	8000816 <vPortFree+0x22>
 8000802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000806:	f383 8811 	msr	BASEPRI, r3
 800080a:	f3bf 8f6f 	isb	sy
 800080e:	f3bf 8f4f 	dsb	sy
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	e7fe      	b.n	8000814 <vPortFree+0x20>
}
 8000816:	bf00      	nop
 8000818:	3714      	adds	r7, #20
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
	...

08000824 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <xPortGetFreeHeapSize+0x18>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 8000830:	3318      	adds	r3, #24
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	20001c3c 	.word	0x20001c3c

08000840 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d109      	bne.n	8000868 <xQueueGenericReset+0x28>
 8000854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000858:	f383 8811 	msr	BASEPRI, r3
 800085c:	f3bf 8f6f 	isb	sy
 8000860:	f3bf 8f4f 	dsb	sy
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	e7fe      	b.n	8000866 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000868:	f7ff fe6a 	bl	8000540 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000874:	68f9      	ldr	r1, [r7, #12]
 8000876:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000878:	fb01 f303 	mul.w	r3, r1, r3
 800087c:	441a      	add	r2, r3
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2200      	movs	r2, #0
 8000886:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000898:	3b01      	subs	r3, #1
 800089a:	68f9      	ldr	r1, [r7, #12]
 800089c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800089e:	fb01 f303 	mul.w	r3, r1, r3
 80008a2:	441a      	add	r2, r3
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	22ff      	movs	r2, #255	; 0xff
 80008ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	22ff      	movs	r2, #255	; 0xff
 80008b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d114      	bne.n	80008e8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	691b      	ldr	r3, [r3, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d01a      	beq.n	80008fc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3310      	adds	r3, #16
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 f87a 	bl	80019c4 <xTaskRemoveFromEventList>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d012      	beq.n	80008fc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80008d6:	4b0d      	ldr	r3, [pc, #52]	; (800090c <xQueueGenericReset+0xcc>)
 80008d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	f3bf 8f4f 	dsb	sy
 80008e2:	f3bf 8f6f 	isb	sy
 80008e6:	e009      	b.n	80008fc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	3310      	adds	r3, #16
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff fc6f 	bl	80001d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3324      	adds	r3, #36	; 0x24
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fc6a 	bl	80001d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80008fc:	f7ff fe4e 	bl	800059c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000900:	2301      	movs	r3, #1
}
 8000902:	4618      	mov	r0, r3
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	e000ed04 	.word	0xe000ed04

08000910 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af02      	add	r7, sp, #8
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	4613      	mov	r3, r2
 800091c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d109      	bne.n	8000938 <xQueueGenericCreate+0x28>
 8000924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000928:	f383 8811 	msr	BASEPRI, r3
 800092c:	f3bf 8f6f 	isb	sy
 8000930:	f3bf 8f4f 	dsb	sy
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	e7fe      	b.n	8000936 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d102      	bne.n	8000944 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
 8000942:	e004      	b.n	800094e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	fb02 f303 	mul.w	r3, r2, r3
 800094c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	3348      	adds	r3, #72	; 0x48
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ff04 	bl	8000760 <pvPortMalloc>
 8000958:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00b      	beq.n	8000978 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	3348      	adds	r3, #72	; 0x48
 8000964:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000966:	79fa      	ldrb	r2, [r7, #7]
 8000968:	69bb      	ldr	r3, [r7, #24]
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	4613      	mov	r3, r2
 800096e:	697a      	ldr	r2, [r7, #20]
 8000970:	68b9      	ldr	r1, [r7, #8]
 8000972:	68f8      	ldr	r0, [r7, #12]
 8000974:	f000 f805 	bl	8000982 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8000978:	69bb      	ldr	r3, [r7, #24]
	}
 800097a:	4618      	mov	r0, r3
 800097c:	3720      	adds	r7, #32
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	60f8      	str	r0, [r7, #12]
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
 800098e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d103      	bne.n	800099e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000996:	69bb      	ldr	r3, [r7, #24]
 8000998:	69ba      	ldr	r2, [r7, #24]
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	e002      	b.n	80009a4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	68fa      	ldr	r2, [r7, #12]
 80009a8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80009b0:	2101      	movs	r1, #1
 80009b2:	69b8      	ldr	r0, [r7, #24]
 80009b4:	f7ff ff44 	bl	8000840 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80009b8:	bf00      	nop
 80009ba:	3710      	adds	r7, #16
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08e      	sub	sp, #56	; 0x38
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
 80009cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80009ce:	2300      	movs	r3, #0
 80009d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80009d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d109      	bne.n	80009f0 <xQueueGenericSend+0x30>
 80009dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009e0:	f383 8811 	msr	BASEPRI, r3
 80009e4:	f3bf 8f6f 	isb	sy
 80009e8:	f3bf 8f4f 	dsb	sy
 80009ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80009ee:	e7fe      	b.n	80009ee <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d103      	bne.n	80009fe <xQueueGenericSend+0x3e>
 80009f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <xQueueGenericSend+0x42>
 80009fe:	2301      	movs	r3, #1
 8000a00:	e000      	b.n	8000a04 <xQueueGenericSend+0x44>
 8000a02:	2300      	movs	r3, #0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d109      	bne.n	8000a1c <xQueueGenericSend+0x5c>
 8000a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a0c:	f383 8811 	msr	BASEPRI, r3
 8000a10:	f3bf 8f6f 	isb	sy
 8000a14:	f3bf 8f4f 	dsb	sy
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
 8000a1a:	e7fe      	b.n	8000a1a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d103      	bne.n	8000a2a <xQueueGenericSend+0x6a>
 8000a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d101      	bne.n	8000a2e <xQueueGenericSend+0x6e>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e000      	b.n	8000a30 <xQueueGenericSend+0x70>
 8000a2e:	2300      	movs	r3, #0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d109      	bne.n	8000a48 <xQueueGenericSend+0x88>
 8000a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a38:	f383 8811 	msr	BASEPRI, r3
 8000a3c:	f3bf 8f6f 	isb	sy
 8000a40:	f3bf 8f4f 	dsb	sy
 8000a44:	623b      	str	r3, [r7, #32]
 8000a46:	e7fe      	b.n	8000a46 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000a48:	f001 f978 	bl	8001d3c <xTaskGetSchedulerState>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <xQueueGenericSend+0x98>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d101      	bne.n	8000a5c <xQueueGenericSend+0x9c>
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e000      	b.n	8000a5e <xQueueGenericSend+0x9e>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d109      	bne.n	8000a76 <xQueueGenericSend+0xb6>
 8000a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a66:	f383 8811 	msr	BASEPRI, r3
 8000a6a:	f3bf 8f6f 	isb	sy
 8000a6e:	f3bf 8f4f 	dsb	sy
 8000a72:	61fb      	str	r3, [r7, #28]
 8000a74:	e7fe      	b.n	8000a74 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000a76:	f7ff fd63 	bl	8000540 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d302      	bcc.n	8000a8c <xQueueGenericSend+0xcc>
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	2b02      	cmp	r3, #2
 8000a8a:	d129      	bne.n	8000ae0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000a8c:	683a      	ldr	r2, [r7, #0]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a92:	f000 fa35 	bl	8000f00 <prvCopyDataToQueue>
 8000a96:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d010      	beq.n	8000ac2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000aa2:	3324      	adds	r3, #36	; 0x24
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f000 ff8d 	bl	80019c4 <xTaskRemoveFromEventList>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d013      	beq.n	8000ad8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000ab0:	4b3f      	ldr	r3, [pc, #252]	; (8000bb0 <xQueueGenericSend+0x1f0>)
 8000ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	f3bf 8f4f 	dsb	sy
 8000abc:	f3bf 8f6f 	isb	sy
 8000ac0:	e00a      	b.n	8000ad8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d007      	beq.n	8000ad8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000ac8:	4b39      	ldr	r3, [pc, #228]	; (8000bb0 <xQueueGenericSend+0x1f0>)
 8000aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	f3bf 8f4f 	dsb	sy
 8000ad4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000ad8:	f7ff fd60 	bl	800059c <vPortExitCritical>
				return pdPASS;
 8000adc:	2301      	movs	r3, #1
 8000ade:	e063      	b.n	8000ba8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d103      	bne.n	8000aee <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000ae6:	f7ff fd59 	bl	800059c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e05c      	b.n	8000ba8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d106      	bne.n	8000b02 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 ffc5 	bl	8001a88 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000afe:	2301      	movs	r3, #1
 8000b00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000b02:	f7ff fd4b 	bl	800059c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000b06:	f000 fd19 	bl	800153c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000b0a:	f7ff fd19 	bl	8000540 <vPortEnterCritical>
 8000b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000b14:	b25b      	sxtb	r3, r3
 8000b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b1a:	d103      	bne.n	8000b24 <xQueueGenericSend+0x164>
 8000b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b30:	d103      	bne.n	8000b3a <xQueueGenericSend+0x17a>
 8000b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000b3a:	f7ff fd2f 	bl	800059c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000b3e:	1d3a      	adds	r2, r7, #4
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	4611      	mov	r1, r2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 ffc2 	bl	8001ad0 <xTaskCheckForTimeOut>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d124      	bne.n	8000b9c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000b52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b54:	f000 facc 	bl	80010f0 <prvIsQueueFull>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d018      	beq.n	8000b90 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b60:	3310      	adds	r3, #16
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	4611      	mov	r1, r2
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fede 	bl	8001928 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000b6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b6e:	f000 fa57 	bl	8001020 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000b72:	f000 fcf1 	bl	8001558 <xTaskResumeAll>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	f47f af7c 	bne.w	8000a76 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <xQueueGenericSend+0x1f0>)
 8000b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	f3bf 8f4f 	dsb	sy
 8000b8a:	f3bf 8f6f 	isb	sy
 8000b8e:	e772      	b.n	8000a76 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000b90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b92:	f000 fa45 	bl	8001020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000b96:	f000 fcdf 	bl	8001558 <xTaskResumeAll>
 8000b9a:	e76c      	b.n	8000a76 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000b9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b9e:	f000 fa3f 	bl	8001020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000ba2:	f000 fcd9 	bl	8001558 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000ba6:	2300      	movs	r3, #0
		}
	}
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3738      	adds	r7, #56	; 0x38
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	e000ed04 	.word	0xe000ed04

08000bb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08e      	sub	sp, #56	; 0x38
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
 8000bc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d109      	bne.n	8000be0 <xQueueGenericSendFromISR+0x2c>
 8000bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bd0:	f383 8811 	msr	BASEPRI, r3
 8000bd4:	f3bf 8f6f 	isb	sy
 8000bd8:	f3bf 8f4f 	dsb	sy
 8000bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8000bde:	e7fe      	b.n	8000bde <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d103      	bne.n	8000bee <xQueueGenericSendFromISR+0x3a>
 8000be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d101      	bne.n	8000bf2 <xQueueGenericSendFromISR+0x3e>
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e000      	b.n	8000bf4 <xQueueGenericSendFromISR+0x40>
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d109      	bne.n	8000c0c <xQueueGenericSendFromISR+0x58>
 8000bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bfc:	f383 8811 	msr	BASEPRI, r3
 8000c00:	f3bf 8f6f 	isb	sy
 8000c04:	f3bf 8f4f 	dsb	sy
 8000c08:	623b      	str	r3, [r7, #32]
 8000c0a:	e7fe      	b.n	8000c0a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d103      	bne.n	8000c1a <xQueueGenericSendFromISR+0x66>
 8000c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d101      	bne.n	8000c1e <xQueueGenericSendFromISR+0x6a>
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e000      	b.n	8000c20 <xQueueGenericSendFromISR+0x6c>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d109      	bne.n	8000c38 <xQueueGenericSendFromISR+0x84>
 8000c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c28:	f383 8811 	msr	BASEPRI, r3
 8000c2c:	f3bf 8f6f 	isb	sy
 8000c30:	f3bf 8f4f 	dsb	sy
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	e7fe      	b.n	8000c36 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000c38:	f7ff fd54 	bl	80006e4 <vPortValidateInterruptPriority>
	__asm volatile
 8000c3c:	f3ef 8211 	mrs	r2, BASEPRI
 8000c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c44:	f383 8811 	msr	BASEPRI, r3
 8000c48:	f3bf 8f6f 	isb	sy
 8000c4c:	f3bf 8f4f 	dsb	sy
 8000c50:	61ba      	str	r2, [r7, #24]
 8000c52:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8000c54:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d302      	bcc.n	8000c6a <xQueueGenericSendFromISR+0xb6>
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d12c      	bne.n	8000cc4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	68b9      	ldr	r1, [r7, #8]
 8000c78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000c7a:	f000 f941 	bl	8000f00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000c7e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8000c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c86:	d112      	bne.n	8000cae <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d016      	beq.n	8000cbe <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c92:	3324      	adds	r3, #36	; 0x24
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 fe95 	bl	80019c4 <xTaskRemoveFromEventList>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d00e      	beq.n	8000cbe <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d00b      	beq.n	8000cbe <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	e007      	b.n	8000cbe <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000cae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	b25a      	sxtb	r2, r3
 8000cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8000cc2:	e001      	b.n	8000cc8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	637b      	str	r3, [r7, #52]	; 0x34
 8000cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cca:	613b      	str	r3, [r7, #16]
	__asm volatile
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3738      	adds	r7, #56	; 0x38
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08e      	sub	sp, #56	; 0x38
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d109      	bne.n	8000d0c <xQueueGenericReceive+0x30>
	__asm volatile
 8000cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cfc:	f383 8811 	msr	BASEPRI, r3
 8000d00:	f3bf 8f6f 	isb	sy
 8000d04:	f3bf 8f4f 	dsb	sy
 8000d08:	627b      	str	r3, [r7, #36]	; 0x24
 8000d0a:	e7fe      	b.n	8000d0a <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d103      	bne.n	8000d1a <xQueueGenericReceive+0x3e>
 8000d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d101      	bne.n	8000d1e <xQueueGenericReceive+0x42>
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e000      	b.n	8000d20 <xQueueGenericReceive+0x44>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d109      	bne.n	8000d38 <xQueueGenericReceive+0x5c>
 8000d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d28:	f383 8811 	msr	BASEPRI, r3
 8000d2c:	f3bf 8f6f 	isb	sy
 8000d30:	f3bf 8f4f 	dsb	sy
 8000d34:	623b      	str	r3, [r7, #32]
 8000d36:	e7fe      	b.n	8000d36 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000d38:	f001 f800 	bl	8001d3c <xTaskGetSchedulerState>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d102      	bne.n	8000d48 <xQueueGenericReceive+0x6c>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d101      	bne.n	8000d4c <xQueueGenericReceive+0x70>
 8000d48:	2301      	movs	r3, #1
 8000d4a:	e000      	b.n	8000d4e <xQueueGenericReceive+0x72>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d109      	bne.n	8000d66 <xQueueGenericReceive+0x8a>
 8000d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d56:	f383 8811 	msr	BASEPRI, r3
 8000d5a:	f3bf 8f6f 	isb	sy
 8000d5e:	f3bf 8f4f 	dsb	sy
 8000d62:	61fb      	str	r3, [r7, #28]
 8000d64:	e7fe      	b.n	8000d64 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8000d66:	f7ff fbeb 	bl	8000540 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d046      	beq.n	8000e04 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8000d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d80:	f000 f928 	bl	8000fd4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d121      	bne.n	8000dce <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8000d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8c:	1e5a      	subs	r2, r3, #1
 8000d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d90:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d104      	bne.n	8000da4 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8000d9a:	f001 f8e7 	bl	8001f6c <pvTaskIncrementMutexHeldCount>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da2:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d027      	beq.n	8000dfc <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dae:	3310      	adds	r3, #16
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fe07 	bl	80019c4 <xTaskRemoveFromEventList>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d01f      	beq.n	8000dfc <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8000dbc:	4b4f      	ldr	r3, [pc, #316]	; (8000efc <xQueueGenericReceive+0x220>)
 8000dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	f3bf 8f4f 	dsb	sy
 8000dc8:	f3bf 8f6f 	isb	sy
 8000dcc:	e016      	b.n	8000dfc <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8000dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000dd2:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d00f      	beq.n	8000dfc <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dde:	3324      	adds	r3, #36	; 0x24
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fdef 	bl	80019c4 <xTaskRemoveFromEventList>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d007      	beq.n	8000dfc <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8000dec:	4b43      	ldr	r3, [pc, #268]	; (8000efc <xQueueGenericReceive+0x220>)
 8000dee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	f3bf 8f4f 	dsb	sy
 8000df8:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8000dfc:	f7ff fbce 	bl	800059c <vPortExitCritical>
				return pdPASS;
 8000e00:	2301      	movs	r3, #1
 8000e02:	e077      	b.n	8000ef4 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d103      	bne.n	8000e12 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000e0a:	f7ff fbc7 	bl	800059c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e070      	b.n	8000ef4 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d106      	bne.n	8000e26 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 fe33 	bl	8001a88 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000e22:	2301      	movs	r3, #1
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000e26:	f7ff fbb9 	bl	800059c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000e2a:	f000 fb87 	bl	800153c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000e2e:	f7ff fb87 	bl	8000540 <vPortEnterCritical>
 8000e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e38:	b25b      	sxtb	r3, r3
 8000e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e3e:	d103      	bne.n	8000e48 <xQueueGenericReceive+0x16c>
 8000e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e42:	2200      	movs	r2, #0
 8000e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e4e:	b25b      	sxtb	r3, r3
 8000e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e54:	d103      	bne.n	8000e5e <xQueueGenericReceive+0x182>
 8000e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000e5e:	f7ff fb9d 	bl	800059c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000e62:	1d3a      	adds	r2, r7, #4
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fe30 	bl	8001ad0 <xTaskCheckForTimeOut>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d131      	bne.n	8000eda <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e78:	f000 f924 	bl	80010c4 <prvIsQueueEmpty>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d025      	beq.n	8000ece <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d108      	bne.n	8000e9c <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8000e8a:	f7ff fb59 	bl	8000540 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8000e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 ff70 	bl	8001d78 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8000e98:	f7ff fb80 	bl	800059c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e9e:	3324      	adds	r3, #36	; 0x24
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	4611      	mov	r1, r2
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f000 fd3f 	bl	8001928 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000eaa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000eac:	f000 f8b8 	bl	8001020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000eb0:	f000 fb52 	bl	8001558 <xTaskResumeAll>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f47f af55 	bne.w	8000d66 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	; (8000efc <xQueueGenericReceive+0x220>)
 8000ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	f3bf 8f4f 	dsb	sy
 8000ec8:	f3bf 8f6f 	isb	sy
 8000ecc:	e74b      	b.n	8000d66 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000ece:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ed0:	f000 f8a6 	bl	8001020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000ed4:	f000 fb40 	bl	8001558 <xTaskResumeAll>
 8000ed8:	e745      	b.n	8000d66 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8000eda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000edc:	f000 f8a0 	bl	8001020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000ee0:	f000 fb3a 	bl	8001558 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ee4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ee6:	f000 f8ed 	bl	80010c4 <prvIsQueueEmpty>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	f43f af3a 	beq.w	8000d66 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000ef2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3738      	adds	r7, #56	; 0x38
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	e000ed04 	.word	0xe000ed04

08000f00 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d10d      	bne.n	8000f3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d14d      	bne.n	8000fc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 ff9a 	bl	8001e64 <xTaskPriorityDisinherit>
 8000f30:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2200      	movs	r2, #0
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	e043      	b.n	8000fc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d119      	bne.n	8000f74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	6898      	ldr	r0, [r3, #8]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f48:	461a      	mov	r2, r3
 8000f4a:	68b9      	ldr	r1, [r7, #8]
 8000f4c:	f002 fde8 	bl	8003b20 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f58:	441a      	add	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	689a      	ldr	r2, [r3, #8]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d32b      	bcc.n	8000fc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	e026      	b.n	8000fc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	68d8      	ldr	r0, [r3, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	68b9      	ldr	r1, [r7, #8]
 8000f80:	f002 fdce 	bl	8003b20 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	68da      	ldr	r2, [r3, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8c:	425b      	negs	r3, r3
 8000f8e:	441a      	add	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	68da      	ldr	r2, [r3, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d207      	bcs.n	8000fb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	685a      	ldr	r2, [r3, #4]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	425b      	negs	r3, r3
 8000faa:	441a      	add	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d105      	bne.n	8000fc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d002      	beq.n	8000fc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1c5a      	adds	r2, r3, #1
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8000fca:	697b      	ldr	r3, [r7, #20]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d018      	beq.n	8001018 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68da      	ldr	r2, [r3, #12]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	441a      	add	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d303      	bcc.n	8001008 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68d9      	ldr	r1, [r3, #12]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	461a      	mov	r2, r3
 8001012:	6838      	ldr	r0, [r7, #0]
 8001014:	f002 fd84 	bl	8003b20 <memcpy>
	}
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001028:	f7ff fa8a 	bl	8000540 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001032:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001034:	e011      	b.n	800105a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103a:	2b00      	cmp	r3, #0
 800103c:	d012      	beq.n	8001064 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3324      	adds	r3, #36	; 0x24
 8001042:	4618      	mov	r0, r3
 8001044:	f000 fcbe 	bl	80019c4 <xTaskRemoveFromEventList>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800104e:	f000 fd9d 	bl	8001b8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	3b01      	subs	r3, #1
 8001056:	b2db      	uxtb	r3, r3
 8001058:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	dce9      	bgt.n	8001036 <prvUnlockQueue+0x16>
 8001062:	e000      	b.n	8001066 <prvUnlockQueue+0x46>
					break;
 8001064:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	22ff      	movs	r2, #255	; 0xff
 800106a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800106e:	f7ff fa95 	bl	800059c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001072:	f7ff fa65 	bl	8000540 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800107c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800107e:	e011      	b.n	80010a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	691b      	ldr	r3, [r3, #16]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d012      	beq.n	80010ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3310      	adds	r3, #16
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fc99 	bl	80019c4 <xTaskRemoveFromEventList>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001098:	f000 fd78 	bl	8001b8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800109c:	7bbb      	ldrb	r3, [r7, #14]
 800109e:	3b01      	subs	r3, #1
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80010a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	dce9      	bgt.n	8001080 <prvUnlockQueue+0x60>
 80010ac:	e000      	b.n	80010b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80010ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	22ff      	movs	r2, #255	; 0xff
 80010b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80010b8:	f7ff fa70 	bl	800059c <vPortExitCritical>
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80010cc:	f7ff fa38 	bl	8000540 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80010d8:	2301      	movs	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	e001      	b.n	80010e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80010e2:	f7ff fa5b 	bl	800059c <vPortExitCritical>

	return xReturn;
 80010e6:	68fb      	ldr	r3, [r7, #12]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80010f8:	f7ff fa22 	bl	8000540 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001104:	429a      	cmp	r2, r3
 8001106:	d102      	bne.n	800110e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001108:	2301      	movs	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	e001      	b.n	8001112 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001112:	f7ff fa43 	bl	800059c <vPortExitCritical>

	return xReturn;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	e014      	b.n	800115a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001130:	4a0e      	ldr	r2, [pc, #56]	; (800116c <vQueueAddToRegistry+0x4c>)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10b      	bne.n	8001154 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800113c:	490b      	ldr	r1, [pc, #44]	; (800116c <vQueueAddToRegistry+0x4c>)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001146:	4a09      	ldr	r2, [pc, #36]	; (800116c <vQueueAddToRegistry+0x4c>)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	4413      	add	r3, r2
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001152:	e005      	b.n	8001160 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3301      	adds	r3, #1
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2b07      	cmp	r3, #7
 800115e:	d9e7      	bls.n	8001130 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	20001d84 	.word	0x20001d84

08001170 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001180:	f7ff f9de 	bl	8000540 <vPortEnterCritical>
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800118a:	b25b      	sxtb	r3, r3
 800118c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001190:	d103      	bne.n	800119a <vQueueWaitForMessageRestricted+0x2a>
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	2200      	movs	r2, #0
 8001196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a6:	d103      	bne.n	80011b0 <vQueueWaitForMessageRestricted+0x40>
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80011b0:	f7ff f9f4 	bl	800059c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d106      	bne.n	80011ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	3324      	adds	r3, #36	; 0x24
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	68b9      	ldr	r1, [r7, #8]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 fbd3 	bl	8001970 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80011ca:	6978      	ldr	r0, [r7, #20]
 80011cc:	f7ff ff28 	bl	8001020 <prvUnlockQueue>
	}
 80011d0:	bf00      	nop
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08c      	sub	sp, #48	; 0x30
 80011dc:	af04      	add	r7, sp, #16
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	4613      	mov	r3, r2
 80011e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fab7 	bl	8000760 <pvPortMalloc>
 80011f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00e      	beq.n	8001218 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80011fa:	2050      	movs	r0, #80	; 0x50
 80011fc:	f7ff fab0 	bl	8000760 <pvPortMalloc>
 8001200:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	631a      	str	r2, [r3, #48]	; 0x30
 800120e:	e005      	b.n	800121c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001210:	6978      	ldr	r0, [r7, #20]
 8001212:	f7ff faef 	bl	80007f4 <vPortFree>
 8001216:	e001      	b.n	800121c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d013      	beq.n	800124a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001222:	88fa      	ldrh	r2, [r7, #6]
 8001224:	2300      	movs	r3, #0
 8001226:	9303      	str	r3, [sp, #12]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	9302      	str	r3, [sp, #8]
 800122c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	68b9      	ldr	r1, [r7, #8]
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f000 f80e 	bl	800125a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800123e:	69f8      	ldr	r0, [r7, #28]
 8001240:	f000 f892 	bl	8001368 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001244:	2301      	movs	r3, #1
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	e002      	b.n	8001250 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001250:	69bb      	ldr	r3, [r7, #24]
	}
 8001252:	4618      	mov	r0, r3
 8001254:	3720      	adds	r7, #32
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b088      	sub	sp, #32
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
 8001266:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800126a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	461a      	mov	r2, r3
 8001272:	21a5      	movs	r1, #165	; 0xa5
 8001274:	f002 fc5f 	bl	8003b36 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800127a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001282:	3b01      	subs	r3, #1
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	f023 0307 	bic.w	r3, r3, #7
 8001290:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	f003 0307 	and.w	r3, r3, #7
 8001298:	2b00      	cmp	r3, #0
 800129a:	d009      	beq.n	80012b0 <prvInitialiseNewTask+0x56>
 800129c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012a0:	f383 8811 	msr	BASEPRI, r3
 80012a4:	f3bf 8f6f 	isb	sy
 80012a8:	f3bf 8f4f 	dsb	sy
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	e7fe      	b.n	80012ae <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80012b0:	2300      	movs	r3, #0
 80012b2:	61fb      	str	r3, [r7, #28]
 80012b4:	e012      	b.n	80012dc <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	4413      	add	r3, r2
 80012bc:	7819      	ldrb	r1, [r3, #0]
 80012be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	4413      	add	r3, r2
 80012c4:	3334      	adds	r3, #52	; 0x34
 80012c6:	460a      	mov	r2, r1
 80012c8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	4413      	add	r3, r2
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3301      	adds	r3, #1
 80012da:	61fb      	str	r3, [r7, #28]
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	2b09      	cmp	r3, #9
 80012e0:	d9e9      	bls.n	80012b6 <prvInitialiseNewTask+0x5c>
 80012e2:	e000      	b.n	80012e6 <prvInitialiseNewTask+0x8c>
		{
			break;
 80012e4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80012e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80012ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f0:	2b04      	cmp	r3, #4
 80012f2:	d901      	bls.n	80012f8 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80012f4:	2304      	movs	r3, #4
 80012f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80012f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80012fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001300:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001302:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001306:	2200      	movs	r2, #0
 8001308:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800130a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800130c:	3304      	adds	r3, #4
 800130e:	4618      	mov	r0, r3
 8001310:	f7fe ff7e 	bl	8000210 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001316:	3318      	adds	r3, #24
 8001318:	4618      	mov	r0, r3
 800131a:	f7fe ff79 	bl	8000210 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800131e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001322:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001326:	f1c3 0205 	rsb	r2, r3, #5
 800132a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800132c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800132e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001332:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001336:	2200      	movs	r2, #0
 8001338:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800133a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800133c:	2200      	movs	r2, #0
 800133e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	68f9      	ldr	r1, [r7, #12]
 8001346:	69b8      	ldr	r0, [r7, #24]
 8001348:	f7fe fff6 	bl	8000338 <pxPortInitialiseStack>
 800134c:	4602      	mov	r2, r0
 800134e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001350:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800135a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800135c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001370:	f7ff f8e6 	bl	8000540 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <prvAddNewTaskToReadyList+0xb8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a29      	ldr	r2, [pc, #164]	; (8001420 <prvAddNewTaskToReadyList+0xb8>)
 800137c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <prvAddNewTaskToReadyList+0xbc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d109      	bne.n	800139a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001386:	4a27      	ldr	r2, [pc, #156]	; (8001424 <prvAddNewTaskToReadyList+0xbc>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800138c:	4b24      	ldr	r3, [pc, #144]	; (8001420 <prvAddNewTaskToReadyList+0xb8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d110      	bne.n	80013b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001394:	f000 fc20 	bl	8001bd8 <prvInitialiseTaskLists>
 8001398:	e00d      	b.n	80013b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800139a:	4b23      	ldr	r3, [pc, #140]	; (8001428 <prvAddNewTaskToReadyList+0xc0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d109      	bne.n	80013b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80013a2:	4b20      	ldr	r3, [pc, #128]	; (8001424 <prvAddNewTaskToReadyList+0xbc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d802      	bhi.n	80013b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80013b0:	4a1c      	ldr	r2, [pc, #112]	; (8001424 <prvAddNewTaskToReadyList+0xbc>)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80013b6:	4b1d      	ldr	r3, [pc, #116]	; (800142c <prvAddNewTaskToReadyList+0xc4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	4a1b      	ldr	r2, [pc, #108]	; (800142c <prvAddNewTaskToReadyList+0xc4>)
 80013be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c4:	2201      	movs	r2, #1
 80013c6:	409a      	lsls	r2, r3
 80013c8:	4b19      	ldr	r3, [pc, #100]	; (8001430 <prvAddNewTaskToReadyList+0xc8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	4a18      	ldr	r2, [pc, #96]	; (8001430 <prvAddNewTaskToReadyList+0xc8>)
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013d6:	4613      	mov	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4a15      	ldr	r2, [pc, #84]	; (8001434 <prvAddNewTaskToReadyList+0xcc>)
 80013e0:	441a      	add	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3304      	adds	r3, #4
 80013e6:	4619      	mov	r1, r3
 80013e8:	4610      	mov	r0, r2
 80013ea:	f7fe ff1e 	bl	800022a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80013ee:	f7ff f8d5 	bl	800059c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <prvAddNewTaskToReadyList+0xc0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00e      	beq.n	8001418 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <prvAddNewTaskToReadyList+0xbc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001404:	429a      	cmp	r2, r3
 8001406:	d207      	bcs.n	8001418 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001408:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <prvAddNewTaskToReadyList+0xd0>)
 800140a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	f3bf 8f4f 	dsb	sy
 8001414:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20001d1c 	.word	0x20001d1c
 8001424:	20001c44 	.word	0x20001c44
 8001428:	20001d28 	.word	0x20001d28
 800142c:	20001d38 	.word	0x20001d38
 8001430:	20001d24 	.word	0x20001d24
 8001434:	20001c48 	.word	0x20001c48
 8001438:	e000ed04 	.word	0xe000ed04

0800143c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d016      	beq.n	800147c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <vTaskDelay+0x60>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d009      	beq.n	800146a <vTaskDelay+0x2e>
 8001456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800145a:	f383 8811 	msr	BASEPRI, r3
 800145e:	f3bf 8f6f 	isb	sy
 8001462:	f3bf 8f4f 	dsb	sy
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	e7fe      	b.n	8001468 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800146a:	f000 f867 	bl	800153c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800146e:	2100      	movs	r1, #0
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 fd8f 	bl	8001f94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001476:	f000 f86f 	bl	8001558 <xTaskResumeAll>
 800147a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d107      	bne.n	8001492 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <vTaskDelay+0x64>)
 8001484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	f3bf 8f4f 	dsb	sy
 800148e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20001d44 	.word	0x20001d44
 80014a0:	e000ed04 	.word	0xe000ed04

080014a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80014aa:	4b1e      	ldr	r3, [pc, #120]	; (8001524 <vTaskStartScheduler+0x80>)
 80014ac:	9301      	str	r3, [sp, #4]
 80014ae:	2300      	movs	r3, #0
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2300      	movs	r3, #0
 80014b4:	2282      	movs	r2, #130	; 0x82
 80014b6:	491c      	ldr	r1, [pc, #112]	; (8001528 <vTaskStartScheduler+0x84>)
 80014b8:	481c      	ldr	r0, [pc, #112]	; (800152c <vTaskStartScheduler+0x88>)
 80014ba:	f7ff fe8d 	bl	80011d8 <xTaskCreate>
 80014be:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d102      	bne.n	80014cc <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80014c6:	f000 fdcb 	bl	8002060 <xTimerCreateTimerTask>
 80014ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d115      	bne.n	80014fe <vTaskStartScheduler+0x5a>
 80014d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014d6:	f383 8811 	msr	BASEPRI, r3
 80014da:	f3bf 8f6f 	isb	sy
 80014de:	f3bf 8f4f 	dsb	sy
 80014e2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <vTaskStartScheduler+0x8c>)
 80014e6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80014ec:	4b11      	ldr	r3, [pc, #68]	; (8001534 <vTaskStartScheduler+0x90>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80014f2:	4b11      	ldr	r3, [pc, #68]	; (8001538 <vTaskStartScheduler+0x94>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80014f8:	f7fe ff96 	bl	8000428 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80014fc:	e00d      	b.n	800151a <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001504:	d109      	bne.n	800151a <vTaskStartScheduler+0x76>
 8001506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800150a:	f383 8811 	msr	BASEPRI, r3
 800150e:	f3bf 8f6f 	isb	sy
 8001512:	f3bf 8f4f 	dsb	sy
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	e7fe      	b.n	8001518 <vTaskStartScheduler+0x74>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20001d40 	.word	0x20001d40
 8001528:	08003b48 	.word	0x08003b48
 800152c:	08001ba5 	.word	0x08001ba5
 8001530:	20001d3c 	.word	0x20001d3c
 8001534:	20001d28 	.word	0x20001d28
 8001538:	20001d20 	.word	0x20001d20

0800153c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <vTaskSuspendAll+0x18>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	4a03      	ldr	r2, [pc, #12]	; (8001554 <vTaskSuspendAll+0x18>)
 8001548:	6013      	str	r3, [r2, #0]
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	20001d44 	.word	0x20001d44

08001558 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001566:	4b41      	ldr	r3, [pc, #260]	; (800166c <xTaskResumeAll+0x114>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d109      	bne.n	8001582 <xTaskResumeAll+0x2a>
 800156e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001572:	f383 8811 	msr	BASEPRI, r3
 8001576:	f3bf 8f6f 	isb	sy
 800157a:	f3bf 8f4f 	dsb	sy
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	e7fe      	b.n	8001580 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001582:	f7fe ffdd 	bl	8000540 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001586:	4b39      	ldr	r3, [pc, #228]	; (800166c <xTaskResumeAll+0x114>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	3b01      	subs	r3, #1
 800158c:	4a37      	ldr	r2, [pc, #220]	; (800166c <xTaskResumeAll+0x114>)
 800158e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001590:	4b36      	ldr	r3, [pc, #216]	; (800166c <xTaskResumeAll+0x114>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d161      	bne.n	800165c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001598:	4b35      	ldr	r3, [pc, #212]	; (8001670 <xTaskResumeAll+0x118>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d05d      	beq.n	800165c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80015a0:	e02e      	b.n	8001600 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80015a2:	4b34      	ldr	r3, [pc, #208]	; (8001674 <xTaskResumeAll+0x11c>)
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	3318      	adds	r3, #24
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe fe98 	bl	80002e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3304      	adds	r3, #4
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe fe93 	bl	80002e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015c2:	2201      	movs	r2, #1
 80015c4:	409a      	lsls	r2, r3
 80015c6:	4b2c      	ldr	r3, [pc, #176]	; (8001678 <xTaskResumeAll+0x120>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	4a2a      	ldr	r2, [pc, #168]	; (8001678 <xTaskResumeAll+0x120>)
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4a27      	ldr	r2, [pc, #156]	; (800167c <xTaskResumeAll+0x124>)
 80015de:	441a      	add	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	3304      	adds	r3, #4
 80015e4:	4619      	mov	r1, r3
 80015e6:	4610      	mov	r0, r2
 80015e8:	f7fe fe1f 	bl	800022a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f0:	4b23      	ldr	r3, [pc, #140]	; (8001680 <xTaskResumeAll+0x128>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d302      	bcc.n	8001600 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80015fa:	4b22      	ldr	r3, [pc, #136]	; (8001684 <xTaskResumeAll+0x12c>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001600:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <xTaskResumeAll+0x11c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1cc      	bne.n	80015a2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800160e:	f000 fb6f 	bl	8001cf0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <xTaskResumeAll+0x130>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d010      	beq.n	8001640 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800161e:	f000 f847 	bl	80016b0 <xTaskIncrementTick>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d002      	beq.n	800162e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001628:	4b16      	ldr	r3, [pc, #88]	; (8001684 <xTaskResumeAll+0x12c>)
 800162a:	2201      	movs	r2, #1
 800162c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	3b01      	subs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1f1      	bne.n	800161e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800163a:	4b13      	ldr	r3, [pc, #76]	; (8001688 <xTaskResumeAll+0x130>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001640:	4b10      	ldr	r3, [pc, #64]	; (8001684 <xTaskResumeAll+0x12c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d009      	beq.n	800165c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001648:	2301      	movs	r3, #1
 800164a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <xTaskResumeAll+0x134>)
 800164e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	f3bf 8f4f 	dsb	sy
 8001658:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800165c:	f7fe ff9e 	bl	800059c <vPortExitCritical>

	return xAlreadyYielded;
 8001660:	68bb      	ldr	r3, [r7, #8]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20001d44 	.word	0x20001d44
 8001670:	20001d1c 	.word	0x20001d1c
 8001674:	20001cdc 	.word	0x20001cdc
 8001678:	20001d24 	.word	0x20001d24
 800167c:	20001c48 	.word	0x20001c48
 8001680:	20001c44 	.word	0x20001c44
 8001684:	20001d30 	.word	0x20001d30
 8001688:	20001d2c 	.word	0x20001d2c
 800168c:	e000ed04 	.word	0xe000ed04

08001690 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001696:	4b05      	ldr	r3, [pc, #20]	; (80016ac <xTaskGetTickCount+0x1c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800169c:	687b      	ldr	r3, [r7, #4]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20001d20 	.word	0x20001d20

080016b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016ba:	4b50      	ldr	r3, [pc, #320]	; (80017fc <xTaskIncrementTick+0x14c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f040 808c 	bne.w	80017dc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80016c4:	4b4e      	ldr	r3, [pc, #312]	; (8001800 <xTaskIncrementTick+0x150>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	3301      	adds	r3, #1
 80016ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80016cc:	4a4c      	ldr	r2, [pc, #304]	; (8001800 <xTaskIncrementTick+0x150>)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d11f      	bne.n	8001718 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80016d8:	4b4a      	ldr	r3, [pc, #296]	; (8001804 <xTaskIncrementTick+0x154>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d009      	beq.n	80016f6 <xTaskIncrementTick+0x46>
 80016e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016e6:	f383 8811 	msr	BASEPRI, r3
 80016ea:	f3bf 8f6f 	isb	sy
 80016ee:	f3bf 8f4f 	dsb	sy
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	e7fe      	b.n	80016f4 <xTaskIncrementTick+0x44>
 80016f6:	4b43      	ldr	r3, [pc, #268]	; (8001804 <xTaskIncrementTick+0x154>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	4b42      	ldr	r3, [pc, #264]	; (8001808 <xTaskIncrementTick+0x158>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a40      	ldr	r2, [pc, #256]	; (8001804 <xTaskIncrementTick+0x154>)
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	4a40      	ldr	r2, [pc, #256]	; (8001808 <xTaskIncrementTick+0x158>)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	4b40      	ldr	r3, [pc, #256]	; (800180c <xTaskIncrementTick+0x15c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	3301      	adds	r3, #1
 8001710:	4a3e      	ldr	r2, [pc, #248]	; (800180c <xTaskIncrementTick+0x15c>)
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	f000 faec 	bl	8001cf0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001718:	4b3d      	ldr	r3, [pc, #244]	; (8001810 <xTaskIncrementTick+0x160>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	429a      	cmp	r2, r3
 8001720:	d34d      	bcc.n	80017be <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001722:	4b38      	ldr	r3, [pc, #224]	; (8001804 <xTaskIncrementTick+0x154>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <xTaskIncrementTick+0x80>
 800172c:	2301      	movs	r3, #1
 800172e:	e000      	b.n	8001732 <xTaskIncrementTick+0x82>
 8001730:	2300      	movs	r3, #0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d004      	beq.n	8001740 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001736:	4b36      	ldr	r3, [pc, #216]	; (8001810 <xTaskIncrementTick+0x160>)
 8001738:	f04f 32ff 	mov.w	r2, #4294967295
 800173c:	601a      	str	r2, [r3, #0]
					break;
 800173e:	e03e      	b.n	80017be <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001740:	4b30      	ldr	r3, [pc, #192]	; (8001804 <xTaskIncrementTick+0x154>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	68db      	ldr	r3, [r3, #12]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	d203      	bcs.n	8001760 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001758:	4a2d      	ldr	r2, [pc, #180]	; (8001810 <xTaskIncrementTick+0x160>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6013      	str	r3, [r2, #0]
						break;
 800175e:	e02e      	b.n	80017be <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	3304      	adds	r3, #4
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe fdbd 	bl	80002e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176e:	2b00      	cmp	r3, #0
 8001770:	d004      	beq.n	800177c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	3318      	adds	r3, #24
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fdb4 	bl	80002e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	2201      	movs	r2, #1
 8001782:	409a      	lsls	r2, r3
 8001784:	4b23      	ldr	r3, [pc, #140]	; (8001814 <xTaskIncrementTick+0x164>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4313      	orrs	r3, r2
 800178a:	4a22      	ldr	r2, [pc, #136]	; (8001814 <xTaskIncrementTick+0x164>)
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4a1f      	ldr	r2, [pc, #124]	; (8001818 <xTaskIncrementTick+0x168>)
 800179c:	441a      	add	r2, r3
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	3304      	adds	r3, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4610      	mov	r0, r2
 80017a6:	f7fe fd40 	bl	800022a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017ae:	4b1b      	ldr	r3, [pc, #108]	; (800181c <xTaskIncrementTick+0x16c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d3b4      	bcc.n	8001722 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80017b8:	2301      	movs	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80017bc:	e7b1      	b.n	8001722 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <xTaskIncrementTick+0x16c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017c4:	4914      	ldr	r1, [pc, #80]	; (8001818 <xTaskIncrementTick+0x168>)
 80017c6:	4613      	mov	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d907      	bls.n	80017e6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80017d6:	2301      	movs	r3, #1
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e004      	b.n	80017e6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <xTaskIncrementTick+0x170>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <xTaskIncrementTick+0x170>)
 80017e4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80017e6:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <xTaskIncrementTick+0x174>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80017ee:	2301      	movs	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80017f2:	697b      	ldr	r3, [r7, #20]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20001d44 	.word	0x20001d44
 8001800:	20001d20 	.word	0x20001d20
 8001804:	20001cd4 	.word	0x20001cd4
 8001808:	20001cd8 	.word	0x20001cd8
 800180c:	20001d34 	.word	0x20001d34
 8001810:	20001d3c 	.word	0x20001d3c
 8001814:	20001d24 	.word	0x20001d24
 8001818:	20001c48 	.word	0x20001c48
 800181c:	20001c44 	.word	0x20001c44
 8001820:	20001d2c 	.word	0x20001d2c
 8001824:	20001d30 	.word	0x20001d30

08001828 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800182e:	4b39      	ldr	r3, [pc, #228]	; (8001914 <vTaskSwitchContext+0xec>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001836:	4b38      	ldr	r3, [pc, #224]	; (8001918 <vTaskSwitchContext+0xf0>)
 8001838:	2201      	movs	r2, #1
 800183a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800183c:	e065      	b.n	800190a <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800183e:	4b36      	ldr	r3, [pc, #216]	; (8001918 <vTaskSwitchContext+0xf0>)
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8001844:	4b35      	ldr	r3, [pc, #212]	; (800191c <vTaskSwitchContext+0xf4>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	61fb      	str	r3, [r7, #28]
 800184c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8001850:	61bb      	str	r3, [r7, #24]
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	429a      	cmp	r2, r3
 800185a:	d111      	bne.n	8001880 <vTaskSwitchContext+0x58>
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	3304      	adds	r3, #4
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	429a      	cmp	r2, r3
 8001866:	d10b      	bne.n	8001880 <vTaskSwitchContext+0x58>
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	3308      	adds	r3, #8
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	429a      	cmp	r2, r3
 8001872:	d105      	bne.n	8001880 <vTaskSwitchContext+0x58>
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	330c      	adds	r3, #12
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	429a      	cmp	r2, r3
 800187e:	d008      	beq.n	8001892 <vTaskSwitchContext+0x6a>
 8001880:	4b26      	ldr	r3, [pc, #152]	; (800191c <vTaskSwitchContext+0xf4>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b25      	ldr	r3, [pc, #148]	; (800191c <vTaskSwitchContext+0xf4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	3334      	adds	r3, #52	; 0x34
 800188a:	4619      	mov	r1, r3
 800188c:	4610      	mov	r0, r2
 800188e:	f001 fe0b 	bl	80034a8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001892:	4b23      	ldr	r3, [pc, #140]	; (8001920 <vTaskSwitchContext+0xf8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	fab3 f383 	clz	r3, r3
 800189e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80018a0:	7afb      	ldrb	r3, [r7, #11]
 80018a2:	f1c3 031f 	rsb	r3, r3, #31
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	491e      	ldr	r1, [pc, #120]	; (8001924 <vTaskSwitchContext+0xfc>)
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	4613      	mov	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	440b      	add	r3, r1
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d109      	bne.n	80018d0 <vTaskSwitchContext+0xa8>
	__asm volatile
 80018bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018c0:	f383 8811 	msr	BASEPRI, r3
 80018c4:	f3bf 8f6f 	isb	sy
 80018c8:	f3bf 8f4f 	dsb	sy
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	e7fe      	b.n	80018ce <vTaskSwitchContext+0xa6>
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	4613      	mov	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <vTaskSwitchContext+0xfc>)
 80018dc:	4413      	add	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	3308      	adds	r3, #8
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d104      	bne.n	8001900 <vTaskSwitchContext+0xd8>
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	4a05      	ldr	r2, [pc, #20]	; (800191c <vTaskSwitchContext+0xf4>)
 8001908:	6013      	str	r3, [r2, #0]
}
 800190a:	bf00      	nop
 800190c:	3720      	adds	r7, #32
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20001d44 	.word	0x20001d44
 8001918:	20001d30 	.word	0x20001d30
 800191c:	20001c44 	.word	0x20001c44
 8001920:	20001d24 	.word	0x20001d24
 8001924:	20001c48 	.word	0x20001c48

08001928 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d109      	bne.n	800194c <vTaskPlaceOnEventList+0x24>
 8001938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800193c:	f383 8811 	msr	BASEPRI, r3
 8001940:	f3bf 8f6f 	isb	sy
 8001944:	f3bf 8f4f 	dsb	sy
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	e7fe      	b.n	800194a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800194c:	4b07      	ldr	r3, [pc, #28]	; (800196c <vTaskPlaceOnEventList+0x44>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	3318      	adds	r3, #24
 8001952:	4619      	mov	r1, r3
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7fe fc8c 	bl	8000272 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800195a:	2101      	movs	r1, #1
 800195c:	6838      	ldr	r0, [r7, #0]
 800195e:	f000 fb19 	bl	8001f94 <prvAddCurrentTaskToDelayedList>
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20001c44 	.word	0x20001c44

08001970 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d109      	bne.n	8001996 <vTaskPlaceOnEventListRestricted+0x26>
 8001982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001986:	f383 8811 	msr	BASEPRI, r3
 800198a:	f3bf 8f6f 	isb	sy
 800198e:	f3bf 8f4f 	dsb	sy
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	e7fe      	b.n	8001994 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001996:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <vTaskPlaceOnEventListRestricted+0x50>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	3318      	adds	r3, #24
 800199c:	4619      	mov	r1, r3
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f7fe fc43 	bl	800022a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d002      	beq.n	80019b0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
 80019ae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	68b8      	ldr	r0, [r7, #8]
 80019b4:	f000 faee 	bl	8001f94 <prvAddCurrentTaskToDelayedList>
	}
 80019b8:	bf00      	nop
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20001c44 	.word	0x20001c44

080019c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <xTaskRemoveFromEventList+0x2a>
 80019da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019de:	f383 8811 	msr	BASEPRI, r3
 80019e2:	f3bf 8f6f 	isb	sy
 80019e6:	f3bf 8f4f 	dsb	sy
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e7fe      	b.n	80019ec <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	3318      	adds	r3, #24
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fc76 	bl	80002e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80019f8:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <xTaskRemoveFromEventList+0xac>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d11c      	bne.n	8001a3a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	3304      	adds	r3, #4
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fc6d 	bl	80002e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0e:	2201      	movs	r2, #1
 8001a10:	409a      	lsls	r2, r3
 8001a12:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <xTaskRemoveFromEventList+0xb0>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	4a16      	ldr	r2, [pc, #88]	; (8001a74 <xTaskRemoveFromEventList+0xb0>)
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a20:	4613      	mov	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <xTaskRemoveFromEventList+0xb4>)
 8001a2a:	441a      	add	r2, r3
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	3304      	adds	r3, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	4610      	mov	r0, r2
 8001a34:	f7fe fbf9 	bl	800022a <vListInsertEnd>
 8001a38:	e005      	b.n	8001a46 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	3318      	adds	r3, #24
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480e      	ldr	r0, [pc, #56]	; (8001a7c <xTaskRemoveFromEventList+0xb8>)
 8001a42:	f7fe fbf2 	bl	800022a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <xTaskRemoveFromEventList+0xbc>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d905      	bls.n	8001a60 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001a54:	2301      	movs	r3, #1
 8001a56:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <xTaskRemoveFromEventList+0xc0>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e001      	b.n	8001a64 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8001a64:	697b      	ldr	r3, [r7, #20]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3718      	adds	r7, #24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20001d44 	.word	0x20001d44
 8001a74:	20001d24 	.word	0x20001d24
 8001a78:	20001c48 	.word	0x20001c48
 8001a7c:	20001cdc 	.word	0x20001cdc
 8001a80:	20001c44 	.word	0x20001c44
 8001a84:	20001d30 	.word	0x20001d30

08001a88 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d109      	bne.n	8001aaa <vTaskSetTimeOutState+0x22>
 8001a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a9a:	f383 8811 	msr	BASEPRI, r3
 8001a9e:	f3bf 8f6f 	isb	sy
 8001aa2:	f3bf 8f4f 	dsb	sy
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e7fe      	b.n	8001aa8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <vTaskSetTimeOutState+0x40>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <vTaskSetTimeOutState+0x44>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	605a      	str	r2, [r3, #4]
}
 8001aba:	bf00      	nop
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20001d34 	.word	0x20001d34
 8001acc:	20001d20 	.word	0x20001d20

08001ad0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d109      	bne.n	8001af4 <xTaskCheckForTimeOut+0x24>
 8001ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae4:	f383 8811 	msr	BASEPRI, r3
 8001ae8:	f3bf 8f6f 	isb	sy
 8001aec:	f3bf 8f4f 	dsb	sy
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	e7fe      	b.n	8001af2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d109      	bne.n	8001b0e <xTaskCheckForTimeOut+0x3e>
 8001afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001afe:	f383 8811 	msr	BASEPRI, r3
 8001b02:	f3bf 8f6f 	isb	sy
 8001b06:	f3bf 8f4f 	dsb	sy
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	e7fe      	b.n	8001b0c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8001b0e:	f7fe fd17 	bl	8000540 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <xTaskCheckForTimeOut+0xb4>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d102      	bne.n	8001b28 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	e026      	b.n	8001b76 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <xTaskCheckForTimeOut+0xb8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d007      	beq.n	8001b44 <xTaskCheckForTimeOut+0x74>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d802      	bhi.n	8001b44 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	e018      	b.n	8001b76 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	1ad2      	subs	r2, r2, r3
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d20e      	bcs.n	8001b72 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1acb      	subs	r3, r1, r3
 8001b60:	441a      	add	r2, r3
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ff8e 	bl	8001a88 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e001      	b.n	8001b76 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8001b72:	2301      	movs	r3, #1
 8001b74:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8001b76:	f7fe fd11 	bl	800059c <vPortExitCritical>

	return xReturn;
 8001b7a:	697b      	ldr	r3, [r7, #20]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20001d20 	.word	0x20001d20
 8001b88:	20001d34 	.word	0x20001d34

08001b8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001b90:	4b03      	ldr	r3, [pc, #12]	; (8001ba0 <vTaskMissedYield+0x14>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	601a      	str	r2, [r3, #0]
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	20001d30 	.word	0x20001d30

08001ba4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001bac:	f000 f854 	bl	8001c58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001bb0:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <prvIdleTask+0x2c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d907      	bls.n	8001bc8 <prvIdleTask+0x24>
			{
				taskYIELD();
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <prvIdleTask+0x30>)
 8001bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	f3bf 8f4f 	dsb	sy
 8001bc4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8001bc8:	f001 fc74 	bl	80034b4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8001bcc:	e7ee      	b.n	8001bac <prvIdleTask+0x8>
 8001bce:	bf00      	nop
 8001bd0:	20001c48 	.word	0x20001c48
 8001bd4:	e000ed04 	.word	0xe000ed04

08001bd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001bde:	2300      	movs	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	e00c      	b.n	8001bfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	4613      	mov	r3, r2
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4a12      	ldr	r2, [pc, #72]	; (8001c38 <prvInitialiseTaskLists+0x60>)
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe faec 	bl	80001d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d9ef      	bls.n	8001be4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001c04:	480d      	ldr	r0, [pc, #52]	; (8001c3c <prvInitialiseTaskLists+0x64>)
 8001c06:	f7fe fae3 	bl	80001d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001c0a:	480d      	ldr	r0, [pc, #52]	; (8001c40 <prvInitialiseTaskLists+0x68>)
 8001c0c:	f7fe fae0 	bl	80001d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <prvInitialiseTaskLists+0x6c>)
 8001c12:	f7fe fadd 	bl	80001d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001c16:	480c      	ldr	r0, [pc, #48]	; (8001c48 <prvInitialiseTaskLists+0x70>)
 8001c18:	f7fe fada 	bl	80001d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001c1c:	480b      	ldr	r0, [pc, #44]	; (8001c4c <prvInitialiseTaskLists+0x74>)
 8001c1e:	f7fe fad7 	bl	80001d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001c22:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <prvInitialiseTaskLists+0x78>)
 8001c24:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <prvInitialiseTaskLists+0x64>)
 8001c26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001c28:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <prvInitialiseTaskLists+0x7c>)
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <prvInitialiseTaskLists+0x68>)
 8001c2c:	601a      	str	r2, [r3, #0]
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20001c48 	.word	0x20001c48
 8001c3c:	20001cac 	.word	0x20001cac
 8001c40:	20001cc0 	.word	0x20001cc0
 8001c44:	20001cdc 	.word	0x20001cdc
 8001c48:	20001cf0 	.word	0x20001cf0
 8001c4c:	20001d08 	.word	0x20001d08
 8001c50:	20001cd4 	.word	0x20001cd4
 8001c54:	20001cd8 	.word	0x20001cd8

08001c58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001c5e:	e028      	b.n	8001cb2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8001c60:	f7ff fc6c 	bl	800153c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001c64:	4b17      	ldr	r3, [pc, #92]	; (8001cc4 <prvCheckTasksWaitingTermination+0x6c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	bf0c      	ite	eq
 8001c6c:	2301      	moveq	r3, #1
 8001c6e:	2300      	movne	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8001c74:	f7ff fc70 	bl	8001558 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d119      	bne.n	8001cb2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8001c7e:	f7fe fc5f 	bl	8000540 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <prvCheckTasksWaitingTermination+0x6c>)
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fb28 	bl	80002e4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <prvCheckTasksWaitingTermination+0x70>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <prvCheckTasksWaitingTermination+0x70>)
 8001c9c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <prvCheckTasksWaitingTermination+0x74>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <prvCheckTasksWaitingTermination+0x74>)
 8001ca6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8001ca8:	f7fe fc78 	bl	800059c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8001cac:	6838      	ldr	r0, [r7, #0]
 8001cae:	f000 f80f 	bl	8001cd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001cb2:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <prvCheckTasksWaitingTermination+0x74>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1d2      	bne.n	8001c60 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20001cf0 	.word	0x20001cf0
 8001cc8:	20001d1c 	.word	0x20001d1c
 8001ccc:	20001d04 	.word	0x20001d04

08001cd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fd89 	bl	80007f4 <vPortFree>
			vPortFree( pxTCB );
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7fe fd86 	bl	80007f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <prvResetNextTaskUnblockTime+0x44>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <prvResetNextTaskUnblockTime+0x14>
 8001d00:	2301      	movs	r3, #1
 8001d02:	e000      	b.n	8001d06 <prvResetNextTaskUnblockTime+0x16>
 8001d04:	2300      	movs	r3, #0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d004      	beq.n	8001d14 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <prvResetNextTaskUnblockTime+0x48>)
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d10:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001d12:	e008      	b.n	8001d26 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001d14:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <prvResetNextTaskUnblockTime+0x44>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a05      	ldr	r2, [pc, #20]	; (8001d38 <prvResetNextTaskUnblockTime+0x48>)
 8001d24:	6013      	str	r3, [r2, #0]
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20001cd4 	.word	0x20001cd4
 8001d38:	20001d3c 	.word	0x20001d3c

08001d3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001d42:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <xTaskGetSchedulerState+0x34>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d102      	bne.n	8001d50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	e008      	b.n	8001d62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d50:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <xTaskGetSchedulerState+0x38>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d102      	bne.n	8001d5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	e001      	b.n	8001d62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001d62:	687b      	ldr	r3, [r7, #4]
	}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	20001d28 	.word	0x20001d28
 8001d74:	20001d44 	.word	0x20001d44

08001d78 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d062      	beq.n	8001e50 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d8e:	4b32      	ldr	r3, [pc, #200]	; (8001e58 <vTaskPriorityInherit+0xe0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d25b      	bcs.n	8001e50 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	db06      	blt.n	8001dae <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <vTaskPriorityInherit+0xe0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da6:	f1c3 0205 	rsb	r2, r3, #5
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6959      	ldr	r1, [r3, #20]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db6:	4613      	mov	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4a27      	ldr	r2, [pc, #156]	; (8001e5c <vTaskPriorityInherit+0xe4>)
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4299      	cmp	r1, r3
 8001dc4:	d101      	bne.n	8001dca <vTaskPriorityInherit+0x52>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <vTaskPriorityInherit+0x54>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d03a      	beq.n	8001e46 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fa85 	bl	80002e4 <uxListRemove>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d115      	bne.n	8001e0c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de4:	491d      	ldr	r1, [pc, #116]	; (8001e5c <vTaskPriorityInherit+0xe4>)
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	440b      	add	r3, r1
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10a      	bne.n	8001e0c <vTaskPriorityInherit+0x94>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43da      	mvns	r2, r3
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <vTaskPriorityInherit+0xe8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4013      	ands	r3, r2
 8001e08:	4a15      	ldr	r2, [pc, #84]	; (8001e60 <vTaskPriorityInherit+0xe8>)
 8001e0a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <vTaskPriorityInherit+0xe0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <vTaskPriorityInherit+0xe8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	4a0e      	ldr	r2, [pc, #56]	; (8001e60 <vTaskPriorityInherit+0xe8>)
 8001e26:	6013      	str	r3, [r2, #0]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4a09      	ldr	r2, [pc, #36]	; (8001e5c <vTaskPriorityInherit+0xe4>)
 8001e36:	441a      	add	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	3304      	adds	r3, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4610      	mov	r0, r2
 8001e40:	f7fe f9f3 	bl	800022a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001e44:	e004      	b.n	8001e50 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <vTaskPriorityInherit+0xe0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8001e50:	bf00      	nop
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20001c44 	.word	0x20001c44
 8001e5c:	20001c48 	.word	0x20001c48
 8001e60:	20001d24 	.word	0x20001d24

08001e64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d06c      	beq.n	8001f54 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001e7a:	4b39      	ldr	r3, [pc, #228]	; (8001f60 <xTaskPriorityDisinherit+0xfc>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d009      	beq.n	8001e98 <xTaskPriorityDisinherit+0x34>
 8001e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e88:	f383 8811 	msr	BASEPRI, r3
 8001e8c:	f3bf 8f6f 	isb	sy
 8001e90:	f3bf 8f4f 	dsb	sy
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	e7fe      	b.n	8001e96 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d109      	bne.n	8001eb4 <xTaskPriorityDisinherit+0x50>
 8001ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ea4:	f383 8811 	msr	BASEPRI, r3
 8001ea8:	f3bf 8f6f 	isb	sy
 8001eac:	f3bf 8f4f 	dsb	sy
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	e7fe      	b.n	8001eb2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb8:	1e5a      	subs	r2, r3, #1
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d044      	beq.n	8001f54 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d140      	bne.n	8001f54 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fa04 	bl	80002e4 <uxListRemove>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d115      	bne.n	8001f0e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ee6:	491f      	ldr	r1, [pc, #124]	; (8001f64 <xTaskPriorityDisinherit+0x100>)
 8001ee8:	4613      	mov	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10a      	bne.n	8001f0e <xTaskPriorityDisinherit+0xaa>
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efc:	2201      	movs	r2, #1
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43da      	mvns	r2, r3
 8001f04:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <xTaskPriorityDisinherit+0x104>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <xTaskPriorityDisinherit+0x104>)
 8001f0c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1a:	f1c3 0205 	rsb	r2, r3, #5
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f26:	2201      	movs	r2, #1
 8001f28:	409a      	lsls	r2, r3
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <xTaskPriorityDisinherit+0x104>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	4a0d      	ldr	r2, [pc, #52]	; (8001f68 <xTaskPriorityDisinherit+0x104>)
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4a08      	ldr	r2, [pc, #32]	; (8001f64 <xTaskPriorityDisinherit+0x100>)
 8001f42:	441a      	add	r2, r3
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3304      	adds	r3, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	f7fe f96d 	bl	800022a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001f54:	697b      	ldr	r3, [r7, #20]
	}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20001c44 	.word	0x20001c44
 8001f64:	20001c48 	.word	0x20001c48
 8001f68:	20001d24 	.word	0x20001d24

08001f6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8001f70:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f7e:	3201      	adds	r2, #1
 8001f80:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 8001f82:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8001f84:	681b      	ldr	r3, [r3, #0]
	}
 8001f86:	4618      	mov	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	20001c44 	.word	0x20001c44

08001f94 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f9e:	4b29      	ldr	r3, [pc, #164]	; (8002044 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001fa4:	4b28      	ldr	r3, [pc, #160]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	3304      	adds	r3, #4
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe f99a 	bl	80002e4 <uxListRemove>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10b      	bne.n	8001fce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001fb6:	4b24      	ldr	r3, [pc, #144]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	4b21      	ldr	r3, [pc, #132]	; (800204c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	4a20      	ldr	r2, [pc, #128]	; (800204c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001fcc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d10a      	bne.n	8001fec <prvAddCurrentTaskToDelayedList+0x58>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	481a      	ldr	r0, [pc, #104]	; (8002050 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001fe6:	f7fe f920 	bl	800022a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001fea:	e026      	b.n	800203a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ff4:	4b14      	ldr	r3, [pc, #80]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	429a      	cmp	r2, r3
 8002002:	d209      	bcs.n	8002018 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002004:	4b13      	ldr	r3, [pc, #76]	; (8002054 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	3304      	adds	r3, #4
 800200e:	4619      	mov	r1, r3
 8002010:	4610      	mov	r0, r2
 8002012:	f7fe f92e 	bl	8000272 <vListInsert>
}
 8002016:	e010      	b.n	800203a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002018:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <prvAddCurrentTaskToDelayedList+0xc4>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <prvAddCurrentTaskToDelayedList+0xb4>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3304      	adds	r3, #4
 8002022:	4619      	mov	r1, r3
 8002024:	4610      	mov	r0, r2
 8002026:	f7fe f924 	bl	8000272 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <prvAddCurrentTaskToDelayedList+0xc8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	429a      	cmp	r2, r3
 8002032:	d202      	bcs.n	800203a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002034:	4a09      	ldr	r2, [pc, #36]	; (800205c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	6013      	str	r3, [r2, #0]
}
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20001d20 	.word	0x20001d20
 8002048:	20001c44 	.word	0x20001c44
 800204c:	20001d24 	.word	0x20001d24
 8002050:	20001d08 	.word	0x20001d08
 8002054:	20001cd8 	.word	0x20001cd8
 8002058:	20001cd4 	.word	0x20001cd4
 800205c:	20001d3c 	.word	0x20001d3c

08002060 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800206a:	f000 fa8f 	bl	800258c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800206e:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <xTimerCreateTimerTask+0x54>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00b      	beq.n	800208e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <xTimerCreateTimerTask+0x58>)
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	2303      	movs	r3, #3
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2300      	movs	r3, #0
 8002080:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002084:	490d      	ldr	r1, [pc, #52]	; (80020bc <xTimerCreateTimerTask+0x5c>)
 8002086:	480e      	ldr	r0, [pc, #56]	; (80020c0 <xTimerCreateTimerTask+0x60>)
 8002088:	f7ff f8a6 	bl	80011d8 <xTaskCreate>
 800208c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d109      	bne.n	80020a8 <xTimerCreateTimerTask+0x48>
 8002094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002098:	f383 8811 	msr	BASEPRI, r3
 800209c:	f3bf 8f6f 	isb	sy
 80020a0:	f3bf 8f4f 	dsb	sy
 80020a4:	603b      	str	r3, [r7, #0]
 80020a6:	e7fe      	b.n	80020a6 <xTimerCreateTimerTask+0x46>
	return xReturn;
 80020a8:	687b      	ldr	r3, [r7, #4]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20001d78 	.word	0x20001d78
 80020b8:	20001d7c 	.word	0x20001d7c
 80020bc:	08003b50 	.word	0x08003b50
 80020c0:	080021dd 	.word	0x080021dd

080020c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d109      	bne.n	80020f0 <xTimerGenericCommand+0x2c>
 80020dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e0:	f383 8811 	msr	BASEPRI, r3
 80020e4:	f3bf 8f6f 	isb	sy
 80020e8:	f3bf 8f4f 	dsb	sy
 80020ec:	623b      	str	r3, [r7, #32]
 80020ee:	e7fe      	b.n	80020ee <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80020f0:	4b19      	ldr	r3, [pc, #100]	; (8002158 <xTimerGenericCommand+0x94>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d02a      	beq.n	800214e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	2b05      	cmp	r3, #5
 8002108:	dc18      	bgt.n	800213c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800210a:	f7ff fe17 	bl	8001d3c <xTaskGetSchedulerState>
 800210e:	4603      	mov	r3, r0
 8002110:	2b02      	cmp	r3, #2
 8002112:	d109      	bne.n	8002128 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002114:	4b10      	ldr	r3, [pc, #64]	; (8002158 <xTimerGenericCommand+0x94>)
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	f107 0114 	add.w	r1, r7, #20
 800211c:	2300      	movs	r3, #0
 800211e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002120:	f7fe fc4e 	bl	80009c0 <xQueueGenericSend>
 8002124:	6278      	str	r0, [r7, #36]	; 0x24
 8002126:	e012      	b.n	800214e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <xTimerGenericCommand+0x94>)
 800212a:	6818      	ldr	r0, [r3, #0]
 800212c:	f107 0114 	add.w	r1, r7, #20
 8002130:	2300      	movs	r3, #0
 8002132:	2200      	movs	r2, #0
 8002134:	f7fe fc44 	bl	80009c0 <xQueueGenericSend>
 8002138:	6278      	str	r0, [r7, #36]	; 0x24
 800213a:	e008      	b.n	800214e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <xTimerGenericCommand+0x94>)
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	f107 0114 	add.w	r1, r7, #20
 8002144:	2300      	movs	r3, #0
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	f7fe fd34 	bl	8000bb4 <xQueueGenericSendFromISR>
 800214c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002150:	4618      	mov	r0, r3
 8002152:	3728      	adds	r7, #40	; 0x28
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20001d78 	.word	0x20001d78

0800215c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af02      	add	r7, sp, #8
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <prvProcessExpiredTimer+0x7c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	3304      	adds	r3, #4
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe f8b5 	bl	80002e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d121      	bne.n	80021c6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	699a      	ldr	r2, [r3, #24]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	18d1      	adds	r1, r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	6978      	ldr	r0, [r7, #20]
 8002190:	f000 f8c8 	bl	8002324 <prvInsertTimerInActiveList>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d015      	beq.n	80021c6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800219a:	2300      	movs	r3, #0
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	2300      	movs	r3, #0
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	2100      	movs	r1, #0
 80021a4:	6978      	ldr	r0, [r7, #20]
 80021a6:	f7ff ff8d 	bl	80020c4 <xTimerGenericCommand>
 80021aa:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d109      	bne.n	80021c6 <prvProcessExpiredTimer+0x6a>
 80021b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b6:	f383 8811 	msr	BASEPRI, r3
 80021ba:	f3bf 8f6f 	isb	sy
 80021be:	f3bf 8f4f 	dsb	sy
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	e7fe      	b.n	80021c4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	6978      	ldr	r0, [r7, #20]
 80021cc:	4798      	blx	r3
}
 80021ce:	bf00      	nop
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20001d70 	.word	0x20001d70

080021dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021e4:	f107 0308 	add.w	r3, r7, #8
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 f857 	bl	800229c <prvGetNextExpireTime>
 80021ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4619      	mov	r1, r3
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f803 	bl	8002200 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80021fa:	f000 f8d5 	bl	80023a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021fe:	e7f1      	b.n	80021e4 <prvTimerTask+0x8>

08002200 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800220a:	f7ff f997 	bl	800153c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800220e:	f107 0308 	add.w	r3, r7, #8
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f866 	bl	80022e4 <prvSampleTimeNow>
 8002218:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d130      	bne.n	8002282 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10a      	bne.n	800223c <prvProcessTimerOrBlockTask+0x3c>
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	429a      	cmp	r2, r3
 800222c:	d806      	bhi.n	800223c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800222e:	f7ff f993 	bl	8001558 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002232:	68f9      	ldr	r1, [r7, #12]
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ff91 	bl	800215c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800223a:	e024      	b.n	8002286 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d008      	beq.n	8002254 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002242:	4b13      	ldr	r3, [pc, #76]	; (8002290 <prvProcessTimerOrBlockTask+0x90>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <prvProcessTimerOrBlockTask+0x94>)
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	4619      	mov	r1, r3
 8002262:	f7fe ff85 	bl	8001170 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002266:	f7ff f977 	bl	8001558 <xTaskResumeAll>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002270:	4b09      	ldr	r3, [pc, #36]	; (8002298 <prvProcessTimerOrBlockTask+0x98>)
 8002272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	f3bf 8f4f 	dsb	sy
 800227c:	f3bf 8f6f 	isb	sy
}
 8002280:	e001      	b.n	8002286 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002282:	f7ff f969 	bl	8001558 <xTaskResumeAll>
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20001d74 	.word	0x20001d74
 8002294:	20001d78 	.word	0x20001d78
 8002298:	e000ed04 	.word	0xe000ed04

0800229c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80022a4:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <prvGetNextExpireTime+0x44>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	bf0c      	ite	eq
 80022ae:	2301      	moveq	r3, #1
 80022b0:	2300      	movne	r3, #0
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d105      	bne.n	80022ce <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80022c2:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <prvGetNextExpireTime+0x44>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e001      	b.n	80022d2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	20001d70 	.word	0x20001d70

080022e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80022ec:	f7ff f9d0 	bl	8001690 <xTaskGetTickCount>
 80022f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80022f2:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <prvSampleTimeNow+0x3c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d205      	bcs.n	8002308 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80022fc:	f000 f8e6 	bl	80024cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	e002      	b.n	800230e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800230e:	4a04      	ldr	r2, [pc, #16]	; (8002320 <prvSampleTimeNow+0x3c>)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002314:	68fb      	ldr	r3, [r7, #12]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20001d80 	.word	0x20001d80

08002324 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	429a      	cmp	r2, r3
 8002348:	d812      	bhi.n	8002370 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	1ad2      	subs	r2, r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	429a      	cmp	r2, r3
 8002356:	d302      	bcc.n	800235e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002358:	2301      	movs	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	e01b      	b.n	8002396 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800235e:	4b10      	ldr	r3, [pc, #64]	; (80023a0 <prvInsertTimerInActiveList+0x7c>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3304      	adds	r3, #4
 8002366:	4619      	mov	r1, r3
 8002368:	4610      	mov	r0, r2
 800236a:	f7fd ff82 	bl	8000272 <vListInsert>
 800236e:	e012      	b.n	8002396 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	d206      	bcs.n	8002386 <prvInsertTimerInActiveList+0x62>
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	429a      	cmp	r2, r3
 800237e:	d302      	bcc.n	8002386 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002380:	2301      	movs	r3, #1
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	e007      	b.n	8002396 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002386:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <prvInsertTimerInActiveList+0x80>)
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	3304      	adds	r3, #4
 800238e:	4619      	mov	r1, r3
 8002390:	4610      	mov	r0, r2
 8002392:	f7fd ff6e 	bl	8000272 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002396:	697b      	ldr	r3, [r7, #20]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20001d74 	.word	0x20001d74
 80023a4:	20001d70 	.word	0x20001d70

080023a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08c      	sub	sp, #48	; 0x30
 80023ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80023ae:	e07a      	b.n	80024a6 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	db77      	blt.n	80024a6 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80023ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d004      	beq.n	80023cc <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	3304      	adds	r3, #4
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fd ff8c 	bl	80002e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff ff88 	bl	80022e4 <prvSampleTimeNow>
 80023d4:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b09      	cmp	r3, #9
 80023da:	d863      	bhi.n	80024a4 <prvProcessReceivedCommands+0xfc>
 80023dc:	a201      	add	r2, pc, #4	; (adr r2, 80023e4 <prvProcessReceivedCommands+0x3c>)
 80023de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e2:	bf00      	nop
 80023e4:	0800240d 	.word	0x0800240d
 80023e8:	0800240d 	.word	0x0800240d
 80023ec:	0800240d 	.word	0x0800240d
 80023f0:	080024a7 	.word	0x080024a7
 80023f4:	08002467 	.word	0x08002467
 80023f8:	0800249d 	.word	0x0800249d
 80023fc:	0800240d 	.word	0x0800240d
 8002400:	0800240d 	.word	0x0800240d
 8002404:	080024a7 	.word	0x080024a7
 8002408:	08002467 	.word	0x08002467
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	18d1      	adds	r1, r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6a3a      	ldr	r2, [r7, #32]
 8002418:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800241a:	f7ff ff83 	bl	8002324 <prvInsertTimerInActiveList>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d040      	beq.n	80024a6 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800242a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d138      	bne.n	80024a6 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	441a      	add	r2, r3
 800243c:	2300      	movs	r3, #0
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2300      	movs	r3, #0
 8002442:	2100      	movs	r1, #0
 8002444:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002446:	f7ff fe3d 	bl	80020c4 <xTimerGenericCommand>
 800244a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d129      	bne.n	80024a6 <prvProcessReceivedCommands+0xfe>
 8002452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002456:	f383 8811 	msr	BASEPRI, r3
 800245a:	f3bf 8f6f 	isb	sy
 800245e:	f3bf 8f4f 	dsb	sy
 8002462:	61bb      	str	r3, [r7, #24]
 8002464:	e7fe      	b.n	8002464 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800246c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d109      	bne.n	8002488 <prvProcessReceivedCommands+0xe0>
 8002474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002478:	f383 8811 	msr	BASEPRI, r3
 800247c:	f3bf 8f6f 	isb	sy
 8002480:	f3bf 8f4f 	dsb	sy
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e7fe      	b.n	8002486 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	699a      	ldr	r2, [r3, #24]
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	18d1      	adds	r1, r2, r3
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	6a3a      	ldr	r2, [r7, #32]
 8002494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002496:	f7ff ff45 	bl	8002324 <prvInsertTimerInActiveList>
					break;
 800249a:	e004      	b.n	80024a6 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800249c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800249e:	f7fe f9a9 	bl	80007f4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80024a2:	e000      	b.n	80024a6 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 80024a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80024a6:	4b08      	ldr	r3, [pc, #32]	; (80024c8 <prvProcessReceivedCommands+0x120>)
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	f107 0108 	add.w	r1, r7, #8
 80024ae:	2300      	movs	r3, #0
 80024b0:	2200      	movs	r2, #0
 80024b2:	f7fe fc13 	bl	8000cdc <xQueueGenericReceive>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f47f af79 	bne.w	80023b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80024be:	bf00      	nop
 80024c0:	3728      	adds	r7, #40	; 0x28
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20001d78 	.word	0x20001d78

080024cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b088      	sub	sp, #32
 80024d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80024d2:	e044      	b.n	800255e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80024d4:	4b2b      	ldr	r3, [pc, #172]	; (8002584 <prvSwitchTimerLists+0xb8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80024de:	4b29      	ldr	r3, [pc, #164]	; (8002584 <prvSwitchTimerLists+0xb8>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	3304      	adds	r3, #4
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fd fef9 	bl	80002e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f6:	6938      	ldr	r0, [r7, #16]
 80024f8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d12d      	bne.n	800255e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	699a      	ldr	r2, [r3, #24]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	4413      	add	r3, r2
 800250a:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	429a      	cmp	r2, r3
 8002512:	d90e      	bls.n	8002532 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002520:	4b18      	ldr	r3, [pc, #96]	; (8002584 <prvSwitchTimerLists+0xb8>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	3304      	adds	r3, #4
 8002528:	4619      	mov	r1, r3
 800252a:	4610      	mov	r0, r2
 800252c:	f7fd fea1 	bl	8000272 <vListInsert>
 8002530:	e015      	b.n	800255e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002532:	2300      	movs	r3, #0
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	2300      	movs	r3, #0
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	2100      	movs	r1, #0
 800253c:	6938      	ldr	r0, [r7, #16]
 800253e:	f7ff fdc1 	bl	80020c4 <xTimerGenericCommand>
 8002542:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <prvSwitchTimerLists+0x92>
 800254a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254e:	f383 8811 	msr	BASEPRI, r3
 8002552:	f3bf 8f6f 	isb	sy
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	603b      	str	r3, [r7, #0]
 800255c:	e7fe      	b.n	800255c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <prvSwitchTimerLists+0xb8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1b5      	bne.n	80024d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <prvSwitchTimerLists+0xb8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800256e:	4b06      	ldr	r3, [pc, #24]	; (8002588 <prvSwitchTimerLists+0xbc>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a04      	ldr	r2, [pc, #16]	; (8002584 <prvSwitchTimerLists+0xb8>)
 8002574:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002576:	4a04      	ldr	r2, [pc, #16]	; (8002588 <prvSwitchTimerLists+0xbc>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6013      	str	r3, [r2, #0]
}
 800257c:	bf00      	nop
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20001d70 	.word	0x20001d70
 8002588:	20001d74 	.word	0x20001d74

0800258c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002590:	f7fd ffd6 	bl	8000540 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002594:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <prvCheckForValidListAndQueue+0x54>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d11d      	bne.n	80025d8 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800259c:	4811      	ldr	r0, [pc, #68]	; (80025e4 <prvCheckForValidListAndQueue+0x58>)
 800259e:	f7fd fe17 	bl	80001d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80025a2:	4811      	ldr	r0, [pc, #68]	; (80025e8 <prvCheckForValidListAndQueue+0x5c>)
 80025a4:	f7fd fe14 	bl	80001d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80025a8:	4b10      	ldr	r3, [pc, #64]	; (80025ec <prvCheckForValidListAndQueue+0x60>)
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <prvCheckForValidListAndQueue+0x58>)
 80025ac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <prvCheckForValidListAndQueue+0x64>)
 80025b0:	4a0d      	ldr	r2, [pc, #52]	; (80025e8 <prvCheckForValidListAndQueue+0x5c>)
 80025b2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80025b4:	2200      	movs	r2, #0
 80025b6:	210c      	movs	r1, #12
 80025b8:	2005      	movs	r0, #5
 80025ba:	f7fe f9a9 	bl	8000910 <xQueueGenericCreate>
 80025be:	4602      	mov	r2, r0
 80025c0:	4b07      	ldr	r3, [pc, #28]	; (80025e0 <prvCheckForValidListAndQueue+0x54>)
 80025c2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <prvCheckForValidListAndQueue+0x54>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80025cc:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <prvCheckForValidListAndQueue+0x54>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4908      	ldr	r1, [pc, #32]	; (80025f4 <prvCheckForValidListAndQueue+0x68>)
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe fda4 	bl	8001120 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80025d8:	f7fd ffe0 	bl	800059c <vPortExitCritical>
}
 80025dc:	bf00      	nop
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20001d78 	.word	0x20001d78
 80025e4:	20001d48 	.word	0x20001d48
 80025e8:	20001d5c 	.word	0x20001d5c
 80025ec:	20001d70 	.word	0x20001d70
 80025f0:	20001d74 	.word	0x20001d74
 80025f4:	08003b58 	.word	0x08003b58

080025f8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002616:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800261a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	791b      	ldrb	r3, [r3, #4]
 8002620:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002626:	4313      	orrs	r3, r2
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	4313      	orrs	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4b18      	ldr	r3, [pc, #96]	; (80026a0 <ADC_Init+0xa8>)
 800263e:	4013      	ands	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800264a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002650:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	795b      	ldrb	r3, [r3, #5]
 8002656:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002658:	4313      	orrs	r3, r2
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002672:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	7d1b      	ldrb	r3, [r3, #20]
 8002678:	3b01      	subs	r3, #1
 800267a:	b2da      	uxtb	r2, r3
 800267c:	7afb      	ldrb	r3, [r7, #11]
 800267e:	4313      	orrs	r3, r2
 8002680:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002682:	7afb      	ldrb	r3, [r7, #11]
 8002684:	051b      	lsls	r3, r3, #20
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4313      	orrs	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002692:	bf00      	nop
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	c0fff7fd 	.word	0xc0fff7fd

080026a4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d006      	beq.n	80026c4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f043 0201 	orr.w	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80026c2:	e005      	b.n	80026d0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f023 0201 	bic.w	r2, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	609a      	str	r2, [r3, #8]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	4608      	mov	r0, r1
 80026e6:	4611      	mov	r1, r2
 80026e8:	461a      	mov	r2, r3
 80026ea:	4603      	mov	r3, r0
 80026ec:	70fb      	strb	r3, [r7, #3]
 80026ee:	460b      	mov	r3, r1
 80026f0:	70bb      	strb	r3, [r7, #2]
 80026f2:	4613      	mov	r3, r2
 80026f4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	2b09      	cmp	r3, #9
 8002702:	d923      	bls.n	800274c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	f1a3 020a 	sub.w	r2, r3, #10
 8002710:	4613      	mov	r3, r2
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4413      	add	r3, r2
 8002716:	2207      	movs	r2, #7
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	43db      	mvns	r3, r3
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	4013      	ands	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002728:	7879      	ldrb	r1, [r7, #1]
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	f1a3 020a 	sub.w	r2, r3, #10
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	fa01 f303 	lsl.w	r3, r1, r3
 800273a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	60da      	str	r2, [r3, #12]
 800274a:	e01e      	b.n	800278a <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002752:	78fa      	ldrb	r2, [r7, #3]
 8002754:	4613      	mov	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4413      	add	r3, r2
 800275a:	2207      	movs	r2, #7
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	43db      	mvns	r3, r3
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4013      	ands	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800276c:	7879      	ldrb	r1, [r7, #1]
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	fa01 f303 	lsl.w	r3, r1, r3
 800277a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	4313      	orrs	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800278a:	78bb      	ldrb	r3, [r7, #2]
 800278c:	2b06      	cmp	r3, #6
 800278e:	d821      	bhi.n	80027d4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002794:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8002796:	78bb      	ldrb	r3, [r7, #2]
 8002798:	1e5a      	subs	r2, r3, #1
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	221f      	movs	r2, #31
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4013      	ands	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80027b2:	78f9      	ldrb	r1, [r7, #3]
 80027b4:	78bb      	ldrb	r3, [r7, #2]
 80027b6:	1e5a      	subs	r2, r3, #1
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80027d2:	e047      	b.n	8002864 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80027d4:	78bb      	ldrb	r3, [r7, #2]
 80027d6:	2b0c      	cmp	r3, #12
 80027d8:	d821      	bhi.n	800281e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80027e0:	78bb      	ldrb	r3, [r7, #2]
 80027e2:	1fda      	subs	r2, r3, #7
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	221f      	movs	r2, #31
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	43db      	mvns	r3, r3
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4013      	ands	r3, r2
 80027fa:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80027fc:	78f9      	ldrb	r1, [r7, #3]
 80027fe:	78bb      	ldrb	r3, [r7, #2]
 8002800:	1fda      	subs	r2, r3, #7
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	fa01 f303 	lsl.w	r3, r1, r3
 800280c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	4313      	orrs	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800281c:	e022      	b.n	8002864 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002822:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002824:	78bb      	ldrb	r3, [r7, #2]
 8002826:	f1a3 020d 	sub.w	r2, r3, #13
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	221f      	movs	r2, #31
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	43db      	mvns	r3, r3
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	4013      	ands	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8002842:	78f9      	ldrb	r1, [r7, #3]
 8002844:	78bb      	ldrb	r3, [r7, #2]
 8002846:	f1a3 020d 	sub.w	r2, r3, #13
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	fa01 f303 	lsl.w	r3, r1, r3
 8002854:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	609a      	str	r2, [r3, #8]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289c:	b29b      	uxth	r3, r3
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b085      	sub	sp, #20
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	460b      	mov	r3, r1
 80028b4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80028b6:	2300      	movs	r3, #0
 80028b8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	4013      	ands	r3, r2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
 80028ca:	e001      	b.n	80028d0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80028cc:	2300      	movs	r3, #0
 80028ce:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
	...

080028e0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80028f0:	4b08      	ldr	r3, [pc, #32]	; (8002914 <DAC_SetChannel1Data+0x34>)
 80028f2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4413      	add	r3, r2
 80028fa:	3308      	adds	r3, #8
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	461a      	mov	r2, r3
 8002902:	887b      	ldrh	r3, [r7, #2]
 8002904:	6013      	str	r3, [r2, #0]
}
 8002906:	bf00      	nop
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40007400 	.word	0x40007400

08002918 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4b25      	ldr	r3, [pc, #148]	; (80029c4 <DMA_Init+0xac>)
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002942:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800294e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800295a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002960:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002966:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f023 0307 	bic.w	r3, r3, #7
 8002986:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002990:	4313      	orrs	r3, r2
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60da      	str	r2, [r3, #12]
}
 80029b6:	bf00      	nop
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	f01c803f 	.word	0xf01c803f

080029c8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80029d4:	78fb      	ldrb	r3, [r7, #3]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d006      	beq.n	80029e8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f043 0201 	orr.w	r2, r3, #1
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80029e6:	e005      	b.n	80029f4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f023 0201 	bic.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	73fb      	strb	r3, [r7, #15]
 8002a1c:	e001      	b.n	8002a22 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a15      	ldr	r2, [pc, #84]	; (8002a9c <DMA_GetFlagStatus+0x6c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d802      	bhi.n	8002a50 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <DMA_GetFlagStatus+0x70>)
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	e001      	b.n	8002a54 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002a50:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <DMA_GetFlagStatus+0x74>)
 8002a52:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	e002      	b.n	8002a6c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002a72:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002a82:	2301      	movs	r3, #1
 8002a84:	75fb      	strb	r3, [r7, #23]
 8002a86:	e001      	b.n	8002a8c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	371c      	adds	r7, #28
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	4002640f 	.word	0x4002640f
 8002aa0:	40026000 	.word	0x40026000
 8002aa4:	40026400 	.word	0x40026400

08002aa8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a10      	ldr	r2, [pc, #64]	; (8002af8 <DMA_ClearFlag+0x50>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d802      	bhi.n	8002ac0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002aba:	4b10      	ldr	r3, [pc, #64]	; (8002afc <DMA_ClearFlag+0x54>)
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	e001      	b.n	8002ac4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002ac0:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <DMA_ClearFlag+0x58>)
 8002ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ad4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002adc:	e006      	b.n	8002aec <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ae4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	6093      	str	r3, [r2, #8]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	4002640f 	.word	0x4002640f
 8002afc:	40026000 	.word	0x40026000
 8002b00:	40026400 	.word	0x40026400

08002b04 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	2300      	movs	r3, #0
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	e076      	b.n	8002c0e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002b20:	2201      	movs	r2, #1
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	4013      	ands	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d165      	bne.n	8002c08 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	2103      	movs	r1, #3
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	791b      	ldrb	r3, [r3, #4]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	791b      	ldrb	r3, [r3, #4]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d003      	beq.n	8002b7a <GPIO_Init+0x76>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	791b      	ldrb	r3, [r3, #4]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d12e      	bne.n	8002bd8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2103      	movs	r1, #3
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	795b      	ldrb	r3, [r3, #5]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	408b      	lsls	r3, r1
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	401a      	ands	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	7992      	ldrb	r2, [r2, #6]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	b292      	uxth	r2, r2
 8002bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd0:	b292      	uxth	r2, r2
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2103      	movs	r1, #3
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	401a      	ands	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	79db      	ldrb	r3, [r3, #7]
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2b0f      	cmp	r3, #15
 8002c12:	d985      	bls.n	8002b20 <GPIO_Init+0x1c>
    }
  }
}
 8002c14:	bf00      	nop
 8002c16:	371c      	adds	r7, #28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	887a      	ldrh	r2, [r7, #2]
 8002c30:	831a      	strh	r2, [r3, #24]
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	460b      	mov	r3, r1
 8002c48:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	887a      	ldrh	r2, [r7, #2]
 8002c4e:	835a      	strh	r2, [r3, #26]
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002c74:	787a      	ldrb	r2, [r7, #1]
 8002c76:	887b      	ldrh	r3, [r7, #2]
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002c84:	887b      	ldrh	r3, [r7, #2]
 8002c86:	08db      	lsrs	r3, r3, #3
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	08db      	lsrs	r3, r3, #3
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	461a      	mov	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3208      	adds	r2, #8
 8002c98:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002c9c:	887b      	ldrh	r3, [r7, #2]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	210f      	movs	r1, #15
 8002ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	ea02 0103 	and.w	r1, r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f100 0208 	add.w	r2, r0, #8
 8002cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002cba:	887b      	ldrh	r3, [r7, #2]
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3208      	adds	r2, #8
 8002cc6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	08db      	lsrs	r3, r3, #3
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3208      	adds	r2, #8
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
	...

08002cf0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8002d02:	490a      	ldr	r1, [pc, #40]	; (8002d2c <RCC_AHB1PeriphClockCmd+0x3c>)
 8002d04:	4b09      	ldr	r3, [pc, #36]	; (8002d2c <RCC_AHB1PeriphClockCmd+0x3c>)
 8002d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8002d0e:	e006      	b.n	8002d1e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002d10:	4906      	ldr	r1, [pc, #24]	; (8002d2c <RCC_AHB1PeriphClockCmd+0x3c>)
 8002d12:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <RCC_AHB1PeriphClockCmd+0x3c>)
 8002d14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	630b      	str	r3, [r1, #48]	; 0x30
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800

08002d30 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002d3c:	78fb      	ldrb	r3, [r7, #3]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002d42:	490a      	ldr	r1, [pc, #40]	; (8002d6c <RCC_APB1PeriphClockCmd+0x3c>)
 8002d44:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <RCC_APB1PeriphClockCmd+0x3c>)
 8002d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8002d4e:	e006      	b.n	8002d5e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002d50:	4906      	ldr	r1, [pc, #24]	; (8002d6c <RCC_APB1PeriphClockCmd+0x3c>)
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <RCC_APB1PeriphClockCmd+0x3c>)
 8002d54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40023800 	.word	0x40023800

08002d70 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002d7c:	78fb      	ldrb	r3, [r7, #3]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d006      	beq.n	8002d90 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002d82:	490a      	ldr	r1, [pc, #40]	; (8002dac <RCC_APB2PeriphClockCmd+0x3c>)
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <RCC_APB2PeriphClockCmd+0x3c>)
 8002d86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8002d8e:	e006      	b.n	8002d9e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002d90:	4906      	ldr	r1, [pc, #24]	; (8002dac <RCC_APB2PeriphClockCmd+0x3c>)
 8002d92:	4b06      	ldr	r3, [pc, #24]	; (8002dac <RCC_APB2PeriphClockCmd+0x3c>)
 8002d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	644b      	str	r3, [r1, #68]	; 0x44
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40023800 	.word	0x40023800

08002db0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	887a      	ldrh	r2, [r7, #2]
 8002dc0:	819a      	strh	r2, [r3, #12]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b085      	sub	sp, #20
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	891b      	ldrh	r3, [r3, #8]
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	887b      	ldrh	r3, [r7, #2]
 8002de6:	4013      	ands	r3, r2
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d002      	beq.n	8002df4 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
 8002df2:	e001      	b.n	8002df8 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
	...

08002e08 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	881b      	ldrh	r3, [r3, #0]
 8002e1a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a29      	ldr	r2, [pc, #164]	; (8002ec4 <TIM_TimeBaseInit+0xbc>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d013      	beq.n	8002e4c <TIM_TimeBaseInit+0x44>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a28      	ldr	r2, [pc, #160]	; (8002ec8 <TIM_TimeBaseInit+0xc0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d00f      	beq.n	8002e4c <TIM_TimeBaseInit+0x44>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e32:	d00b      	beq.n	8002e4c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a25      	ldr	r2, [pc, #148]	; (8002ecc <TIM_TimeBaseInit+0xc4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d007      	beq.n	8002e4c <TIM_TimeBaseInit+0x44>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a24      	ldr	r2, [pc, #144]	; (8002ed0 <TIM_TimeBaseInit+0xc8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d003      	beq.n	8002e4c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a23      	ldr	r2, [pc, #140]	; (8002ed4 <TIM_TimeBaseInit+0xcc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d108      	bne.n	8002e5e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002e4c:	89fb      	ldrh	r3, [r7, #14]
 8002e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e52:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	885a      	ldrh	r2, [r3, #2]
 8002e58:	89fb      	ldrh	r3, [r7, #14]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a1d      	ldr	r2, [pc, #116]	; (8002ed8 <TIM_TimeBaseInit+0xd0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00c      	beq.n	8002e80 <TIM_TimeBaseInit+0x78>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a1c      	ldr	r2, [pc, #112]	; (8002edc <TIM_TimeBaseInit+0xd4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d008      	beq.n	8002e80 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002e6e:	89fb      	ldrh	r3, [r7, #14]
 8002e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e74:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	891a      	ldrh	r2, [r3, #8]
 8002e7a:	89fb      	ldrh	r3, [r7, #14]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	89fa      	ldrh	r2, [r7, #14]
 8002e84:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	881a      	ldrh	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a0a      	ldr	r2, [pc, #40]	; (8002ec4 <TIM_TimeBaseInit+0xbc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d003      	beq.n	8002ea6 <TIM_TimeBaseInit+0x9e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a09      	ldr	r2, [pc, #36]	; (8002ec8 <TIM_TimeBaseInit+0xc0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d104      	bne.n	8002eb0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	7a9b      	ldrb	r3, [r3, #10]
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	829a      	strh	r2, [r3, #20]
}
 8002eb6:	bf00      	nop
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40010000 	.word	0x40010000
 8002ec8:	40010400 	.word	0x40010400
 8002ecc:	40000400 	.word	0x40000400
 8002ed0:	40000800 	.word	0x40000800
 8002ed4:	40000c00 	.word	0x40000c00
 8002ed8:	40001000 	.word	0x40001000
 8002edc:	40001400 	.word	0x40001400

08002ee0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d008      	beq.n	8002f04 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8002f02:	e007      	b.n	8002f14 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	801a      	strh	r2, [r3, #0]
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	817b      	strh	r3, [r7, #10]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	81fb      	strh	r3, [r7, #14]
 8002f32:	2300      	movs	r3, #0
 8002f34:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	8c1b      	ldrh	r3, [r3, #32]
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	f023 0301 	bic.w	r3, r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	8c1b      	ldrh	r3, [r3, #32]
 8002f4a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	889b      	ldrh	r3, [r3, #4]
 8002f50:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	8b1b      	ldrh	r3, [r3, #24]
 8002f56:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8002f58:	897b      	ldrh	r3, [r7, #10]
 8002f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002f60:	897b      	ldrh	r3, [r7, #10]
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	881a      	ldrh	r2, [r3, #0]
 8002f6c:	897b      	ldrh	r3, [r7, #10]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002f72:	89fb      	ldrh	r3, [r7, #14]
 8002f74:	f023 0302 	bic.w	r3, r3, #2
 8002f78:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	899a      	ldrh	r2, [r3, #12]
 8002f7e:	89fb      	ldrh	r3, [r7, #14]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	885a      	ldrh	r2, [r3, #2]
 8002f88:	89fb      	ldrh	r3, [r7, #14]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a1e      	ldr	r2, [pc, #120]	; (800300c <TIM_OC1Init+0xec>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d003      	beq.n	8002f9e <TIM_OC1Init+0x7e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a1d      	ldr	r2, [pc, #116]	; (8003010 <TIM_OC1Init+0xf0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d123      	bne.n	8002fe6 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002f9e:	89fb      	ldrh	r3, [r7, #14]
 8002fa0:	f023 0308 	bic.w	r3, r3, #8
 8002fa4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	89da      	ldrh	r2, [r3, #14]
 8002faa:	89fb      	ldrh	r3, [r7, #14]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002fb0:	89fb      	ldrh	r3, [r7, #14]
 8002fb2:	f023 0304 	bic.w	r3, r3, #4
 8002fb6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	889a      	ldrh	r2, [r3, #4]
 8002fbc:	89fb      	ldrh	r3, [r7, #14]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8002fc2:	89bb      	ldrh	r3, [r7, #12]
 8002fc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fc8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8002fca:	89bb      	ldrh	r3, [r7, #12]
 8002fcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002fd0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	8a1a      	ldrh	r2, [r3, #16]
 8002fd6:	89bb      	ldrh	r3, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	8a5a      	ldrh	r2, [r3, #18]
 8002fe0:	89bb      	ldrh	r3, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	89ba      	ldrh	r2, [r7, #12]
 8002fea:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	897a      	ldrh	r2, [r7, #10]
 8002ff0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	89fa      	ldrh	r2, [r7, #14]
 8002ffe:	841a      	strh	r2, [r3, #32]
}
 8003000:	bf00      	nop
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	40010000 	.word	0x40010000
 8003010:	40010400 	.word	0x40010400

08003014 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003020:	2300      	movs	r3, #0
 8003022:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	8b1b      	ldrh	r3, [r3, #24]
 8003028:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800302a:	89fb      	ldrh	r3, [r7, #14]
 800302c:	f023 0308 	bic.w	r3, r3, #8
 8003030:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003032:	89fa      	ldrh	r2, [r7, #14]
 8003034:	887b      	ldrh	r3, [r7, #2]
 8003036:	4313      	orrs	r3, r2
 8003038:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	89fa      	ldrh	r2, [r7, #14]
 800303e:	831a      	strh	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8003050:	4b38      	ldr	r3, [pc, #224]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b38      	ldr	r3, [pc, #224]	; (8003138 <Audio_MAL_IRQHandler+0xec>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4619      	mov	r1, r3
 800305a:	4610      	mov	r0, r2
 800305c:	f7ff fce8 	bl	8002a30 <DMA_GetFlagStatus>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d064      	beq.n	8003130 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8003066:	4b35      	ldr	r3, [pc, #212]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d04c      	beq.n	8003108 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800306e:	bf00      	nop
 8003070:	4b30      	ldr	r3, [pc, #192]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fcc3 	bl	8002a00 <DMA_GetCmdStatus>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1f7      	bne.n	8003070 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003080:	4b2c      	ldr	r3, [pc, #176]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b2c      	ldr	r3, [pc, #176]	; (8003138 <Audio_MAL_IRQHandler+0xec>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4619      	mov	r1, r3
 800308a:	4610      	mov	r0, r2
 800308c:	f7ff fd0c 	bl	8002aa8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003090:	4b2b      	ldr	r3, [pc, #172]	; (8003140 <Audio_MAL_IRQHandler+0xf4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	4b2b      	ldr	r3, [pc, #172]	; (8003144 <Audio_MAL_IRQHandler+0xf8>)
 8003098:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800309a:	4b28      	ldr	r3, [pc, #160]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030a2:	4293      	cmp	r3, r2
 80030a4:	bf28      	it	cs
 80030a6:	4613      	movcs	r3, r2
 80030a8:	4a26      	ldr	r2, [pc, #152]	; (8003144 <Audio_MAL_IRQHandler+0xf8>)
 80030aa:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80030ac:	4b21      	ldr	r3, [pc, #132]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4924      	ldr	r1, [pc, #144]	; (8003144 <Audio_MAL_IRQHandler+0xf8>)
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7ff fc30 	bl	8002918 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80030b8:	4b1e      	ldr	r3, [pc, #120]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2101      	movs	r1, #1
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fc82 	bl	80029c8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80030c4:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <Audio_MAL_IRQHandler+0xf4>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	4b1c      	ldr	r3, [pc, #112]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d0:	d203      	bcs.n	80030da <Audio_MAL_IRQHandler+0x8e>
 80030d2:	4b1a      	ldr	r3, [pc, #104]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	e000      	b.n	80030dc <Audio_MAL_IRQHandler+0x90>
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <Audio_MAL_IRQHandler+0xfc>)
 80030dc:	4413      	add	r3, r2
 80030de:	4a18      	ldr	r2, [pc, #96]	; (8003140 <Audio_MAL_IRQHandler+0xf4>)
 80030e0:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80030e2:	4b16      	ldr	r3, [pc, #88]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	4b15      	ldr	r3, [pc, #84]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030ee:	428b      	cmp	r3, r1
 80030f0:	bf28      	it	cs
 80030f2:	460b      	movcs	r3, r1
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	4a11      	ldr	r2, [pc, #68]	; (800313c <Audio_MAL_IRQHandler+0xf0>)
 80030f8:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80030fa:	4b0e      	ldr	r3, [pc, #56]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2101      	movs	r1, #1
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fc61 	bl	80029c8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8003106:	e013      	b.n	8003130 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003108:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2100      	movs	r1, #0
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fc5a 	bl	80029c8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003114:	4b07      	ldr	r3, [pc, #28]	; (8003134 <Audio_MAL_IRQHandler+0xe8>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <Audio_MAL_IRQHandler+0xec>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4619      	mov	r1, r3
 800311e:	4610      	mov	r0, r2
 8003120:	f7ff fcc2 	bl	8002aa8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <Audio_MAL_IRQHandler+0xf4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f000 f83c 	bl	80031a8 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8003130:	bf00      	nop
 8003132:	bd80      	pop	{r7, pc}
 8003134:	2000000c 	.word	0x2000000c
 8003138:	20000010 	.word	0x20000010
 800313c:	20000004 	.word	0x20000004
 8003140:	20001dc4 	.word	0x20001dc4
 8003144:	20001e04 	.word	0x20001e04
 8003148:	0001fffe 	.word	0x0001fffe

0800314c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8003150:	f7ff ff7c 	bl	800304c <Audio_MAL_IRQHandler>
}
 8003154:	bf00      	nop
 8003156:	bd80      	pop	{r7, pc}

08003158 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800315c:	f7ff ff76 	bl	800304c <Audio_MAL_IRQHandler>
}
 8003160:	bf00      	nop
 8003162:	bd80      	pop	{r7, pc}

08003164 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8003168:	2102      	movs	r1, #2
 800316a:	480d      	ldr	r0, [pc, #52]	; (80031a0 <SPI3_IRQHandler+0x3c>)
 800316c:	f7ff fe2f 	bl	8002dce <SPI_I2S_GetFlagStatus>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d011      	beq.n	800319a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003176:	4b0b      	ldr	r3, [pc, #44]	; (80031a4 <SPI3_IRQHandler+0x40>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d106      	bne.n	800318c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800317e:	f000 f81e 	bl	80031be <EVAL_AUDIO_GetSampleCallBack>
 8003182:	4603      	mov	r3, r0
 8003184:	4619      	mov	r1, r3
 8003186:	2004      	movs	r0, #4
 8003188:	f7ff fbaa 	bl	80028e0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 800318c:	f000 f817 	bl	80031be <EVAL_AUDIO_GetSampleCallBack>
 8003190:	4603      	mov	r3, r0
 8003192:	4619      	mov	r1, r3
 8003194:	4802      	ldr	r0, [pc, #8]	; (80031a0 <SPI3_IRQHandler+0x3c>)
 8003196:	f7ff fe0b 	bl	8002db0 <SPI_I2S_SendData>
  }
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40003c00 	.word	0x40003c00
 80031a4:	20000008 	.word	0x20000008

080031a8 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80031b2:	bf00      	nop
}
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr

080031be <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 80031be:	b480      	push	{r7}
 80031c0:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f003 0307 	and.w	r3, r3, #7
 80031de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031e0:	4b0c      	ldr	r3, [pc, #48]	; (8003214 <NVIC_SetPriorityGrouping+0x44>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031ec:	4013      	ands	r3, r2
 80031ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 80031f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003200:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003202:	4a04      	ldr	r2, [pc, #16]	; (8003214 <NVIC_SetPriorityGrouping+0x44>)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	60d3      	str	r3, [r2, #12]
}
 8003208:	bf00      	nop
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <main>:


/*-----------------------------------------------------------*/

int main(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af02      	add	r7, sp, #8
	/* Configure the system ready to run the demo.  The clock configuration
	can be done here if it was not done before main() was called. */
	prvSetupHardware();
 800321e:	f000 f955 	bl	80034cc <prvSetupHardware>

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8003222:	2101      	movs	r1, #1
 8003224:	2004      	movs	r0, #4
 8003226:	f7ff fd63 	bl	8002cf0 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800322a:	2101      	movs	r1, #1
 800322c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003230:	f7ff fd9e 	bl	8002d70 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003234:	2101      	movs	r1, #1
 8003236:	2002      	movs	r0, #2
 8003238:	f7ff fd7a 	bl	8002d30 <RCC_APB1PeriphClockCmd>

	adcInit();
 800323c:	f000 f842 	bl	80032c4 <adcInit>
	gpioInit();
 8003240:	f000 f876 	bl	8003330 <gpioInit>
	timerInit();
 8003244:	f000 f89e 	bl	8003384 <timerInit>

	xTaskCreate( TrafficFlowAdjustment, "Traffic Flow", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8003248:	2300      	movs	r3, #0
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	2302      	movs	r3, #2
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	2300      	movs	r3, #0
 8003252:	2282      	movs	r2, #130	; 0x82
 8003254:	4913      	ldr	r1, [pc, #76]	; (80032a4 <main+0x8c>)
 8003256:	4814      	ldr	r0, [pc, #80]	; (80032a8 <main+0x90>)
 8003258:	f7fd ffbe 	bl	80011d8 <xTaskCreate>
	xTaskCreate( TrafficGenerator, "Traffic Generator", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 800325c:	2300      	movs	r3, #0
 800325e:	9301      	str	r3, [sp, #4]
 8003260:	2302      	movs	r3, #2
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	2300      	movs	r3, #0
 8003266:	2282      	movs	r2, #130	; 0x82
 8003268:	4910      	ldr	r1, [pc, #64]	; (80032ac <main+0x94>)
 800326a:	4811      	ldr	r0, [pc, #68]	; (80032b0 <main+0x98>)
 800326c:	f7fd ffb4 	bl	80011d8 <xTaskCreate>
	xTaskCreate( LightState, "Traffic Light", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8003270:	2300      	movs	r3, #0
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	2302      	movs	r3, #2
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2300      	movs	r3, #0
 800327a:	2282      	movs	r2, #130	; 0x82
 800327c:	490d      	ldr	r1, [pc, #52]	; (80032b4 <main+0x9c>)
 800327e:	480e      	ldr	r0, [pc, #56]	; (80032b8 <main+0xa0>)
 8003280:	f7fd ffaa 	bl	80011d8 <xTaskCreate>
	xTaskCreate( SystemDisplay, "System Display", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8003284:	2300      	movs	r3, #0
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2302      	movs	r3, #2
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	2300      	movs	r3, #0
 800328e:	2282      	movs	r2, #130	; 0x82
 8003290:	490a      	ldr	r1, [pc, #40]	; (80032bc <main+0xa4>)
 8003292:	480b      	ldr	r0, [pc, #44]	; (80032c0 <main+0xa8>)
 8003294:	f7fd ffa0 	bl	80011d8 <xTaskCreate>

	/* Start the tasks and timer running. */
	vTaskStartScheduler();
 8003298:	f7fe f904 	bl	80014a4 <vTaskStartScheduler>

	return 0;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	08003b60 	.word	0x08003b60
 80032a8:	08003425 	.word	0x08003425
 80032ac:	08003b70 	.word	0x08003b70
 80032b0:	0800344d 	.word	0x0800344d
 80032b4:	08003b84 	.word	0x08003b84
 80032b8:	08003461 	.word	0x08003461
 80032bc:	08003b94 	.word	0x08003b94
 80032c0:	08003491 	.word	0x08003491

080032c4 <adcInit>:


/*-----------------------------------------------------------*/

static void adcInit(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef gpioInit =
 80032ca:	4a16      	ldr	r2, [pc, #88]	; (8003324 <adcInit+0x60>)
 80032cc:	f107 0318 	add.w	r3, r7, #24
 80032d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032d4:	e883 0003 	stmia.w	r3, {r0, r1}
			.GPIO_Speed = GPIO_Speed_100MHz,
			.GPIO_OType = GPIO_OType_PP,
			.GPIO_PuPd = GPIO_PuPd_NOPULL
	};

	GPIO_Init(GPIOC, &gpioInit);
 80032d8:	f107 0318 	add.w	r3, r7, #24
 80032dc:	4619      	mov	r1, r3
 80032de:	4812      	ldr	r0, [pc, #72]	; (8003328 <adcInit+0x64>)
 80032e0:	f7ff fc10 	bl	8002b04 <GPIO_Init>

	ADC_InitTypeDef adcInit =
 80032e4:	463b      	mov	r3, r7
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	609a      	str	r2, [r3, #8]
 80032ee:	60da      	str	r2, [r3, #12]
 80032f0:	611a      	str	r2, [r3, #16]
 80032f2:	615a      	str	r2, [r3, #20]
 80032f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032f8:	603b      	str	r3, [r7, #0]
 80032fa:	2301      	movs	r3, #1
 80032fc:	717b      	strb	r3, [r7, #5]
			.ADC_Resolution = ADC_Resolution_10b,
			.ADC_ContinuousConvMode = ENABLE,
			.ADC_DataAlign = ADC_DataAlign_Right
	};

	ADC_Init(ADC1, &adcInit);
 80032fe:	463b      	mov	r3, r7
 8003300:	4619      	mov	r1, r3
 8003302:	480a      	ldr	r0, [pc, #40]	; (800332c <adcInit+0x68>)
 8003304:	f7ff f978 	bl	80025f8 <ADC_Init>

	ADC_Cmd(ADC1, ENABLE);
 8003308:	2101      	movs	r1, #1
 800330a:	4808      	ldr	r0, [pc, #32]	; (800332c <adcInit+0x68>)
 800330c:	f7ff f9ca 	bl	80026a4 <ADC_Cmd>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 0x00000001, ADC_SampleTime_15Cycles);
 8003310:	2301      	movs	r3, #1
 8003312:	2201      	movs	r2, #1
 8003314:	210d      	movs	r1, #13
 8003316:	4805      	ldr	r0, [pc, #20]	; (800332c <adcInit+0x68>)
 8003318:	f7ff f9e0 	bl	80026dc <ADC_RegularChannelConfig>

}
 800331c:	bf00      	nop
 800331e:	3720      	adds	r7, #32
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	08003ba4 	.word	0x08003ba4
 8003328:	40020800 	.word	0x40020800
 800332c:	40012000 	.word	0x40012000

08003330 <gpioInit>:

static void gpioInit(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0

	GPIO_PinAFConfig(GPIOC, CLOCK_PIN, GPIO_AF_TIM3);
 8003336:	2202      	movs	r2, #2
 8003338:	2180      	movs	r1, #128	; 0x80
 800333a:	480f      	ldr	r0, [pc, #60]	; (8003378 <gpioInit+0x48>)
 800333c:	f7ff fc8e 	bl	8002c5c <GPIO_PinAFConfig>

	GPIO_InitTypeDef gpioInit =
 8003340:	4a0e      	ldr	r2, [pc, #56]	; (800337c <gpioInit+0x4c>)
 8003342:	f107 0308 	add.w	r3, r7, #8
 8003346:	e892 0003 	ldmia.w	r2, {r0, r1}
 800334a:	e883 0003 	stmia.w	r3, {r0, r1}
			.GPIO_OType = GPIO_OType_PP,
			.GPIO_PuPd = GPIO_PuPd_NOPULL

	};

	GPIO_Init(GPIOC, &gpioInit);
 800334e:	f107 0308 	add.w	r3, r7, #8
 8003352:	4619      	mov	r1, r3
 8003354:	4808      	ldr	r0, [pc, #32]	; (8003378 <gpioInit+0x48>)
 8003356:	f7ff fbd5 	bl	8002b04 <GPIO_Init>

	GPIO_InitTypeDef gpioTimInit =
 800335a:	4a09      	ldr	r2, [pc, #36]	; (8003380 <gpioInit+0x50>)
 800335c:	463b      	mov	r3, r7
 800335e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003362:	e883 0003 	stmia.w	r3, {r0, r1}
		.GPIO_OType = GPIO_OType_PP,
		.GPIO_PuPd = GPIO_PuPd_NOPULL

	};

	GPIO_Init(GPIOC, &gpioTimInit);
 8003366:	463b      	mov	r3, r7
 8003368:	4619      	mov	r1, r3
 800336a:	4803      	ldr	r0, [pc, #12]	; (8003378 <gpioInit+0x48>)
 800336c:	f7ff fbca 	bl	8002b04 <GPIO_Init>

}
 8003370:	bf00      	nop
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40020800 	.word	0x40020800
 800337c:	08003bac 	.word	0x08003bac
 8003380:	08003bb4 	.word	0x08003bb4

08003384 <timerInit>:

static void timerInit(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b088      	sub	sp, #32
 8003388:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInit =
 800338a:	f107 0314 	add.w	r3, r7, #20
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	605a      	str	r2, [r3, #4]
 8003394:	609a      	str	r2, [r3, #8]
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	82bb      	strh	r3, [r7, #20]
 800339a:	f242 03d0 	movw	r3, #8400	; 0x20d0
 800339e:	61bb      	str	r3, [r7, #24]
			.TIM_Period = 8400,
			.TIM_ClockDivision = TIM_CKD_DIV1

	};

	TIM_TimeBaseInit(TIM3, &timerInit);
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	4619      	mov	r1, r3
 80033a6:	4811      	ldr	r0, [pc, #68]	; (80033ec <timerInit+0x68>)
 80033a8:	f7ff fd2e 	bl	8002e08 <TIM_TimeBaseInit>
	TIM_Cmd(TIM3, ENABLE);
 80033ac:	2101      	movs	r1, #1
 80033ae:	480f      	ldr	r0, [pc, #60]	; (80033ec <timerInit+0x68>)
 80033b0:	f7ff fd96 	bl	8002ee0 <TIM_Cmd>

	TIM_OCInitTypeDef tim_oc =
 80033b4:	463b      	mov	r3, r7
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	605a      	str	r2, [r3, #4]
 80033bc:	609a      	str	r2, [r3, #8]
 80033be:	60da      	str	r2, [r3, #12]
 80033c0:	611a      	str	r2, [r3, #16]
 80033c2:	2360      	movs	r3, #96	; 0x60
 80033c4:	803b      	strh	r3, [r7, #0]
 80033c6:	2301      	movs	r3, #1
 80033c8:	807b      	strh	r3, [r7, #2]
 80033ca:	f640 0333 	movw	r3, #2099	; 0x833
 80033ce:	60bb      	str	r3, [r7, #8]
		.TIM_OCPolarity = TIM_OCPolarity_High,
		.TIM_Pulse = 2099
	};

	/* 25% duty cycle */
	TIM_OC1Init(TIM4, &tim_oc);
 80033d0:	463b      	mov	r3, r7
 80033d2:	4619      	mov	r1, r3
 80033d4:	4806      	ldr	r0, [pc, #24]	; (80033f0 <timerInit+0x6c>)
 80033d6:	f7ff fda3 	bl	8002f20 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80033da:	2108      	movs	r1, #8
 80033dc:	4804      	ldr	r0, [pc, #16]	; (80033f0 <timerInit+0x6c>)
 80033de:	f7ff fe19 	bl	8003014 <TIM_OC1PreloadConfig>

}
 80033e2:	bf00      	nop
 80033e4:	3720      	adds	r7, #32
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40000400 	.word	0x40000400
 80033f0:	40000800 	.word	0x40000800

080033f4 <getADC>:

static uint16_t getADC(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
	ADC_SoftwareStartConv(ADC1);
 80033f8:	4809      	ldr	r0, [pc, #36]	; (8003420 <getADC+0x2c>)
 80033fa:	f7ff fa39 	bl	8002870 <ADC_SoftwareStartConv>

	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC))
 80033fe:	e002      	b.n	8003406 <getADC+0x12>
	{
		vTaskDelay(100);
 8003400:	2064      	movs	r0, #100	; 0x64
 8003402:	f7fe f81b 	bl	800143c <vTaskDelay>
	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC))
 8003406:	2102      	movs	r1, #2
 8003408:	4805      	ldr	r0, [pc, #20]	; (8003420 <getADC+0x2c>)
 800340a:	f7ff fa4e 	bl	80028aa <ADC_GetFlagStatus>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0f5      	beq.n	8003400 <getADC+0xc>
	}

	return ADC_GetConversionValue(ADC1);
 8003414:	4802      	ldr	r0, [pc, #8]	; (8003420 <getADC+0x2c>)
 8003416:	f7ff fa3b 	bl	8002890 <ADC_GetConversionValue>
 800341a:	4603      	mov	r3, r0
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40012000 	.word	0x40012000

08003424 <TrafficFlowAdjustment>:

static void TrafficFlowAdjustment( void *pvParameters )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
	uint16_t rawADC;
	while(1)
	{
		rawADC = getADC();
 800342c:	f7ff ffe2 	bl	80033f4 <getADC>
 8003430:	4603      	mov	r3, r0
 8003432:	81fb      	strh	r3, [r7, #14]
		printf("%d\n", rawADC);
 8003434:	89fb      	ldrh	r3, [r7, #14]
 8003436:	4619      	mov	r1, r3
 8003438:	4803      	ldr	r0, [pc, #12]	; (8003448 <TrafficFlowAdjustment+0x24>)
 800343a:	f000 fb03 	bl	8003a44 <printf>
		vTaskDelay(500 / portTICK_RATE_MS);
 800343e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003442:	f7fd fffb 	bl	800143c <vTaskDelay>
		rawADC = getADC();
 8003446:	e7f1      	b.n	800342c <TrafficFlowAdjustment+0x8>
 8003448:	08003bbc 	.word	0x08003bbc

0800344c <TrafficGenerator>:
}

/*-----------------------------------------------------------*/

static void TrafficGenerator( void *pvParameters )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
	while(1)
	{
		vTaskDelay(500 / portTICK_RATE_MS);
 8003454:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003458:	f7fd fff0 	bl	800143c <vTaskDelay>
 800345c:	e7fa      	b.n	8003454 <TrafficGenerator+0x8>
	...

08003460 <LightState>:


/*-----------------------------------------------------------*/

static void LightState( void *pvParameters )
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	while(1)
	{
		GPIO_SetBits(GPIOC, RED_PIN | AMBER_PIN | GREEN_PIN);
 8003468:	2107      	movs	r1, #7
 800346a:	4808      	ldr	r0, [pc, #32]	; (800348c <LightState+0x2c>)
 800346c:	f7ff fbd8 	bl	8002c20 <GPIO_SetBits>
		vTaskDelay(500 / portTICK_RATE_MS);
 8003470:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003474:	f7fd ffe2 	bl	800143c <vTaskDelay>
		GPIO_ResetBits(GPIOC, RED_PIN | AMBER_PIN | GREEN_PIN);
 8003478:	2107      	movs	r1, #7
 800347a:	4804      	ldr	r0, [pc, #16]	; (800348c <LightState+0x2c>)
 800347c:	f7ff fbdf 	bl	8002c3e <GPIO_ResetBits>
		vTaskDelay(500 / portTICK_RATE_MS);
 8003480:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003484:	f7fd ffda 	bl	800143c <vTaskDelay>
		GPIO_SetBits(GPIOC, RED_PIN | AMBER_PIN | GREEN_PIN);
 8003488:	e7ee      	b.n	8003468 <LightState+0x8>
 800348a:	bf00      	nop
 800348c:	40020800 	.word	0x40020800

08003490 <SystemDisplay>:
}

/*-----------------------------------------------------------*/

static void SystemDisplay( void *pvParameters )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
	while(1)
	{
		vTaskDelay(500 / portTICK_RATE_MS);
 8003498:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800349c:	f7fd ffce 	bl	800143c <vTaskDelay>
 80034a0:	e7fa      	b.n	8003498 <SystemDisplay+0x8>

080034a2 <vApplicationMallocFailedHook>:


/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 80034a2:	b480      	push	{r7}
 80034a4:	af00      	add	r7, sp, #0
	Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software 
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 80034a6:	e7fe      	b.n	80034a6 <vApplicationMallocFailedHook+0x4>

080034a8 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 80034b2:	e7fe      	b.n	80034b2 <vApplicationStackOverflowHook+0xa>

080034b4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
	FreeRTOSConfig.h.

	This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 80034ba:	f7fd f9b3 	bl	8000824 <xPortGetFreeHeapSize>
 80034be:	4603      	mov	r3, r0
 80034c0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 80034c2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 80034d0:	2000      	movs	r0, #0
 80034d2:	f7ff fe7d 	bl	80031d0 <NVIC_SetPriorityGrouping>

	/* TODO: Setup the clocks, etc. here, if they were not configured before
	main() was called. */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80034dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80034de:	e003      	b.n	80034e8 <LoopCopyDataInit>

080034e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80034e0:	4b0b      	ldr	r3, [pc, #44]	; (8003510 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80034e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80034e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80034e6:	3104      	adds	r1, #4

080034e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80034e8:	480a      	ldr	r0, [pc, #40]	; (8003514 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80034ea:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80034ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80034ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80034f0:	d3f6      	bcc.n	80034e0 <CopyDataInit>
  ldr  r2, =_sbss
 80034f2:	4a0a      	ldr	r2, [pc, #40]	; (800351c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80034f4:	e002      	b.n	80034fc <LoopFillZerobss>

080034f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80034f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80034f8:	f842 3b04 	str.w	r3, [r2], #4

080034fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80034fc:	4b08      	ldr	r3, [pc, #32]	; (8003520 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80034fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003500:	d3f9      	bcc.n	80034f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003502:	f000 f877 	bl	80035f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003506:	f000 fae7 	bl	8003ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800350a:	f7ff fe85 	bl	8003218 <main>
  bx  lr    
 800350e:	4770      	bx	lr
  ldr  r3, =_sidata
 8003510:	08003be0 	.word	0x08003be0
  ldr  r0, =_sdata
 8003514:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003518:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 800351c:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 8003520:	20001e40 	.word	0x20001e40

08003524 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003524:	e7fe      	b.n	8003524 <ADC_IRQHandler>

08003526 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003526:	b480      	push	{r7}
 8003528:	af00      	add	r7, sp, #0
}
 800352a:	bf00      	nop
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003538:	e7fe      	b.n	8003538 <HardFault_Handler+0x4>

0800353a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800353a:	b480      	push	{r7}
 800353c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800353e:	e7fe      	b.n	800353e <MemManage_Handler+0x4>

08003540 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003544:	e7fe      	b.n	8003544 <BusFault_Handler+0x4>

08003546 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003546:	b480      	push	{r7}
 8003548:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800354a:	e7fe      	b.n	800354a <UsageFault_Handler+0x4>

0800354c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8003564:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <ITM_SendChar+0x58>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d01a      	beq.n	80035a6 <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8003570:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003574:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003578:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 800357c:	2b00      	cmp	r3, #0
 800357e:	d012      	beq.n	80035a6 <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8003580:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003584:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003588:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 8003590:	bf00      	nop
 8003592:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0fa      	beq.n	8003592 <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 800359c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80035a6:	687b      	ldr	r3, [r7, #4]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	e000edf0 	.word	0xe000edf0

080035b8 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int file, char *ptr, int len)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
 /* Implement your write code here, this is used by
puts and printf for example */
 int i=0;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
 for(i=0 ; i<len ; i++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	e009      	b.n	80035e2 <_write+0x2a>
	 ITM_SendChar((*ptr++));
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	1c5a      	adds	r2, r3, #1
 80035d2:	60ba      	str	r2, [r7, #8]
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff ffc0 	bl	800355c <ITM_SendChar>
 for(i=0 ; i<len ; i++)
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	3301      	adds	r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	dbf1      	blt.n	80035ce <_write+0x16>
 return len;
 80035ea:	687b      	ldr	r3, [r7, #4]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035f8:	4a16      	ldr	r2, [pc, #88]	; (8003654 <SystemInit+0x60>)
 80035fa:	4b16      	ldr	r3, [pc, #88]	; (8003654 <SystemInit+0x60>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003600:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003604:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003608:	4a13      	ldr	r2, [pc, #76]	; (8003658 <SystemInit+0x64>)
 800360a:	4b13      	ldr	r3, [pc, #76]	; (8003658 <SystemInit+0x64>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f043 0301 	orr.w	r3, r3, #1
 8003612:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003614:	4b10      	ldr	r3, [pc, #64]	; (8003658 <SystemInit+0x64>)
 8003616:	2200      	movs	r2, #0
 8003618:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800361a:	4a0f      	ldr	r2, [pc, #60]	; (8003658 <SystemInit+0x64>)
 800361c:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <SystemInit+0x64>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003628:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800362a:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <SystemInit+0x64>)
 800362c:	4a0b      	ldr	r2, [pc, #44]	; (800365c <SystemInit+0x68>)
 800362e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003630:	4a09      	ldr	r2, [pc, #36]	; (8003658 <SystemInit+0x64>)
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <SystemInit+0x64>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800363a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800363c:	4b06      	ldr	r3, [pc, #24]	; (8003658 <SystemInit+0x64>)
 800363e:	2200      	movs	r2, #0
 8003640:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003642:	f000 f80d 	bl	8003660 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003646:	4b03      	ldr	r3, [pc, #12]	; (8003654 <SystemInit+0x60>)
 8003648:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800364c:	609a      	str	r2, [r3, #8]
#endif
}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000ed00 	.word	0xe000ed00
 8003658:	40023800 	.word	0x40023800
 800365c:	24003010 	.word	0x24003010

08003660 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003666:	2300      	movs	r3, #0
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	2300      	movs	r3, #0
 800366c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800366e:	4a36      	ldr	r2, [pc, #216]	; (8003748 <SetSysClock+0xe8>)
 8003670:	4b35      	ldr	r3, [pc, #212]	; (8003748 <SetSysClock+0xe8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003678:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800367a:	4b33      	ldr	r3, [pc, #204]	; (8003748 <SetSysClock+0xe8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003682:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3301      	adds	r3, #1
 8003688:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d103      	bne.n	8003698 <SetSysClock+0x38>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003696:	d1f0      	bne.n	800367a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003698:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <SetSysClock+0xe8>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80036a4:	2301      	movs	r3, #1
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	e001      	b.n	80036ae <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80036aa:	2300      	movs	r3, #0
 80036ac:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d142      	bne.n	800373a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80036b4:	4a24      	ldr	r2, [pc, #144]	; (8003748 <SetSysClock+0xe8>)
 80036b6:	4b24      	ldr	r3, [pc, #144]	; (8003748 <SetSysClock+0xe8>)
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036be:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80036c0:	4a22      	ldr	r2, [pc, #136]	; (800374c <SetSysClock+0xec>)
 80036c2:	4b22      	ldr	r3, [pc, #136]	; (800374c <SetSysClock+0xec>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036ca:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80036cc:	4a1e      	ldr	r2, [pc, #120]	; (8003748 <SetSysClock+0xe8>)
 80036ce:	4b1e      	ldr	r3, [pc, #120]	; (8003748 <SetSysClock+0xe8>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80036d4:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <SetSysClock+0xe8>)
 80036d6:	4b1c      	ldr	r3, [pc, #112]	; (8003748 <SetSysClock+0xe8>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036de:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80036e0:	4a19      	ldr	r2, [pc, #100]	; (8003748 <SetSysClock+0xe8>)
 80036e2:	4b19      	ldr	r3, [pc, #100]	; (8003748 <SetSysClock+0xe8>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80036ea:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80036ec:	4b16      	ldr	r3, [pc, #88]	; (8003748 <SetSysClock+0xe8>)
 80036ee:	4a18      	ldr	r2, [pc, #96]	; (8003750 <SetSysClock+0xf0>)
 80036f0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <SetSysClock+0xe8>)
 80036f4:	4b14      	ldr	r3, [pc, #80]	; (8003748 <SetSysClock+0xe8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036fc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80036fe:	bf00      	nop
 8003700:	4b11      	ldr	r3, [pc, #68]	; (8003748 <SetSysClock+0xe8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0f9      	beq.n	8003700 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800370c:	4b11      	ldr	r3, [pc, #68]	; (8003754 <SetSysClock+0xf4>)
 800370e:	f240 6205 	movw	r2, #1541	; 0x605
 8003712:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003714:	4a0c      	ldr	r2, [pc, #48]	; (8003748 <SetSysClock+0xe8>)
 8003716:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <SetSysClock+0xe8>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003720:	4a09      	ldr	r2, [pc, #36]	; (8003748 <SetSysClock+0xe8>)
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <SetSysClock+0xe8>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f043 0302 	orr.w	r3, r3, #2
 800372a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 800372c:	bf00      	nop
 800372e:	4b06      	ldr	r3, [pc, #24]	; (8003748 <SetSysClock+0xe8>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b08      	cmp	r3, #8
 8003738:	d1f9      	bne.n	800372e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40023800 	.word	0x40023800
 800374c:	40007000 	.word	0x40007000
 8003750:	07405408 	.word	0x07405408
 8003754:	40023c00 	.word	0x40023c00

08003758 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
	int div = 1;
 8003764:	2301      	movs	r3, #1
 8003766:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003768:	e004      	b.n	8003774 <ts_itoa+0x1c>
		div *= base;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	fb02 f303 	mul.w	r3, r2, r3
 8003772:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	fbb2 f2f3 	udiv	r2, r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	429a      	cmp	r2, r3
 8003780:	d2f3      	bcs.n	800376a <ts_itoa+0x12>

	while (div != 0)
 8003782:	e029      	b.n	80037d8 <ts_itoa+0x80>
	{
		int num = d/div;
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	613b      	str	r3, [r7, #16]
		d = d%div;
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	fbb3 f1f2 	udiv	r1, r3, r2
 8003796:	fb02 f201 	mul.w	r2, r2, r1
 800379a:	1a9b      	subs	r3, r3, r2
 800379c:	60bb      	str	r3, [r7, #8]
		div /= base;
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80037a6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	2b09      	cmp	r3, #9
 80037ac:	dd0a      	ble.n	80037c4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	1c59      	adds	r1, r3, #1
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	6011      	str	r1, [r2, #0]
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	3237      	adds	r2, #55	; 0x37
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	e009      	b.n	80037d8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	1c59      	adds	r1, r3, #1
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	6011      	str	r1, [r2, #0]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	3230      	adds	r2, #48	; 0x30
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1d2      	bne.n	8003784 <ts_itoa+0x2c>
	}
}
 80037de:	bf00      	nop
 80037e0:	371c      	adds	r7, #28
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b088      	sub	sp, #32
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80037fa:	e07d      	b.n	80038f8 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b25      	cmp	r3, #37	; 0x25
 8003802:	d171      	bne.n	80038e8 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	3301      	adds	r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b64      	cmp	r3, #100	; 0x64
 8003810:	d01e      	beq.n	8003850 <ts_formatstring+0x66>
 8003812:	2b64      	cmp	r3, #100	; 0x64
 8003814:	dc06      	bgt.n	8003824 <ts_formatstring+0x3a>
 8003816:	2b58      	cmp	r3, #88	; 0x58
 8003818:	d050      	beq.n	80038bc <ts_formatstring+0xd2>
 800381a:	2b63      	cmp	r3, #99	; 0x63
 800381c:	d00e      	beq.n	800383c <ts_formatstring+0x52>
 800381e:	2b25      	cmp	r3, #37	; 0x25
 8003820:	d058      	beq.n	80038d4 <ts_formatstring+0xea>
 8003822:	e05d      	b.n	80038e0 <ts_formatstring+0xf6>
 8003824:	2b73      	cmp	r3, #115	; 0x73
 8003826:	d02b      	beq.n	8003880 <ts_formatstring+0x96>
 8003828:	2b73      	cmp	r3, #115	; 0x73
 800382a:	dc02      	bgt.n	8003832 <ts_formatstring+0x48>
 800382c:	2b69      	cmp	r3, #105	; 0x69
 800382e:	d00f      	beq.n	8003850 <ts_formatstring+0x66>
 8003830:	e056      	b.n	80038e0 <ts_formatstring+0xf6>
 8003832:	2b75      	cmp	r3, #117	; 0x75
 8003834:	d037      	beq.n	80038a6 <ts_formatstring+0xbc>
 8003836:	2b78      	cmp	r3, #120	; 0x78
 8003838:	d040      	beq.n	80038bc <ts_formatstring+0xd2>
 800383a:	e051      	b.n	80038e0 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	60fa      	str	r2, [r7, #12]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	1d11      	adds	r1, r2, #4
 8003846:	6079      	str	r1, [r7, #4]
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]
				break;
 800384e:	e047      	b.n	80038e0 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	1d1a      	adds	r2, r3, #4
 8003854:	607a      	str	r2, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	2b00      	cmp	r3, #0
 800385e:	da07      	bge.n	8003870 <ts_formatstring+0x86>
					{
						val *= -1;
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	425b      	negs	r3, r3
 8003864:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	60fa      	str	r2, [r7, #12]
 800386c:	222d      	movs	r2, #45	; 0x2d
 800386e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8003870:	69f9      	ldr	r1, [r7, #28]
 8003872:	f107 030c 	add.w	r3, r7, #12
 8003876:	220a      	movs	r2, #10
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff ff6d 	bl	8003758 <ts_itoa>
				}
				break;
 800387e:	e02f      	b.n	80038e0 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	1d1a      	adds	r2, r3, #4
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800388a:	e007      	b.n	800389c <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	60fa      	str	r2, [r7, #12]
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	1c51      	adds	r1, r2, #1
 8003896:	61b9      	str	r1, [r7, #24]
 8003898:	7812      	ldrb	r2, [r2, #0]
 800389a:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1f3      	bne.n	800388c <ts_formatstring+0xa2>
					}
				}
				break;
 80038a4:	e01c      	b.n	80038e0 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	1d1a      	adds	r2, r3, #4
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	6819      	ldr	r1, [r3, #0]
 80038ae:	f107 030c 	add.w	r3, r7, #12
 80038b2:	220a      	movs	r2, #10
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff ff4f 	bl	8003758 <ts_itoa>
				break;
 80038ba:	e011      	b.n	80038e0 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	1d1a      	adds	r2, r3, #4
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4619      	mov	r1, r3
 80038c6:	f107 030c 	add.w	r3, r7, #12
 80038ca:	2210      	movs	r2, #16
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff ff43 	bl	8003758 <ts_itoa>
				break;
 80038d2:	e005      	b.n	80038e0 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	1c5a      	adds	r2, r3, #1
 80038d8:	60fa      	str	r2, [r7, #12]
 80038da:	2225      	movs	r2, #37	; 0x25
 80038dc:	701a      	strb	r2, [r3, #0]
				  break;
 80038de:	bf00      	nop
			}
			fmt++;
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	3301      	adds	r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	e007      	b.n	80038f8 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	60fa      	str	r2, [r7, #12]
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	1c51      	adds	r1, r2, #1
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	7812      	ldrb	r2, [r2, #0]
 80038f6:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f47f af7d 	bne.w	80037fc <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	461a      	mov	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	1ad3      	subs	r3, r2, r3
}
 8003910:	4618      	mov	r0, r3
 8003912:	3720      	adds	r7, #32
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
	int length = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8003926:	e081      	b.n	8003a2c <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	2b25      	cmp	r3, #37	; 0x25
 800392e:	d177      	bne.n	8003a20 <ts_formatlength+0x108>
		{
			++fmt;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3301      	adds	r3, #1
 8003934:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	3b58      	subs	r3, #88	; 0x58
 800393c:	2b20      	cmp	r3, #32
 800393e:	d86a      	bhi.n	8003a16 <ts_formatlength+0xfe>
 8003940:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <ts_formatlength+0x30>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003a09 	.word	0x08003a09
 800394c:	08003a17 	.word	0x08003a17
 8003950:	08003a17 	.word	0x08003a17
 8003954:	08003a17 	.word	0x08003a17
 8003958:	08003a17 	.word	0x08003a17
 800395c:	08003a17 	.word	0x08003a17
 8003960:	08003a17 	.word	0x08003a17
 8003964:	08003a17 	.word	0x08003a17
 8003968:	08003a17 	.word	0x08003a17
 800396c:	08003a17 	.word	0x08003a17
 8003970:	08003a17 	.word	0x08003a17
 8003974:	080039cd 	.word	0x080039cd
 8003978:	080039db 	.word	0x080039db
 800397c:	08003a17 	.word	0x08003a17
 8003980:	08003a17 	.word	0x08003a17
 8003984:	08003a17 	.word	0x08003a17
 8003988:	08003a17 	.word	0x08003a17
 800398c:	080039db 	.word	0x080039db
 8003990:	08003a17 	.word	0x08003a17
 8003994:	08003a17 	.word	0x08003a17
 8003998:	08003a17 	.word	0x08003a17
 800399c:	08003a17 	.word	0x08003a17
 80039a0:	08003a17 	.word	0x08003a17
 80039a4:	08003a17 	.word	0x08003a17
 80039a8:	08003a17 	.word	0x08003a17
 80039ac:	08003a17 	.word	0x08003a17
 80039b0:	08003a17 	.word	0x08003a17
 80039b4:	080039e9 	.word	0x080039e9
 80039b8:	08003a17 	.word	0x08003a17
 80039bc:	080039db 	.word	0x080039db
 80039c0:	08003a17 	.word	0x08003a17
 80039c4:	08003a17 	.word	0x08003a17
 80039c8:	08003a09 	.word	0x08003a09
			{
			  case 'c':
		  		  va_arg(va, int);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	3304      	adds	r3, #4
 80039d0:	603b      	str	r3, [r7, #0]
				  ++length;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3301      	adds	r3, #1
 80039d6:	60fb      	str	r3, [r7, #12]
				  break;
 80039d8:	e025      	b.n	8003a26 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	330b      	adds	r3, #11
 80039de:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	3304      	adds	r3, #4
 80039e4:	603b      	str	r3, [r7, #0]
				  break;
 80039e6:	e01e      	b.n	8003a26 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	1d1a      	adds	r2, r3, #4
 80039ec:	603a      	str	r2, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 80039f2:	e002      	b.n	80039fa <ts_formatlength+0xe2>
			  			  ++length;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	3301      	adds	r3, #1
 80039f8:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	60ba      	str	r2, [r7, #8]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f6      	bne.n	80039f4 <ts_formatlength+0xdc>
			  	  }
				  break;
 8003a06:	e00e      	b.n	8003a26 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3308      	adds	r3, #8
 8003a0c:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	3304      	adds	r3, #4
 8003a12:	603b      	str	r3, [r7, #0]
				  break;
 8003a14:	e007      	b.n	8003a26 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	60fb      	str	r3, [r7, #12]
				  break;
 8003a1c:	bf00      	nop
 8003a1e:	e002      	b.n	8003a26 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3301      	adds	r3, #1
 8003a24:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	3301      	adds	r3, #1
 8003a2a:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f47f af79 	bne.w	8003928 <ts_formatlength+0x10>
	}
	return length;
 8003a36:	68fb      	ldr	r3, [r7, #12]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <printf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int printf(const char *fmt, ...)
{
 8003a44:	b40f      	push	{r0, r1, r2, r3}
 8003a46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
	int length = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8003a52:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a56:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8003a58:	6839      	ldr	r1, [r7, #0]
 8003a5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a5c:	f7ff ff5c 	bl	8003918 <ts_formatlength>
 8003a60:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8003a62:	466b      	mov	r3, sp
 8003a64:	461e      	mov	r6, r3
		char buf[length];
 8003a66:	68f9      	ldr	r1, [r7, #12]
 8003a68:	1e4b      	subs	r3, r1, #1
 8003a6a:	60bb      	str	r3, [r7, #8]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f04f 0300 	mov.w	r3, #0
 8003a74:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8003a78:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8003a7c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8003a80:	460b      	mov	r3, r1
 8003a82:	461a      	mov	r2, r3
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	00dd      	lsls	r5, r3, #3
 8003a8a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003a8e:	00d4      	lsls	r4, r2, #3
 8003a90:	460b      	mov	r3, r1
 8003a92:	3307      	adds	r3, #7
 8003a94:	08db      	lsrs	r3, r3, #3
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	ebad 0d03 	sub.w	sp, sp, r3
 8003a9c:	466b      	mov	r3, sp
 8003a9e:	3300      	adds	r3, #0
 8003aa0:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8003aa2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003aa6:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff fe9b 	bl	80037ea <ts_formatstring>
 8003ab4:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	4619      	mov	r1, r3
 8003abc:	2001      	movs	r0, #1
 8003abe:	f7ff fd7b 	bl	80035b8 <_write>
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ad2:	b004      	add	sp, #16
 8003ad4:	4770      	bx	lr
	...

08003ad8 <__libc_init_array>:
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	4e0d      	ldr	r6, [pc, #52]	; (8003b10 <__libc_init_array+0x38>)
 8003adc:	4c0d      	ldr	r4, [pc, #52]	; (8003b14 <__libc_init_array+0x3c>)
 8003ade:	1ba4      	subs	r4, r4, r6
 8003ae0:	10a4      	asrs	r4, r4, #2
 8003ae2:	2500      	movs	r5, #0
 8003ae4:	42a5      	cmp	r5, r4
 8003ae6:	d109      	bne.n	8003afc <__libc_init_array+0x24>
 8003ae8:	4e0b      	ldr	r6, [pc, #44]	; (8003b18 <__libc_init_array+0x40>)
 8003aea:	4c0c      	ldr	r4, [pc, #48]	; (8003b1c <__libc_init_array+0x44>)
 8003aec:	f000 f868 	bl	8003bc0 <_init>
 8003af0:	1ba4      	subs	r4, r4, r6
 8003af2:	10a4      	asrs	r4, r4, #2
 8003af4:	2500      	movs	r5, #0
 8003af6:	42a5      	cmp	r5, r4
 8003af8:	d105      	bne.n	8003b06 <__libc_init_array+0x2e>
 8003afa:	bd70      	pop	{r4, r5, r6, pc}
 8003afc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b00:	4798      	blx	r3
 8003b02:	3501      	adds	r5, #1
 8003b04:	e7ee      	b.n	8003ae4 <__libc_init_array+0xc>
 8003b06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b0a:	4798      	blx	r3
 8003b0c:	3501      	adds	r5, #1
 8003b0e:	e7f2      	b.n	8003af6 <__libc_init_array+0x1e>
 8003b10:	08003bd8 	.word	0x08003bd8
 8003b14:	08003bd8 	.word	0x08003bd8
 8003b18:	08003bd8 	.word	0x08003bd8
 8003b1c:	08003bdc 	.word	0x08003bdc

08003b20 <memcpy>:
 8003b20:	b510      	push	{r4, lr}
 8003b22:	1e43      	subs	r3, r0, #1
 8003b24:	440a      	add	r2, r1
 8003b26:	4291      	cmp	r1, r2
 8003b28:	d100      	bne.n	8003b2c <memcpy+0xc>
 8003b2a:	bd10      	pop	{r4, pc}
 8003b2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b34:	e7f7      	b.n	8003b26 <memcpy+0x6>

08003b36 <memset>:
 8003b36:	4402      	add	r2, r0
 8003b38:	4603      	mov	r3, r0
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d100      	bne.n	8003b40 <memset+0xa>
 8003b3e:	4770      	bx	lr
 8003b40:	f803 1b01 	strb.w	r1, [r3], #1
 8003b44:	e7f9      	b.n	8003b3a <memset+0x4>
 8003b46:	0000      	movs	r0, r0
 8003b48:	454c4449 	.word	0x454c4449
 8003b4c:	00000000 	.word	0x00000000
 8003b50:	20726d54 	.word	0x20726d54
 8003b54:	00637653 	.word	0x00637653
 8003b58:	51726d54 	.word	0x51726d54
 8003b5c:	00000000 	.word	0x00000000
 8003b60:	66617254 	.word	0x66617254
 8003b64:	20636966 	.word	0x20636966
 8003b68:	776f6c46 	.word	0x776f6c46
 8003b6c:	00000000 	.word	0x00000000
 8003b70:	66617254 	.word	0x66617254
 8003b74:	20636966 	.word	0x20636966
 8003b78:	656e6547 	.word	0x656e6547
 8003b7c:	6f746172 	.word	0x6f746172
 8003b80:	00000072 	.word	0x00000072
 8003b84:	66617254 	.word	0x66617254
 8003b88:	20636966 	.word	0x20636966
 8003b8c:	6867694c 	.word	0x6867694c
 8003b90:	00000074 	.word	0x00000074
 8003b94:	74737953 	.word	0x74737953
 8003b98:	44206d65 	.word	0x44206d65
 8003b9c:	6c707369 	.word	0x6c707369
 8003ba0:	00007961 	.word	0x00007961
 8003ba4:	00000008 	.word	0x00000008
 8003ba8:	00000303 	.word	0x00000303
 8003bac:	00000147 	.word	0x00000147
 8003bb0:	00000301 	.word	0x00000301
 8003bb4:	00000080 	.word	0x00000080
 8003bb8:	00000302 	.word	0x00000302
 8003bbc:	000a6425 	.word	0x000a6425

08003bc0 <_init>:
 8003bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc2:	bf00      	nop
 8003bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bc6:	bc08      	pop	{r3}
 8003bc8:	469e      	mov	lr, r3
 8003bca:	4770      	bx	lr

08003bcc <_fini>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	bf00      	nop
 8003bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bd2:	bc08      	pop	{r3}
 8003bd4:	469e      	mov	lr, r3
 8003bd6:	4770      	bx	lr
