
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="杰哥的{运维,编程,调板子}小笔记">
      
      
      
        <link rel="canonical" href="https://jia.je/category/hardware/">
      
      
        <link rel="prev" href="../devops/">
      
      
        <link rel="next" href="../life/">
      
      
        <link rel="alternate" type="application/rss+xml" title="RSS 订阅" href="../../feed_rss_created.xml">
        <link rel="alternate" type="application/rss+xml" title="已更新内容的 RSS 订阅" href="../../feed_rss_updated.xml">
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.2, mkdocs-material-9.2.0-b3">
    
    
      
        <title>hardware - 杰哥的{运维,编程,调板子}小笔记</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.83068744.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      
  


  
  

<script id="__analytics">function __md_analytics(){function n(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],n("js",new Date),n("config","G-3109FRSVTT"),document.addEventListener("DOMContentLoaded",function(){document.forms.search&&document.forms.search.query.addEventListener("blur",function(){this.value&&n("event","search",{search_term:this.value})}),document$.subscribe(function(){var a=document.forms.feedback;if(void 0!==a)for(var e of a.querySelectorAll("[type=submit]"))e.addEventListener("click",function(e){e.preventDefault();var t=document.location.pathname,e=this.getAttribute("data-md-value");n("event","feedback",{page:t,data:e}),a.firstElementChild.disabled=!0;e=a.querySelector(".md-feedback__note [data-md-value='"+e+"']");e&&(e.hidden=!1)}),a.hidden=!1}),location$.subscribe(function(e){n("config","G-3109FRSVTT",{page_path:e.pathname})})});var e=document.createElement("script");e.async=!0,e.src="https://www.googletagmanager.com/gtag/js?id=G-3109FRSVTT",document.getElementById("__analytics").insertAdjacentElement("afterEnd",e)}</script>
  
    <script>"undefined"!=typeof __md_analytics&&__md_analytics()</script>
  

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#hardware" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../.." title="杰哥的{运维,编程,调板子}小笔记" class="md-header__button md-logo" aria-label="杰哥的{运维,编程,调板子}小笔记" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            杰哥的{运维,编程,调板子}小笔记
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              hardware
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="标签" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link">
        
  
    
  
  博客

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../about/" class="md-tabs__link">
        
  
    
  
  关于

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../open-source-contributions/" class="md-tabs__link">
        
  
    
  
  开源

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../tags/" class="md-tabs__link">
        
  
    
  
  标签

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="/kb/" class="md-tabs__link">
        
  
    
  
  知识库

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../series/" class="md-tabs__link">
        
  
    
  
  系列

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../projects/README.md" class="md-tabs__link">
        
  
    
  
  项目

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../tools/" class="md-tabs__link">
        
  
    
  
  工具

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="/feed.xml" class="md-tabs__link">
        
  
    
  
  订阅

      </a>
    </li>
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../archive/2023/" class="md-tabs__link">
          
  
  归档

        </a>
      </li>
    
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../crypto/" class="md-tabs__link">
          
  
  分类

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="杰哥的{运维,编程,调板子}小笔记" class="md-nav__button md-logo" aria-label="杰哥的{运维,编程,调板子}小笔记" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    杰哥的{运维,编程,调板子}小笔记
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    博客
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../about/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    关于
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../open-source-contributions/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    开源
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../tags/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    标签
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="/kb/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    知识库
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../series/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    系列
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../projects/README.md" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    项目
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    工具
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="/feed.xml" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    订阅
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_10" >
        
          <label class="md-nav__link" for="__nav_10" id="__nav_10_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    归档
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_10">
            <span class="md-nav__icon md-icon"></span>
            归档
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2023/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2023
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2022/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2022
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2021/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2021
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2020/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2020
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2019/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2019
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2018/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2018
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2017/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2017
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2016/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2016
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../../archive/2014/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2014
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
    
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
        
        
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_11" checked>
        
          <label class="md-nav__link" for="__nav_11" id="__nav_11_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    分类
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_11_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_11">
            <span class="md-nav__icon md-icon"></span>
            分类
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../crypto/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    crypto
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../csdn/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    csdn
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../ctf/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    ctf
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../devops/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    devops
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    hardware
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    hardware
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#组装一台采用龙芯-3a6000-cpu-的主机" class="md-nav__link">
    组装一台采用龙芯 3A6000 CPU 的主机
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#loongarch-初尝试" class="md-nav__link">
    LoongArch 初尝试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#使用-jlink-操作-spi-nor-flash" class="md-nav__link">
    使用 JLink 操作 SPI NOR Flash
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#i2c-协议" class="md-nav__link">
    I2C 协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#spi-协议" class="md-nav__link">
    SPI 协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-litex-中使用-uart-over-jtag" class="md-nav__link">
    在 LiteX 中使用 UART over JTAG
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dram-的拓扑和训练" class="md-nav__link">
    DRAM 的拓扑和训练
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-arty-a7-上用-litex-和-vexriscv-跑-linux" class="md-nav__link">
    在 Arty A7 上用 LiteX 和 VexRiscv 跑 Linux
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ram-读写冲突" class="md-nav__link">
    RAM 读写冲突
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#firtool-尝试" class="md-nav__link">
    firtool 尝试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#单核处理器的协同仿真" class="md-nav__link">
    单核处理器的协同仿真
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#80211-学习" class="md-nav__link">
    802.11 学习
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#数字调制" class="md-nav__link">
    数字调制
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-linux-上使用-netgear-a6210-usb-无线网卡" class="md-nav__link">
    在 Linux 上使用 Netgear A6210 USB 无线网卡
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chi-学习笔记" class="md-nav__link">
    CHI 学习笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#intel-处理器" class="md-nav__link">
    Intel 处理器
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#amd-处理器" class="md-nav__link">
    AMD 处理器
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pcie-bifurcation" class="md-nav__link">
    PCIe Bifurcation
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#acpi-学习笔记" class="md-nav__link">
    ACPI 学习笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#infiniband-学习笔记" class="md-nav__link">
    InfiniBand 学习笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#升级-mellanox-网卡固件" class="md-nav__link">
    升级 Mellanox 网卡固件
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cxl-学习笔记" class="md-nav__link">
    CXL 学习笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pcie-学习笔记" class="md-nav__link">
    PCIe 学习笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-gnuradio-companion-中收听-fm-广播" class="md-nav__link">
    在 GNURadio Companion 中收听 FM 广播
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学wishbone-总线协议" class="md-nav__link">
    「教学」Wishbone 总线协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学异步-sram-时序" class="md-nav__link">
    「教学」异步 SRAM 时序
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学ace-缓存一致性协议" class="md-nav__link">
    「教学」ACE 缓存一致性协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#向-rocket-chip-添加自定义调试信号" class="md-nav__link">
    向 Rocket Chip 添加自定义调试信号
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学内存认证算法" class="md-nav__link">
    「教学」内存认证算法
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#tilelink-总线协议分析" class="md-nav__link">
    TileLink 总线协议分析
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#试用沁恒-ch32v307-评估板" class="md-nav__link">
    试用沁恒 CH32V307 评估板
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#导出-vivado-下载-bitstream-的-svf-文件" class="md-nav__link">
    导出 Vivado 下载 Bitstream 的 SVF 文件
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#浅谈乱序执行-cpu二" class="md-nav__link">
    浅谈乱序执行 CPU（二）
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#用-sv2vyosys-把-fpnew-转为-verilog-网表" class="md-nav__link">
    用 sv2v+yosys 把 fpnew 转为 verilog 网表
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synopsys-design-compiler-综合实践" class="md-nav__link">
    Synopsys Design Compiler 综合实践
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#openroad-flow-初尝试" class="md-nav__link">
    OpenROAD Flow 初尝试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#通过-jtag-对-vcu128-上的-rocket-chip-进行调试" class="md-nav__link">
    通过 JTAG 对 VCU128 上的 Rocket Chip 进行调试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#分析-rocket-chip-中-diplomacy-系统" class="md-nav__link">
    分析 Rocket Chip 中 Diplomacy 系统
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chisel3-cookbook" class="md-nav__link">
    Chisel3 Cookbook
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学缓存一致性协议分析" class="md-nav__link">
    「教学」缓存一致性协议分析
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dram-在-kintex-7-fpga-上内部-vref-的性能问题" class="md-nav__link">
    DRAM 在 Kintex 7 FPGA 上内部 Vref 的性能问题
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学dram-结构和特性" class="md-nav__link">
    「教学」DRAM 结构和特性
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学risc-v-debug-协议" class="md-nav__link">
    「教学」RISC-V Debug 协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#manycore-处理器架构分析" class="md-nav__link">
    Manycore 处理器架构分析
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sunway-处理器架构分析" class="md-nav__link">
    Sunway 处理器架构分析
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#移植系统到-rocket-chip-on-vcu128" class="md-nav__link">
    移植系统到 Rocket Chip on VCU128
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#教学axi-quad-spi-时序分析" class="md-nav__link">
    「教学」AXI Quad SPI 时序分析
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#浅谈乱序执行-cpu" class="md-nav__link">
    浅谈乱序执行 CPU
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#硬盘相关的概念" class="md-nav__link">
    硬盘相关的概念
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#linksys-e8450-openwrt-配置-w-80211ax" class="md-nav__link">
    Linksys E8450 OpenWRT 配置 w/ 802.11ax
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pcb-笔记" class="md-nav__link">
    PCB 笔记
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#skid-buffer" class="md-nav__link">
    Skid Buffer
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#以太网的物理接口" class="md-nav__link">
    以太网的物理接口
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#arm-m1-macbook-air-开箱" class="md-nav__link">
    ARM M1 MacBook Air 开箱
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fido-u2ffido2-和-ctap-的关系" class="md-nav__link">
    FIDO U2F、FIDO2 和 CTAP 的关系
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mifare-classic-上配置-ndef" class="md-nav__link">
    MIFARE Classic 上配置 NDEF
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在命令行中进行-vivado-仿真" class="md-nav__link">
    在命令行中进行 Vivado 仿真
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-rocket-chip-上挂接-tlram" class="md-nav__link">
    在 Rocket Chip 上挂接 TLRAM
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#通过-bscan-jtag-对-rocket-chip-进行调试" class="md-nav__link">
    通过 BSCAN JTAG 对 Rocket Chip 进行调试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-vivado-中对-chisel3-产生的-verilog-代码仿真" class="md-nav__link">
    在 Vivado 中对 chisel3 产生的 verilog 代码仿真
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-macos-烧写-artix7-fpga" class="md-nav__link">
    在 macOS 烧写 Artix7 FPGA
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#研究-rocket-chip-的-bscan-调试原理" class="md-nav__link">
    研究 Rocket Chip 的 BSCAN 调试原理
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#用-pulseview-配合-dslogic-调试-spi-flash" class="md-nav__link">
    用 PulseView 配合 DSLogic 调试 SPI Flash
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-fpga-上实现路由器3" class="md-nav__link">
    在 FPGA 上实现路由器（3）
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-fpga-上实现路由器2" class="md-nav__link">
    在 FPGA 上实现路由器（2）
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-fpga-上实现路由器" class="md-nav__link">
    在 FPGA 上实现路由器
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#向咸鱼派写入-archlinuxarm" class="md-nav__link">
    向咸鱼派写入 ArchlinuxARM
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#咸鱼派的启动配置" class="md-nav__link">
    咸鱼派的启动配置
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在荔枝糖lichee-tang上初次体验-fpga" class="md-nav__link">
    在荔枝糖（Lichee Tang）上初次体验 FPGA
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#在-macos-上读取移动硬盘的-smart-信息" class="md-nav__link">
    在 macOS 上读取移动硬盘的 S.M.A.R.T. 信息
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../life/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    life
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../logo/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    logo
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../meta/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    meta
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../misc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    misc
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../networking/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    networking
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../news/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    news
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../os/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    os
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../others/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    others
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../programming/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    programming
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../software/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    software
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../speech/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    speech
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../system/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    system
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="../unboxing/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    unboxing
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
  <div class="md-content" data-md-component="content">
    <div class="md-content__inner">
      <header class="md-typeset">
        <h1 id="hardware">hardware<a class="headerlink" href="#hardware" title="Permanent link">&para;</a></h1>
      </header>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-08-10 00:00:00">2023年8月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 7 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="组装一台采用龙芯-3a6000-cpu-的主机"><a class="toclink" href="../../hardware/2023/08/10/diy-ls3a6000-machine/">组装一台采用龙芯 3A6000 CPU 的主机</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/08/10/diy-ls3a6000-machine/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近买到了龙芯 3A6000 以及配套主板，在此记录我组装台式机的过程，以及在其上的体验。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/08/10/diy-ls3a6000-machine/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-06-12 00:00:00">2023年6月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 19 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="loongarch-初尝试"><a class="toclink" href="../../hardware/2023/06/12/try-loongarch/">LoongArch 初尝试</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/06/12/try-loongarch/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近应龙芯要求把监控程序移植到了 LoongArch 32 Reduced 架构上，趁此机会体验了一下 LoongArch 相关的软件和系统。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/06/12/try-loongarch/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-08 00:00:00">2023年5月8日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="使用-jlink-操作-spi-nor-flash"><a class="toclink" href="../../hardware/2023/05/08/jlink-spi-nor-flash/">使用 JLink 操作 SPI NOR Flash</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/05/08/jlink-spi-nor-flash/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近设计了一款 <a href="https://github.com/jiegec/PMOD-SPI-NOR-FLASH">PMOD SPI NOR Flash</a> 扩展板，搭载了 W25Q128 SPI NOR Flash 芯片。在 jlc 生产回来以后，通过 JLink 连接到电脑上进行测试，看看是否可以用 JLink 操作 SPI NOR Flash。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/05/08/jlink-spi-nor-flash/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-03 00:00:00">2023年5月3日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 8 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="i2c-协议"><a class="toclink" href="../../hardware/2023/05/03/i2c/">I2C 协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/i2c.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/05/03/i2c/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近数设课上，同学们开始购买外设，其中就涉及到 I2C 协议，因此顺带写一下 I2C 协议的教程，帮助同学们进行理解。</p>
<h3 id="接口"><a class="toclink" href="../../hardware/2023/05/03/i2c/#%C3%A6%C2%8E%C2%A5%C3%A5%C2%8F%C2%A3">接口</a></h3>
<p>I2C 协议涉及到两个信号：</p>
<ul>
<li>SCL: 时钟信号，Master -&gt; Slave</li>
<li>SDA：数据信号，Master &lt;-&gt; Slave</li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2023/05/03/i2c/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-26 00:00:00">2023年4月26日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="spi-协议"><a class="toclink" href="../../hardware/2023/04/26/spi/">SPI 协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/spi.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/04/26/spi/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近数设课上，同学们开始购买外设，其中就涉及到 SPI 协议，因此顺带写一下 SPI 协议的教程，帮助同学们进行理解。</p>
<h3 id="接口"><a class="toclink" href="../../hardware/2023/04/26/spi/#%C3%A6%C2%8E%C2%A5%C3%A5%C2%8F%C2%A3">接口</a></h3>
<p>SPI 协议涉及到四个信号：</p>
<ul>
<li>SCLK: 时钟信号，Master -&gt; Slave</li>
<li>MOSI：数据信号，Master -&gt; Slave</li>
<li>MISO：数据信号，Slave -&gt; Master</li>
<li>CS：芯片使能，一般是低有效</li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/26/spi/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-24 00:00:00">2023年4月24日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-litex-中使用-uart-over-jtag"><a class="toclink" href="../../hardware/2023/04/24/litex-uart-over-jtag/">在 LiteX 中使用 UART over JTAG</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/04/24/litex-uart-over-jtag/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>在给 Alinx AX7021 适配 LiteX 的时候，遇到一个问题：PL 上没有连接串口，只有 PS 连接了串口，如果用 RISC-V 软核的话，就会面临无串口可用的情况，除非在扩展 IO 上自己定义一个串口。</p>
<p>因此研究了一下 LiteX 自带的 UART over JTAG 功能，在 Alinx AX7021 中调试出来了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/24/litex-uart-over-jtag/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-20 00:00:00">2023年4月20日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 13 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="dram-的拓扑和训练"><a class="toclink" href="../../hardware/2023/04/20/dram-topology-training/">DRAM 的拓扑和训练</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/sdram.html">知识库</a>中。</p>
<h3 id="dram-training"><a class="toclink" href="../../hardware/2023/04/20/dram-topology-training/#dram-training">DRAM Training</a></h3>
<p>DRAM 一直有一个比较麻烦的初始化过程，就是 DRAM Training，其中很重要的一步就是计算出各个数据线相对于时钟的偏移（skew）。这个偏移是怎么来的呢？</p>
<p>我们知道，对于 SRAM，如果想要更多的位宽，只需要把地址线和控制信号连接到多个 SRAM 上，然后把 SRAM 的数据信号并行连接到 FPGA 上就可以了，但是前提是要尽量保证等长，否则一样有偏移的问题。DRAM 也是采用类似的方法进行扩展的，但是 DRAM 通常需要并行连接很多个芯片，例如 8 个 x8 的芯片的合并成一个 64 位的 DDR SDRAM。此时数据线依然是并行连接，但是地址线和控制信号就出现了走线困难：很难在那么小的空间里，等长地把地址和控制信号分布到各个芯片上，而且还有信号完整性的问题。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/20/dram-topology-training/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-19 00:00:00">2023年4月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-arty-a7-上用-litex-和-vexriscv-跑-linux"><a class="toclink" href="../../hardware/2023/04/19/litex-digilent-arty-a7/">在 Arty A7 上用 LiteX 和 VexRiscv 跑 Linux</a></h2>
<p>Arty A7 是一款 Digilent 出品的 FPGA 开发板，为了在它上面跑 Linux，可以用 LiteX 生成由 VexRiscv 作为 RISC-V 核心的 SoC，最后可以在开发板上把 Linux 跑起来。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/19/litex-digilent-arty-a7/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-07 00:00:00">2023年4月7日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="ram-读写冲突"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/">RAM 读写冲突</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>在 FPGA 或者 ASIC 中，通常都需要使用 RAM，通过读口、写口或者读写口来进行访问。常见的配置有单读写口（1RW），一读一写（1R1W）等等，读口通常有 1 个周期的延时。那么，如果在同一个周期内，读口和写口访问了同一个地址，会发生什么呢？可能会想到几种情况：</p>
<ol>
<li>读和写都失败，读出的数据未定义，数据没写进去</li>
<li>数据写进去了，读出的数据未定义</li>
<li>数据写进去了，读出了写之前的旧数据</li>
<li>数据写进去了，读出了同一个周期写入的新数据</li>
</ol>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/07/ram-read-write-collision/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-04 00:00:00">2023年4月4日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="firtool-尝试"><a class="toclink" href="../../hardware/2023/04/04/firtool/">firtool 尝试</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/04/04/firtool/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>Chisel 3.6 很快就要发布了（目前最新版本是 3.6.0-RC2），这个大版本的主要更新内容就是引入了 CIRCT 的 firtool 作为 FIRRTL 到 Verilog 的转换流程：</p>
<div class="language-text highlight"><pre><span></span><code>The primary change in Chisel v3.6.0 is the transition from the Scala FIRRTL
Compiler to the new MLIR FIRRTL Compiler. This will have a minimal impact on
typical Chisel user APIs but a large impact on custom compiler flows. For
more information, please see the ROADMAP.
</code></pre></div>
<p>因此提前测试一下 firtool，看看其和 Scala FIRRTL Compiler 有哪些区别，是否有更好的输出。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/04/04/firtool/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-03-23 00:00:00">2023年3月23日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="单核处理器的协同仿真"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/">单核处理器的协同仿真</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>今年的龙芯杯又开始报名了，我来写一篇关于协同仿真（cosim）的博客蹭蹭热度。下面的内容参考了一些已有的协同仿真的框架，例如 <a href="https://ibex-core.readthedocs.io/en/latest/03_reference/cosim.html">ibex co-sim</a> 和 <a href="https://github.com/OpenXiangShan/difftest">OpenXiangShan/difftest</a>。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/03/23/core-cosim/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-03-20 00:00:00">2023年3月20日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="80211-学习"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/">802.11 学习</a></h2>
<p>本文的内容已经整合到<a href="/kb/networking/wlan.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在学习 802.11，在博客上记录一下我的学习过程。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/03/20/wireless-network/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-03-19 00:00:00">2023年3月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="数字调制"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/">数字调制</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在学习 802.11，需要学习很多数字调制相关的知识，因此自学了一下通信原理。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/03/19/digital-modulation/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-02-26 00:00:00">2023年2月26日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-linux-上使用-netgear-a6210-usb-无线网卡"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/">在 Linux 上使用 Netgear A6210 USB 无线网卡</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近要让一台 Linux 机器连接无线网，所以要买一个对 Linux 支持比较好的 USB 无线网卡。以前曾经用过一些 USB 无线网卡，但对 Linux 的支持大多不好，要么是需要 out of tree module，要么就忽然不能工作。因此前期的调研十分重要。</p>
<h3 id="挑选-usb-无线网卡"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#%C3%A6%C2%8C%C2%91%C3%A9%C2%80%C2%89-usb-%C3%A6%C2%97%C2%A0%C3%A7%C2%BA%C2%BF%C3%A7%C2%BD%C2%91%C3%A5%C2%8D%C2%A1">挑选 USB 无线网卡</a></h3>
<p>在调研的时候，发现了 <a href="https://github.com/morrownr/USB-WiFi">morrownr/USB-WiFi</a> 仓库，里面总结了一些 Linux 支持比较好的 USB 无线网卡，由于是外国人写的，所以里面很多型号在国内都买不到，但实际上 USB 无线网卡的芯片组一般就是那些，所以需要先确定芯片组，再根据芯片组找对应的 USB 无线网卡。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-01-12 00:00:00">2023年1月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="chi-学习笔记"><a class="toclink" href="../../hardware/2023/01/12/chi-notes/">CHI 学习笔记</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/cache_coherence_protocol.html">知识库</a>中。</p>
<h3 id="chi-介绍"><a class="toclink" href="../../hardware/2023/01/12/chi-notes/#chi-%C3%A4%C2%BB%C2%8B%C3%A7%C2%BB%C2%8D">CHI 介绍</a></h3>
<p>CHI 协议是 AMBA 5 标准中的缓存一致性协议，前身是 ACE 协议。最新的 CHI 标准可以从 <a href="https://developer.arm.com/documentation/ihi0050/latest">AMBA 5 CHI Architecture Specification</a> 处下载。</p>
<p>相比 AXI，CHI 更加复杂，进行了分层：协议层，物理层和链路层。因此，CHI 适用于片上网络，支持根据 Node ID 进行路由，而不像 AXI 那样只按照物理地址进行路由。CHI 的地位就相当于 Intel 的环形总线。CHI 也可以桥接到 CCIX 上，用 CCIX 连接 SMP 的的多个 Socket，或者连接支持 CCIX 的显卡等等。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/01/12/chi-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-01-11 00:00:00">2023年1月11日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="intel-处理器"><a class="toclink" href="../../hardware/2023/01/11/intel-cpu/">Intel 处理器</a></h2>
<h3 id="xeon-系列"><a class="toclink" href="../../hardware/2023/01/11/intel-cpu/#xeon-%C3%A7%C2%B3%C2%BB%C3%A5%C2%88%C2%97">Xeon 系列</a></h3>
<p><a href="https://www.intel.com/content/www/us/en/support/articles/000059657/processors/intel-xeon-processors.html">命名方式</a>：</p>
<ul>
<li>第一位数字：8-9 对应 Platinum，5-6 对应 Gold，4 对应 Silver，3 对应 Bronze</li>
<li>第二位数字：对应代次，1 对应 1st Generation，2 对应 2nd Generation，依此类推</li>
<li>第三位第四位数字：一般越大性能越好</li>
<li>后缀：H/L/M/N/P/Q/S/T/U/V/Y/Y+/+</li>
<li>L：大内存</li>
<li>M：媒体/大内存</li>
<li>N：网络</li>
<li>P：虚拟化，IaaS</li>
<li>Q: 水冷</li>
<li>S：存储/搜索</li>
<li>T：长寿命</li>
<li>U：单插槽</li>
<li>V：虚拟化，SaaS</li>
<li>Y: Speed Select</li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2023/01/11/intel-cpu/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-01-09 00:00:00">2023年1月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="amd-处理器"><a class="toclink" href="../../hardware/2023/01/09/amd-cpu/">AMD 处理器</a></h2>
<h3 id="ryzen-系列"><a class="toclink" href="../../hardware/2023/01/09/amd-cpu/#ryzen-%C3%A7%C2%B3%C2%BB%C3%A5%C2%88%C2%97">Ryzen 系列</a></h3>
<p>注：下表中省略了 PRO 前缀，部分型号有带 PRO 和不带 PRO 的版本，部分型号仅有带 PRO 的版本，部分型号没有带 PRO 的版本。</p>
<h4 id="ryzen-5000"><a class="toclink" href="../../hardware/2023/01/09/amd-cpu/#ryzen-5000">Ryzen 5000</a></h4>
<table>
<thead>
<tr>
<th>代号</th>
<th>用途</th>
<th>核显</th>
<th>插槽</th>
<th>微架构</th>
<th>型号</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vermeer</td>
<td>桌面</td>
<td>无</td>
<td>AM4</td>
<td>Zen 3</td>
<td>5950X/5945/5900(X)/5845/5800(X(3D))/5700X/5645/5600(X(3D))</td>
</tr>
<tr>
<td>Chagall</td>
<td>工作站</td>
<td>无</td>
<td>sWRX8</td>
<td>Zen 3</td>
<td>5995WX/5975WX/5965WX/5955WX/5945WX</td>
</tr>
<tr>
<td>Cezanne</td>
<td>桌面</td>
<td>GCN5</td>
<td>AM4</td>
<td>Zen 3</td>
<td>5750G(E)/5700G(E)/5650G(E)/5600G(E)/5500/5350G(E)/5300G(E)</td>
</tr>
<tr>
<td>Cezanne</td>
<td>笔记本</td>
<td>GCN5</td>
<td>FP6</td>
<td>Zen 3</td>
<td>5980HX/5980HS/5900HX/5900HS/5800H(S)/5800U/5600H(S)/5600U/5560U/5400U</td>
</tr>
<tr>
<td>Barceló</td>
<td>笔记本</td>
<td>GCN5</td>
<td>FP6</td>
<td>Zen 3</td>
<td>5825U/5825C/5625U/5625C/5425U/5425C/5125C</td>
</tr>
<tr>
<td>Lucienne</td>
<td>笔记本</td>
<td>GCN5</td>
<td>FP6</td>
<td>Zen 2</td>
<td>5700U/5500U/5300U</td>
</tr>
</tbody>
</table>
<p>注：Ryzen 5 5500 虽然代号是 Cezanne，但是去掉了核显。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/01/09/amd-cpu/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-01-05 00:00:00">2023年1月5日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="pcie-bifurcation"><a class="toclink" href="../../hardware/2023/01/05/pcie-bifurcation/">PCIe Bifurcation</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/pcie.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2023/01/05/pcie-bifurcation/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近看到两篇关于 PCIe Bifurcation 的文章：</p>
<ul>
<li><a href="https://www.bilibili.com/read/cv15596863">intel 部分桌面级 CPU 的 pcie 通道拆分另类低成本实现</a></li>
<li><a href="https://www.bilibili.com/read/cv16530665">Intel Alder Lake 12 代酷睿 CPU PCIe 拆分实现方法</a></li>
</ul>
<p>文章讲的是如何在 CPU 上进行跳线，从而实现 PCIe Bifurcation 的配置。正好借此机会来研究一下 PCIe Bifurcation。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2023/01/05/pcie-bifurcation/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-12-10 00:00:00">2022年12月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 34 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="acpi-学习笔记"><a class="toclink" href="../../hardware/2022/12/10/acpi-notes/">ACPI 学习笔记</a></h2>
<h3 id="标准"><a class="toclink" href="../../hardware/2022/12/10/acpi-notes/#%C3%A6%C2%A0%C2%87%C3%A5%C2%87%C2%86">标准</a></h3>
<p>ACPI 标准可以从<a href="https://uefi.org/specifications">官网</a>下载。</p>
<p>ACPI 的表现形式为一颗树加若干个表，表的结构比较规整，里面每个字段都有固定的含义。树的结点可能是属性，或者是一些函数。操作系统可以操作上面的属性，调用 ACPI 中的函数，来进行一些硬件相关的操作。ACPI 一般与主板密切相关，主板厂家配置好 ACPI 后，操作系统就不需要给每个主板都写一遍代码了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/12/10/acpi-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-12-06 00:00:00">2022年12月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="infiniband-学习笔记"><a class="toclink" href="../../hardware/2022/12/06/infiniband-notes/">InfiniBand 学习笔记</a></h2>
<p>本文的内容已经整合到<a href="/kb/networking/infiniband.html">知识库</a>中。</p>
<h3 id="概览"><a class="toclink" href="../../hardware/2022/12/06/infiniband-notes/#%C3%A6%C2%A6%C2%82%C3%A8%C2%A7%C2%88">概览</a></h3>
<p>InfiniBand 的网络分为两层，第一层是由 End Node 和 Switch 组成的 Subnet，第二层是由 Router 连接起来的若干个 Subnet。有点类似以太网以及 IP 的关系，同一个二层内通过 MAC 地址转发，三层间通过 IP 地址转发。</p>
<p>在 IB 网络中，End Node 一般是插在结点上的 IB 卡（Host Channel Adapter，HCA）或者是存储结点上的 Target Channel Adapter。End Node 之间通过 Switch 连接成一个 Subnet，由 Subnet Manager 给每个 Node 和 Switch 分配 Local ID，同一个 Subnet 中通过 LID（Local ID）来路由。但是 LID 位数有限，为了进一步扩展，可以用 Router 连接多个 Subnet，此时要通过 GID（Global ID）来路由。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/12/06/infiniband-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-11-23 00:00:00">2022年11月23日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="升级-mellanox-网卡固件"><a class="toclink" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/">升级 Mellanox 网卡固件</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近发现有一台机器，插上 ConnectX-4 IB 网卡后，内核模块可以识别到设备，但是无法使用，现象是 <code>ibstat</code> 等命令都看不到设备。降级 OFED 从 5.8 到 5.4 以后问题消失，所以认为可能是新的 OFED 与比较旧的固件版本有兼容性问题，所以尝试升级网卡固件。升级以后，问题就消失了。</p>
<h3 id="安装-mft"><a class="toclink" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#%C3%A5%C2%AE%C2%89%C3%A8%C2%A3%C2%85-mft">安装 MFT</a></h3>
<p>首先，在 https://network.nvidia.com/products/adapter-software/firmware-tools/ 下载 MFT，按照指示解压，安装后，启动 mst 服务，就可以使用 <code>mlxfwmanager</code> 得到网卡的型号以及固件版本：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-0-1"></a>Device Type: ConnectX4
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-0-2"></a>Description: Mellanox ConnectX-4 Single Port EDR PCIE Adapter LP
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-0-3"></a>PSID:        DEL2180110032
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-0-4"></a>Versions:    Current
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-0-5"></a>  FW         12.20.1820
</span></code></pre></div>
<h3 id="升级固件"><a class="toclink" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#%C3%A5%C2%8D%C2%87%C3%A7%C2%BA%C2%A7%C3%A5%C2%9B%C2%BA%C3%A4%C2%BB%C2%B6">升级固件</a></h3>
<p>从 PSID 可以看到，这是 DELL OEM 版本的网卡，可以在 https://network.nvidia.com/support/firmware/dell/ 处寻找最新固件，注意需要保证 PSID 一致，可以找到这个 PSID 的 DELL 固件地址：https://www.mellanox.com/downloads/firmware/fw-ConnectX4-rel-12_28_4512-06W1HY_0JJN39_Ax-FlexBoot-3.6.203.bin.zip。</p>
<p>下载以后，解压，然后就可以升级固件：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-1-1"></a>mlxfwmanager<span class="w"> </span>-u<span class="w"> </span>-i<span class="w"> </span>fw-ConnectX4-rel-12_28_4512-06W1HY_0JJN39_Ax-FlexBoot-3.6.203.bin
</span></code></pre></div>
<p>升级以后重启就工作了。</p>
<p>考虑到类似的情况之后还可能发生，顺便还升级了其他几台机器的网卡，下面是一个例子：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-2-1"></a>Device Type: ConnectX4
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-2-2"></a>Description: ConnectX-4 VPI adapter card; FDR IB (56Gb/s) and 40GbE; dual-port QSFP28; PCIe3.0 x8; ROHS R6
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-2-3"></a>PSID:        MT_2170110021
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-2-4"></a>Versions:    Current
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-2-5"></a>  FW         12.25.1020
</span></code></pre></div>
<p>注意这里的 PSID 是 MT_ 开头，说明是官方版本。这个型号可以在 https://network.nvidia.com/support/firmware/connectx4ib/ 找到最新的固件，注意 PSID 要正确，可以找到固件下载地址 https://www.mellanox.com/downloads/firmware/fw-ConnectX4-rel-12_28_2006-MCX454A-FCA_Ax-UEFI-14.21.17-FlexBoot-3.6.102.bin.zip。用同样的方法更新即可。</p>
<p>还有一个 ConnectX-3 的例子：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-3-1"></a>Device Type: ConnectX3
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-3-2"></a>Description: ConnectX-3 VPI adapter card; single-port QSFP; FDR IB (56Gb/s) and 40GigE; PCIe3.0 x8 8GT/s; RoHS R6
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-3-3"></a>PSID:        MT_1100120019
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-3-4"></a>Versions:    Current
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#__codelineno-3-5"></a>  FW         2.36.5150
</span></code></pre></div>
<p>ConnectX-3 系列的网卡固件可以在 https://network.nvidia.com/support/firmware/connectx3ib/ 找，根据 PSID，可以找到固件下载地址是 http://www.mellanox.com/downloads/firmware/fw-ConnectX3-rel-2_42_5000-MCX353A-FCB_A2-A5-FlexBoot-3.4.752.bin.zip。</p>
<h3 id="小结"><a class="toclink" href="../../hardware/2022/11/23/upgrade-mlnx-firmware/#%C3%A5%C2%B0%C2%8F%C3%A7%C2%BB%C2%93">小结</a></h3>
<p>如果遇到 Mellanox 网卡能识别 PCIe，但是不能使用，可以考虑降级 OFED 或者升级网卡固件。</p>
<p>可以用 mlxfwmanager 查看 PSID 和更新固件。根据 PSID，判断是 OEM（DELL）版本还是官方版本。如果是 OEM 版本，要到对应 OEM 的固件下载地址找，例如 https://network.nvidia.com/support/firmware/dell/；如果是官方版，在 https://network.nvidia.com/support/firmware/firmware-downloads/ 找。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/11/23/upgrade-mlnx-firmware/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-11-20 00:00:00">2022年11月20日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="cxl-学习笔记"><a class="toclink" href="../../hardware/2022/11/20/cxl-notes/">CXL 学习笔记</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/pcie.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/11/20/cxl-notes/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>前段时间学习了 PCIe，趁此机会，进一步学习一下密切相关的 CXL。</p>
<p>CXL 的标准是公开下载的：https://www.computeexpresslink.org/download-the-specification，我目前参考的是 2022 年 8 月 1 日的 CXL 3.0 版本。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/11/20/cxl-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-11-12 00:00:00">2022年11月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 20 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="pcie-学习笔记"><a class="toclink" href="../../hardware/2022/11/12/pcie-notes/">PCIe 学习笔记</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/pcie.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/11/12/pcie-notes/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在知乎上看到 <a href="https://www.zhihu.com/people/ljgibbs">LogicJitterGibbs</a> 的 <a href="https://zhuanlan.zhihu.com/p/447134701">资料整理：可以学习 1W 小时的 PCIe</a>，我跟着资料学习了一下，然后在这里记录一些我学习 PCIe 的笔记。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/11/12/pcie-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-10-24 00:00:00">2022年10月24日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-gnuradio-companion-中收听-fm-广播"><a class="toclink" href="../../hardware/2022/10/24/gnuradio-fm-radio/">在 GNURadio Companion 中收听 FM 广播</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/10/24/gnuradio-fm-radio/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>以前买过 RTL-SDR，用 Gqrx 做过收音机，当时还给 Homebrew 尝试提交过几个 sdr 相关的 <a href="https://github.com/Homebrew/legacy-homebrew/pulls?q=is%3Apr+author%3Ajiegec+">pr</a>，但是限于知识的缺乏，后来就没有再继续尝试了。</p>
<p>前两天，@OceanS2000 讲了一次 <a href="https://tuna.moe/event/2022/hacking-radio/">Tunight: 高级收音机使用入门</a>，又勾起了我的兴趣，所以我来尝试一下在 GNURadio Companion 中收听 FM 广播电台。</p>
<p>我没有上过无线电相关课程，所以下面有一些内容可能不正确或者不准确。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/10/24/gnuradio-fm-radio/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-06-19 00:00:00">2022年6月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学wishbone-总线协议"><a class="toclink" href="../../hardware/2022/06/19/wishbone/">「教学」Wishbone 总线协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/bus_protocol.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/06/19/wishbone/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在研究如何把 Wishbone 总线协议引入计算机组成原理课程，因此趁此机会学习了一下 Wishbone 的协议。</p>
<h3 id="总线"><a class="toclink" href="../../hardware/2022/06/19/wishbone/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BA%C2%BF">总线</a></h3>
<p>总线是什么？总线通常用于连接 CPU 和外设，为了更好的兼容性和可复用性，会想到能否设计一个统一的协议，其中 CPU 实现的是发起请求的一方（又称为 master），外设实现的是接收请求的一方（又称为 slave），那么如果要添加外设、或者替换 CPU 实现，都会变得比较简单，减少了许多适配的工作量。</p>
<p>那么，我们来思考一下，一个总线协议需要包括哪些内容？对于 CPU 来说，程序会读写内存，读写内存就需要以下几个信号传输到内存：</p>
<ol>
<li>地址（<code>addr</code>）：例如 32 位处理器就是 32 位地址，或者按照内存的大小计算地址线的宽度</li>
<li>数据（<code>w_data</code> 和 <code>r_data</code>）：分别是写数据和读数据，宽度通常为 32 位 或 64 位，也就是一个时钟周期可以传输的数据量</li>
<li>读还是写（<code>we</code>）：高表示写，低表示读</li>
<li>字节有效（<code>be</code>）：例如为了实现单字节写，虽然 <code>w_data</code> 可能是 32 位宽，但是实际写入的是其中的一个字节</li>
</ol>
<p>除了请求的内容以外，为了表示 CPU 想要发送请求，还需要添加 <code>valid</code> 信号：高表示发送请求，低表示不发送请求。很多时候，外设的速度比较慢，可能无法保证每个周期都可以处理请求，因此外设可以提供一个 <code>ready</code> 信号：当 <code>valid=1 &amp;&amp; ready=1</code> 的时候，发送并处理请求；当 <code>valid=1 &amp;&amp; ready=0</code> 的时候，表示外设还没有准备好，此时 CPU 需要一直保持 <code>valid=1</code> 不变，等到外设准备好后，<code>valid=1 &amp;&amp; ready=1</code> 请求生效。</p>
<p>简单总结一下上面的需求，可以得到 master 和 slave 端分别的信号列表。这次，我们在命名的时候用 <code>_o</code> 表示输出、<code>_i</code> 表示输入，可以得到 master 端（CPU 端）的信号：</p>
<ol>
<li><code>clock_i</code>：时钟输入</li>
<li><code>valid_o</code>：高表示 master 想要发送请求</li>
<li><code>ready_i</code>：高表示 slave 准备好处理请求</li>
<li><code>addr_o</code>：master 想要读写的地址</li>
<li><code>we_o</code>：master 想要读还是写</li>
<li><code>data_o</code>：master 想要写入的数据</li>
<li><code>be_o</code>：master 读写的字节使能，用于实现单字节写等</li>
<li><code>data_i</code>：slave 提供给 master 的读取的数据</li>
</ol>
<p>除了时钟都是输入以外，把上面其余的信号输入、输出对称一下，就可以得到 slave 端（外设端）的信号：</p>
<ol>
<li><code>clock_i</code>：时钟输入</li>
<li><code>valid_i</code>：高表示 master 想要发送请求</li>
<li><code>ready_o</code>：高表示 slave 准备好处理请求</li>
<li><code>addr_i</code>：master 想要读写的地址</li>
<li><code>we_i</code>：master 想要读还是写</li>
<li><code>data_i</code>：master 想要写入的数据</li>
<li><code>be_i</code>：master 读写的字节使能，用于实现单字节写等</li>
<li><code>data_o</code>：slave 提供给 master 的读取的数据</li>
</ol>
<p>根据我们上面设计的自研总线，可以绘制出下面的波形图（以 master 的信号为例）：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p.........", node: ".abcdefgh"},
      { name: "valid_o", wave: "0101.01..0"},
      { name: "ready_i", wave: "010.101..0"},
      { name: "addr_o", wave: "x=x=.x===x", data: ["0x01", "0x02", "0x03", "0x01", "0x02"]},
      { name: "we_o", wave: "x1x0.x101x"},
      { name: "data_o", wave: "x=xxxx=x=x", data: ["0x12", "0x56", "0x9a"]},
      { name: "be_o", wave: "x=x=.x=x=x", data: ["0x1", "0x1", "0x1", "0x1"]},
      { name: "data_i", wave: "xxxx=xx=xx", data: ["0x34", "0x12"]},
    ]
}</script>
<ul>
<li><code>a</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=1</code> 说明有请求发生，此时 <code>we_o=1</code> 说明是一个写操作，并且写入地址是 <code>addr_o=0x01</code>，写入的数据是 <code>data_o=0x12</code></li>
<li><code>b</code> 周期：此时 <code>valid_o=0 &amp;&amp; ready_i=0</code> 说明无事发生</li>
<li><code>c</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=0</code> 说明 master 想要从地址 0x02（<code>addr_o=0x02</code>）读取数据（<code>we_o=0</code>），但是 slave 没有接受（<code>ready_i=0</code>）</li>
<li><code>d</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=1</code> 说明有请求发生，master 从地址 0x02（<code>addr_o=0x02</code>）读取数据（<code>we_o=0</code>），读取的数据为 0x34（<code>data_i=0x34</code>）</li>
<li><code>e</code> 周期：此时 <code>valid_o=0 &amp;&amp; ready_i=0</code> 说明无事发生</li>
<li><code>f</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=1</code> 说明有请求发生，master 向地址 0x03（<code>addr_o=0x03</code>）写入数据（<code>we_o=1</code>），写入的数据为 0x56（<code>data_i=0x56</code>）</li>
<li><code>g</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=1</code> 说明有请求发生，master 从地址 0x01（<code>addr_o=0x01</code>）读取数据（<code>we_o=0</code>），读取的数据为 0x12（<code>data_i=0x12</code>）</li>
<li><code>h</code> 周期：此时 <code>valid_o=1 &amp;&amp; ready_i=1</code> 说明有请求发生，master 向地址 0x02（<code>addr_o=0x02</code>）写入数据（<code>we_o=1</code>），写入的数据为 0x9a（<code>data_i=0x9a</code>）</li>
</ul>
<p>从上面的波形中，可以有几点观察：</p>
<ol>
<li>master 想要发起请求的时候，就设置 <code>valid_o=1</code>；当 slave 可以接受请求的时候，就设置 <code>ready_i=1</code>；在 <code>valid_o=1 &amp;&amp; ready_i=1</code> 时视为一次请求</li>
<li>如果 master 发起请求，同时 slave 不能接收请求，即 <code>valid_o=1 &amp;&amp; ready_i=0</code>，此时 master 要保持 <code>addr_o</code> <code>we_o</code> <code>data_o</code> 和 <code>be_o</code> 不变，直到请求结束</li>
<li>当 master 不发起请求的时候，即 <code>valid_o=0</code>，此时总线上的信号都视为无效数据，不应该进行处理；对于读操作，只有在 <code>valid_o=1 &amp;&amp; ready_i=1</code> 时 <code>data_i</code> 上的数据是有效的</li>
<li>可以连续多个周期发生请求，即 <code>valid_o=1 &amp;&amp; ready_i=1</code> 连续多个周期等于一，此时是理想情况，可以达到总线最高的传输速度</li>
</ol>
<h3 id="wishbone-classic-standard"><a class="toclink" href="../../hardware/2022/06/19/wishbone/#wishbone-classic-standard">Wishbone Classic Standard</a></h3>
<p>首先我们来看最简单的 Wishbone 版本 Wishbone Classic Standard。其设计思路和上面的自研总线非常相似，让我们来看看它的信号，例如 master 端（CPU 端）的信号：</p>
<ol>
<li><code>CLK_I</code>: 时钟输入，即自研总线中的 <code>clock_i</code></li>
<li><code>STB_O</code>：高表示 master 要发送请求，即自研总线中的 <code>valid_o</code></li>
<li><code>ACK_I</code>：高表示 slave 处理请求，即自研总线中的 <code>ready_i</code></li>
<li><code>ADR_O</code>：master 想要读写的地址，即自研总线中的 <code>addr_o</code></li>
<li><code>WE_O</code>：master 想要读还是写，即自研总线中的 <code>we_o</code></li>
<li><code>DAT_O</code>：master 想要写入的数据，即自研总线中的 <code>data_o</code></li>
<li><code>SEL_O</code>：master 读写的字节使能，即自研总线中的 <code>be_o</code></li>
<li><code>DAT_I</code>：master 从 slave 读取的数据，即自研总线中的 <code>data_i</code></li>
<li><code>CYC_O</code>：总线的使能信号，无对应的自研总线信号</li>
</ol>
<p>还有一些可选信号，这里就不赘述了。可以看到，除了最后一个 <code>CYC_O</code>，其他的信号其实就是我们刚刚设计的自研总线。<code>CYC_O</code> 的可以认为是 master 想要占用 slave 的总线接口，在常见的使用场景下，直接认为 <code>CYC_O=STB_O</code>。它的用途是：</p>
<ol>
<li>占用 slave 的总线接口，不允许其他 master 访问</li>
<li>简化 interconnect 的实现</li>
</ol>
<p>把上面自研总线的波形图改成 Wishbone Classic Standard，就可以得到：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "CLK_I", wave: "p.........", node: ".abcdefgh"},
      { name: "CYC_O", wave: "0101.01..0"},
      { name: "STB_O", wave: "0101.01..0"},
      { name: "ACK_I", wave: "010.101..0"},
      { name: "ADR_O", wave: "x=x=.x===x", data: ["0x01", "0x02", "0x03", "0x01", "0x02"]},
      { name: "WE_O", wave: "x1x0.x101x"},
      { name: "DAT_O", wave: "x=xxxx=x=x", data: ["0x12", "0x56", "0x9a"]},
      { name: "SEL_O", wave: "x=x=.x=x=x", data: ["0x1", "0x1", "0x1", "0x1"]},
      { name: "DAT_I", wave: "xxxx=xx=xx", data: ["0x34", "0x12"]},
    ]
}</script>
<h3 id="wishbone-classic-pipelined"><a class="toclink" href="../../hardware/2022/06/19/wishbone/#wishbone-classic-pipelined">Wishbone Classic Pipelined</a></h3>
<p>上面的 Wishbone Classic Standard 协议非常简单，但是会遇到一个问题：假设实现的是一个 SRAM 控制器，它的读操作有一个周期的延迟，也就是说，在这个周期给出地址，需要在下一个周期才可以得到结果。在 Wishbone Classic Standard 中，就会出现下面的波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "CLK_I", wave: "p.....", node: ".abcd"},
      { name: "CYC_O", wave: "01...0"},
      { name: "STB_O", wave: "01...0"},
      { name: "ACK_I", wave: "0.1010"},
      { name: "ADR_O", wave: "x=.=.x", data: ["0x01", "0x02"]},
      { name: "WE_O", wave: "x0...x"},
      { name: "DAT_O", wave: "xxxxxx"},
      { name: "SEL_O", wave: "x=...x", data: ["0x1"]},
      { name: "DAT_I", wave: "xx=x=x", data: ["0x12", "0x34"]},
    ]
}</script>
<ul>
<li><code>a</code> 周期：master 给出读地址 0x01，此时 SRAM 控制器开始读取，但是此时数据还没有读取回来，所以 <code>ACK_I=0</code></li>
<li><code>b</code> 周期：此时 SRAM 完成了读取，把读取的数据 0x12 放在 <code>DAT_I</code> 并设置 <code>ACK_I=1</code></li>
<li><code>c</code> 周期：master 给出下一个读地址 0x02，SRAM 要重新开始读取</li>
<li><code>d</code> 周期：此时 SRAM 完成了第二次读取，把读取的数据 0x34 放在 <code>DAT_I</code> 并设置 <code>ACK_I=1</code></li>
</ul>
<p>从波形来看，功能没有问题，但是每两个周期才能进行一次读操作，发挥不了最高的性能。那么怎么解决这个问题呢？我们在 <code>a</code> 周期给出第一个地址，在 <code>b</code> 周期得到第一个数据，那么如果能在 <code>b</code> 周期的时候给出第二个地址，就可以在 <code>c</code> 周期得到第二个数据。这样，就可以实现流水线式的每个周期进行一次读操作。但是，Wishbone Classic Standard 要求 <code>b</code> 周期时第一次请求还没有结束，因此我们需要修改协议，来实现流水线式的请求。</p>
<p>实现思路也很简单：既然 Wishbone Classic Standard 认为 <code>b</code> 周期时，第一次请求还没有结束，那就让第一次请求提前在 <code>a</code> 周期完成，只不过它的数据要等到 <code>b</code> 周期才能给出。实际上，这个时候的一次读操作，可以认为分成了两部分：首先是 master 向 slave 发送读请求，这个请求在 <code>a</code> 周期完成；然后是 slave 向 master 发送读的结果，这个结果在 <code>b</code> 周期完成。为了实现这个功能，我们进行如下修改：</p>
<ul>
<li>添加 <code>STALL_I</code> 信号：<code>CYC_O=1 &amp;&amp; STB_O=1 &amp;&amp; STALL_I=0</code> 表示进行一次读请求</li>
<li>修改 <code>ACK_I</code> 信号含义：<code>CYC_O=1 &amp;&amp; STB_O=1 &amp;&amp; ACK_I=1</code> 表示一次读响应</li>
</ul>
<p>进行如上修改以后，我们就得到了 Wishbone Classic Pipelined 总线协议。上面的两次连续读操作波形如下：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "CLK_I", wave: "p....", node: ".abcd"},
      { name: "CYC_O", wave: "01..0"},
      { name: "STB_O", wave: "01.0."},
      { name: "STALL_I", wave: "0...."},
      { name: "ACK_I", wave: "0.1.0"},
      { name: "ADR_O", wave: "x==xx", data: ["0x01", "0x02"]},
      { name: "WE_O", wave: "x0.xx"},
      { name: "DAT_O", wave: "xxxxx"},
      { name: "SEL_O", wave: "x=.xx", data: ["0x1"]},
      { name: "DAT_I", wave: "xx==x", data: ["0x12", "0x34"]},
    ]
}</script>
<ul>
<li><code>a</code> 周期：master 请求读地址 0x01，slave 接收读请求（<code>STALL_O=0</code>）</li>
<li><code>b</code> 周期：slave 返回读请求结果 0x12，并设置 <code>ACK_I=1</code>；同时 master 请求读地址 0x02，slave 接收读请求（<code>STALL_O=0</code>）</li>
<li><code>c</code> 周期：slave 返回读请求结果 0x34，并设置 <code>ACK_I=1</code>；master 不再发起请求，设置 <code>STB_O=0</code></li>
<li><code>d</code> 周期：所有请求完成，master 设置 <code>CYC_O=0</code></li>
</ul>
<p>这样我们就实现了一个每周期进行一次读操作的 slave。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/06/19/wishbone/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://cdn.opencores.org/downloads/wbspec_b4.pdf">Wishbone Spec B4</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/06/19/wishbone/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-05-19 00:00:00">2022年5月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 16 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学异步-sram-时序"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/">「教学」异步 SRAM 时序</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>在一些场合里，我们会使用异步的（即没有时钟信号的）外部 SRAM 来存储数据，而我们经常使用的很多外部接口都是同步接口（即有时钟信号的接口），比如 SPI 和 I2C 等等，UART 虽然是异步，但是它速度很低，不怎么需要考虑时序的问题。所以在 FPGA 上编写一个正确的异步 SRAM 控制器是具有一定的挑战的。</p>
<h3 id="寄存器时序"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A5%C2%AF%C2%84%C3%A5%C2%AD%C2%98%C3%A5%C2%99%C2%A8%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">寄存器时序</a></h3>
<p>考虑到读者可能已经不记得寄存器的时序了，这里首先来复习一下 setup 和 hold 的概念。如果你已经比较熟悉了，可以直接阅读下一节。</p>
<p>寄存器在时钟的上升沿（下图的 <code>a</code>）进行采样，为了保证采样的稳定性，输入引脚 <code>D</code> 需要在时钟上升沿之前 <span class="arithmatex">\(t_{su}\)</span> 的时刻（下图的 <code>b</code>）到时钟上升沿之后 <span class="arithmatex">\(t_h\)</span> 的时刻（下图的 <code>c</code>）保持稳定，输出引脚 <code>Q</code> 会在时钟上升沿之后 <span class="arithmatex">\(t_{cko}\)</span> 的时刻（下图的 <code>d</code>）变化：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "C", wave: "p.", period: 4, node: ".a"},
      { name: "D", wave: "x..3.x", phase: 0.2, node: "...b.c"},
      { name: "Q", wave: "x...3.", node: "....d"}
    ]
}</script>
<h3 id="接口"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A6%C2%8E%C2%A5%C3%A5%C2%8F%C2%A3">接口</a></h3>
<p>首先我们来看看异步 SRAM 的接口。下文中，采用 <a href="https://www.issi.com/WW/pdf/61WV102416ALL.pdf">IS61WV102416BLL-10TLI</a> 和 <a href="https://www.alliancememory.com/wp-content/uploads/pdf/sram/fa/Alliance%C2%A0Memory_4M%C2%A0Fast_SRAM_AS7C34098A_Sep2021_v2.3.pdf">AS7C34098A-10TCN</a> 作为例子：</p>
<p><img alt="" src="/images/sram.png" /></p>
<p>可以看到，它有 20 位的地址，16 位的数据，若干个控制信号，同时只能进行读或者写（简称 <code>1RW</code>）。它没有时钟信号，所以是异步 SRAM。</p>
<h3 id="时序"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">时序</a></h3>
<p>对于一个同步接口，我们通常只需要给一个满足时钟周期的时钟，然后通过约束文件保证 setup 和 hold 条件满足即可。但是对于异步接口，由于输出的时候没有时钟，我们需要更小心地完成这件事情。</p>
<h4 id="读时序"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A8%C2%AF%C2%BB%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">读时序</a></h4>
<p>首先来看一下比较简单的读时序：</p>
<p><img alt="" src="/images/sram_read.png" /></p>
<p>可以看到地址和数据的关系：首先是地址需要稳定 <span class="arithmatex">\(t_{RC}\)</span> 的时间，那么数据合法的范围是地址稳定的初始时刻加上 <span class="arithmatex">\(t_{AA}\)</span>，到地址稳定的结束时刻加上 <span class="arithmatex">\(t_{OH}\)</span>。我们再来看一下这几个时间的范围：</p>
<p><img alt="" src="/images/sram_read_param.png" /></p>
<p>首先可以看到读周期时间 <span class="arithmatex">\(t_{RC}\)</span> 至少是 10ns，这对应了型号中最后的数字，这表示了这个 SRAM 最快的读写速度。比较有意思的是 <span class="arithmatex">\(t_{AA}\)</span> 最多是 10ns，刚好和 <span class="arithmatex">\(t_{RC}\)</span> 的最小值相等。</p>
<p>接下来我们考虑一下如何为 SRAM 控制器时序读取的功能。看到上面的波形图，大概可以想到几条设计思路：</p>
<ol>
<li>首先输出要读取的地址，为了让它稳定（<span class="arithmatex">\(t_{RC}\)</span> 的时间内不能变化），要直接从 FPGA 内部寄存器的输出端口输出</li>
<li>等待若干个周期，确保数据已经稳定，在满足 FPGA 内部寄存器的 setup 和 hold 约束的情况下，把结果保存在内部寄存器中。</li>
</ol>
<p>简单起见，先设置一个非常快的 SRAM 控制器频率：500MHz，每个周期 2ns，假如在 <code>a</code> 时刻地址寄存器输出了当前要读取的地址，那么数据会在一段时间后变为合法。这里 <code>a-&gt;b</code> 是读取周期时间 <span class="arithmatex">\(t_{RC}\)</span>，<code>a-&gt;c</code> 是地址到数据的延迟 <span class="arithmatex">\(t_{AA}\)</span>，<code>b-&gt;d</code> 是地址改变后数据的保持时间 <span class="arithmatex">\(t_{OH}\)</span>。</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p........", node: "......e"},
      { name: "addr", wave: "x3....xxx", node: ".a....b"},
      { name: "data", wave: "xxx4....x", node: "...c....d"},
    ]
}</script>
<p>那么根据这个图，很自然的想法是，我先给出地址，然后数周期，数了五个周期后，此时 <span class="arithmatex">\(t_{RC}=10\mathrm{ns}\)</span>，然后我就在 <code>e</code> 的上升沿上把输入数据锁存到寄存器中，例如下面的波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p........", node: "......e"},
      { name: "addr", wave: "x3....xxx", node: ".a....b"},
      { name: "data", wave: "xxx4....x", node: "...c....d"},
      { name: "data_reg", wave: "x.....4..", node: "......f"},
    ]
}</script>
<p>这个时候 <code>data_reg</code> 的 setup 时间是 <code>c-&gt;e</code>，hold 时间是 <code>e-&gt;d</code>。从图中看起来还有很多的余量，但如果考虑最坏情况，<span class="arithmatex">\(t_{AA}=10\mathrm{ns}\)</span>，就会变成下面的波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p........", node: "......e"},
      { name: "addr", wave: "x3....xxx", node: ".a....b"},
      { name: "data", wave: "x.....4.x", node: "......c.d"},
      { name: "data_reg", wave: "x.....x4.", node: "......."},
    ]
}</script>
<p>这个时候在 <code>e</code> 时刻不再满足 setup 约束。这个问题在仿真中，可能会“极限操作”表现为没有问题，但实际上，地址从 FPGA 到 SRAM 的延迟有：</p>
<ol>
<li>地址寄存器从时钟上升沿到输出变化的延迟：<span class="arithmatex">\(T_{CKO}=0.40\mathrm{ns}\)</span></li>
<li>寄存器输出到 FPGA 输出引脚的延迟：<span class="arithmatex">\(T_{IOOP} \in (2.56, 3.80)\mathrm{ns}\)</span></li>
<li>FPGA 输出的地址信号通过信号线到 SRAM 的延迟：<span class="arithmatex">\(T_{PD}\)</span></li>
</ol>
<p>数据从 SRAM 到 FPGA 的延迟有：</p>
<ol>
<li>SRAM 数据信号通过信号线到 FPGA 的延迟：<span class="arithmatex">\(T_{PD}\)</span></li>
<li>FPGA 的输入引脚到内部寄存器输入端的延迟：<span class="arithmatex">\(T_{IOPI}=1.26ns\)</span></li>
<li>FPGA 内部寄存器的 setup 时间：<span class="arithmatex">\(T_{AS}=0.07\mathrm{ns}\)</span></li>
</ol>
<p><img alt="" src="/images/sram_read_diagram.drawio.png" /></p>
<p>上面的一些数据可以从 <a href="https://docs.xilinx.com/v/u/en-US/ds181_Artix_7_Data_Sheet">Artix-7 FPGA Datasheet</a> 里查到，取的是速度等级 <code>-3</code> 的数据，IO 标准是 <code>LVCMOS33</code>。其中寄存器到 FPGA 输入输出引脚的延迟，实际上由两部分组成：从寄存器到 IOB（IO Block）的延迟，以及 IOB 到 FPGA 输入输出引脚的延迟。我们把地址寄存器的输出作为地址输出，这样 Vivado 就会把寄存器放到 IOB，于是可以忽略寄存器到 IOB 的延迟，详情可以阅读文档 <a href="https://support.xilinx.com/s/article/66668?language=en_US">Successfully packing a register into an IOB with Vivado</a>。</p>
<p>把上面一串加起来，已经有大概 4 到 5ns 了。考虑了延迟以后，上面的图可能实际上是这个样子：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p.........."},
      { name: "addr_fpga", wave: "x3....x...."},
      { name: "addr_sram", wave: "x.3....x....", phase: 0.3},
      { name: "data_sram", wave: "x......4.x..", phase: 0.3},
      { name: "data_fpga", wave: "x.......4.x"},
    ]
}</script>
<p>考虑了这么多实际的延迟因素以后，会发现这个事情并不简单，需要预先估计出数据在大概什么时候稳定，这时候才能保证数据寄存器上保存的数据是正确的。</p>
<p>转念一想，我们的 SRAM Controller 肯定不会跑在 500MHz 这么高的频率下。假如采用 100MHz，可以每两个周期进行一次读操作：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p...", period: 5, phase: 4.0, node: "..ab"},
      { name: "addr_fpga", wave: "x3.........5...."},
      { name: "addr_sram", wave: "x.3.........5...", phase: 0.3},
      { name: "data_sram", wave: "x......4.....x..", phase: 0.3},
      { name: "data_fpga", wave: "x.......4.....x."},
    ]
}</script>
<p>此时在 <code>b</code> 时钟上边沿对 <code>data_fpga</code> 采样就可以保证满足时序的要求。注意这里第二个周期（上图的 <code>a</code>）不能给出第二次读取的地址，否则稳定时间太短，不满足 hold 约束。</p>
<p>如果频率继续降低，使得一个时钟周期大于 <span class="arithmatex">\(t_{AA}\)</span> 加上各种延迟和 setup 时间，那就可以每个周期进行一次读操作：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p...", period: 8, phase: 7.0, node: "..a."},
      { name: "addr_fpga", wave: "x3.......5.......7..."},
      { name: "addr_sram", wave: "x.3.......5.......7..", phase: 0.3},
      { name: "data_sram", wave: "x......4....x..6...x.", phase: 0.3},
      { name: "data_fpga", wave: "x.......4....x..6...x"},
    ]
}</script>
<p>此时在 <code>a</code> 时钟上升沿上，对 <code>data_fpga</code> 进行采样，并且输出下一次读请求的地址。</p>
<h4 id="写时序"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A5%C2%86%C2%99%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">写时序</a></h4>
<p>接下来再看看写时序。写时序涉及的信号更多，更加复杂一些，但好处是信号都是从 FPGA 到 SRAM，因此考虑延迟的时候会比较简单，比如上面读时序中需要考虑从 FPGA 到 SRAM 的地址，再从 SRAM 到 FPGA 的数据的路径。时序图如下：</p>
<p><img alt="" src="/images/sram_write.png" /></p>
<p>这个写的时序图，从时间顺序来看有这么几件事情按顺序发生：</p>
<ol>
<li>地址保持稳定</li>
<li>经过 <span class="arithmatex">\(t_{AS}\)</span> 时间后，写使能信号 <span class="arithmatex">\(\overline{WE}\)</span> 变为低电平，表示“开始写入操作”，此时地址是稳定的</li>
<li>经过 <span class="arithmatex">\(t_{WP}\)</span> 时间后，写使能信号<span class="arithmatex">\(\overline{WE}\)</span> 变为高电平，表示“结束写入操作”，此时地址和数据都是稳定的，并且数据满足 setup（<span class="arithmatex">\(t_{DW}\)</span>）和 hold（<span class="arithmatex">\(t_{DH}\)</span>）约束</li>
<li>继续保持地址稳定，直到已经稳定了 <span class="arithmatex">\(t_{WC}\)</span> 时间</li>
</ol>
<p>这些数据的范围如下：</p>
<p><img alt="" src="/images/sram_write_timing.png" /></p>
<p>根据上面的分析，还是先考虑一个 500MHz 的 SRAM 控制器。控制器要写入的话，可以按照如下的顺序操作：</p>
<ol>
<li>第一个周期（下图的 <code>a</code>）先输出要写入的地址和数据，并且设置好 <code>ce_n</code>, <code>oe_n</code>, <code>we_n</code>, <code>ub_n</code> 和 <code>lb_n</code>。</li>
<li>第二个周期（下图的 <code>c</code>）设置 <span class="arithmatex">\(\overline{WE}\)</span> 为低电平，这是为了满足 <span class="arithmatex">\(t_{AS}\)</span> （下图的 <code>a -&gt; c</code>）的条件</li>
<li>等待若干个周期（下图的 <code>c -&gt; d</code>），直到 <span class="arithmatex">\(t_{WP}\)</span> （下图的 <code>c -&gt; d</code>）和 <span class="arithmatex">\(t_{AW}\)</span> （下图的 <code>a -&gt; d</code>）时间满足条件</li>
<li>设置 <span class="arithmatex">\(\overline{WE}\)</span> 为高电平（下图的 <code>d</code>），等待若干个周期（下图的 <code>d -&gt; b</code>），直到满足图中的 <span class="arithmatex">\(t_{WC}\)</span> （下图的 <code>a -&gt; b</code>）时间满足条件</li>
</ol>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p........", node: ".a.....b"},
      { name: "addr", wave: "x3.....5."},
      { name: "data", wave: "x4.....6."},
      { name: "we_n", wave: "1.0...1.0", node: "..c...d"},
      { name: "oe_n", wave: "x1......."},
      { name: "ce_n", wave: "x0......."},
    ]
}</script>
<p>这时候你可能有点疑惑，之前分析读时序的时候，考虑了那么多延迟，为什么写的时候不考虑了？这是因为，写的时候所有的信号都是从 FPGA 输出到 SRAM 的，只要这些信号都是从寄存器直接输出，它们的延迟基本是一样的，所以在 FPGA 侧是什么波形，在 SRAM 侧也是什么波形（准确来说，数据信号因为输出是三态门，所以延迟会稍微高一点，但是由于数据信号的时序余量很大，这个额外的延迟可以忽略不计）。</p>
<p>这时候你可能又有一个疑惑了，在阅读 Datasheet 后发现，<span class="arithmatex">\(t_{AS}\)</span> 最小是 0ns，那能不能在上图的 <code>a</code> 时刻就输出 <code>we_n=0</code>？答案是不行，虽然从波形上来看，是在同一个时钟上升沿更新，但实际上会有一微小的延迟差距，可能导致 <code>we_n</code> 在 <code>addr</code> 之前变化，这时候就可能导致 SRAM 观察到的地址是不稳定的。</p>
<p>再考虑一个比较实际的 100MHz 主频 SRAM 控制器，按照如下的波形，则是每三个周期进行一次写操作：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p...", period: 5, phase: 4.0},
      { name: "addr", wave: "x3..............5"},
      { name: "data", wave: "x4..............6"},
      { name: "we_n", wave: "1.....0....1....."},
      { name: "oe_n", wave: "x1..............."},
      { name: "ce_n", wave: "x0..............."},
    ]
}</script>
<p>如果觉得这样做太过保守，想要提升性能，有如下几个可能的思路：</p>
<ol>
<li>让 <code>we_n=0</code> 在时钟下降沿输出，但是编写的时候需要比较谨慎，比如先设置一个上升沿触发的寄存器，然后用另一个寄存器在下降沿对这个寄存器进行采样，再输出。</li>
<li>用一个更高频率的时钟驱动 <code>we_n</code> 的寄存器。</li>
<li>用 FPGA 提供的 <code>ODELAY</code> 自定义输出延迟原语，设置一个固定的输出延迟，比如 1ns。</li>
<li>用 <code>ODDR</code> 原语，人为地添加一个大约 0.50ns 的延迟。</li>
<li>对 <code>we_n</code> 设置一个最小的输出延迟（设置了一个很大的 hold），并且不允许输出 <code>we_n</code> 的寄存器放在 IOB 中（否则无法人为增加信号传播的路径长度）。约束：<code>set_output_delay -clock [get_clocks sram_clk] -min -5.00 [get_ports sram_we_n]</code> 和 <code>set_property IOB FALSE [get_cells top/sram_controller/we_n_reg]</code>。这里的信号和寄存器名称需要按照实际情况修改，第二个不允许放置在 IOB 的约束也可以在 Verilog 代码中用 <code>(* IOB = "FALSE" *)</code> 来实现。</li>
</ol>
<p>按照上面的思路实现，下面是可能达到的效果：</p>
<p>单周期：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p...", period: 5, phase: 4.0},
      { name: "addr", wave: "x3....5....7...."},
      { name: "data", wave: "x4....6....8...."},
      { name: "we_n", wave: "1.0...10...10....", phase: 0.8},
      { name: "oe_n", wave: "x1.............."},
      { name: "ce_n", wave: "x0.............."},
    ]
}</script>
<p>双周期：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p...", period: 5.0, phase: 4.0},
      { name: "addr", wave: "x3.........5...."},
      { name: "data", wave: "x4.........6...."},
      { name: "we_n", wave: "1.0....1....0....", phase: 0.8},
      { name: "oe_n", wave: "x1.............."},
      { name: "ce_n", wave: "x0.............."},
    ]
}</script>
<h3 id="pl241-sram-控制器"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#pl241-sram-%C3%A6%C2%8E%C2%A7%C3%A5%C2%88%C2%B6%C3%A5%C2%99%C2%A8">PL241 SRAM 控制器</a></h3>
<p>刚刚我们已经设计好了我们的 SRAM 控制器，再让我们来看看 ARM 提供的 SRAM 控制器时序是怎么样的：ARM 文档提供了 <a href="https://developer.arm.com/documentation/ddi0389/b/functional-overview/smc-functional-operation/memory-interface-operation?lang=en">PrimeCell AHB SRAM/NOR Memory Controller (PL241)</a> 的时序图。</p>
<p>读时序：</p>
<p><img alt="" src="/images/pl241_async_read.svg" /></p>
<p>它第一个周期设置了 <code>ce_n=0</code> 和 <code>addr</code>，等待一个周期后，设置 <code>oe_n=0</code>，再等待两个周期，得到数据。</p>
<p>写时序：</p>
<p><img alt="" src="/images/pl241_async_write.svg" /></p>
<p>它第一个周期设置了 <code>ce_n=0</code> <code>addr</code> 和 <code>data</code>，等待一个周期后，设置 <code>we_n=0</code>，等待两个周期，再设置 <code>we_n=1</code>，这样就完成了写入。这和我们的实现是类似的：等待一个额外的周期，保证满足 <code>we_n</code> 下降时地址已经是稳定的。ARM 的文档里也写了如下的备注：</p>
<div class="language-text highlight"><pre><span></span><code>The timing parameter tWC is controlling the deassertion of smc_we_n_0. You can
use it to vary the hold time of smc_cs_n_0[3:0], smc_add_0[31:0] and
smc_data_out_0[31:0]. This differs from the read case where the timing
parameter tCEOE controls the delay in the assertion of smc_oe_n_0.
Additionally, smc_we_n_0 is always asserted one cycle after smc_cs_n_0[3:0] to
ensure the address bus is valid.
</code></pre></div>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/05/19/async-sram-timing/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://www.issi.com/WW/pdf/61WV102416ALL.pdf">1M x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY</a></li>
<li><a href="https://docs.xilinx.com/v/u/en-US/ds181_Artix_7_Data_Sheet">Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics</a></li>
<li><a href="https://support.xilinx.com/s/question/0D52E00006iHkeRSAS/timing-constraints-for-an-asynchronous-sram-interface?language=en_US">Timing constraints for an Asynchronous SRAM interface</a></li>
<li><a href="https://support.xilinx.com/s/article/66668?language=en_US">Successfully packing a register into an IOB with Vivado</a></li>
<li><a href="https://support.xilinx.com/s/article/62661?language=en_US">How to verify whether an I/O register is packed into IOB</a></li>
<li><a href="https://developer.arm.com/documentation/ddi0389/b/functional-overview/smc-functional-operation/memory-interface-operation?lang=en">PrimeCell AHB SRAM/NOR Memory Controller (PL241) - Memory interface operation</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/05/19/async-sram-timing/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-05-16 00:00:00">2022年5月16日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学ace-缓存一致性协议"><a class="toclink" href="../../hardware/2022/05/16/ace/">「教学」ACE 缓存一致性协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/cache_coherence_protocol.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/05/16/ace/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近几天分析了 TileLink 的缓存一致性协议部分内容，见<a href="../../hardware/2022/05/09/tilelink/">TileLink 总线协议分析</a>，趁此机会研究一下之前尝试过研究，但是因为缺少一些基础知识而弃坑的 ACE 协议分析。</p>
<p>下面主要参考了 IHI0022E 的版本，也就是 AXI4 对应的 ACE 版本。</p>
<h3 id="回顾"><a class="toclink" href="../../hardware/2022/05/16/ace/#%C3%A5%C2%9B%C2%9E%C3%A9%C2%A1%C2%BE">回顾</a></h3>
<p>首先回顾一下一个缓存一致性协议需要支持哪些操作。对于较上一级 Cache 来说，它需要这么几件事情：</p>
<ol>
<li>读或写 miss 的时候，需要请求这个缓存行的数据，并且更新自己的状态，比如读取到 Shared，写入到 Modified 等。</li>
<li>写入一个 valid &amp;&amp; !dirty 的缓存行的时候，需要升级自己的状态，比如从 Shared 到 Modified。</li>
<li>需要 evict 一个 valid &amp;&amp; dirty 的缓存行的时候，需要把 dirty 数据写回，并且降级自己的状态，比如 Modified -&gt; Shared/Invalid。如果需要 evict 一个 valid &amp;&amp; !dirty 的缓存行，可以选择通知，也可以选择不通知下一级。</li>
<li>收到 snoop 请求的时候，需要返回当前的缓存数据，并且更新状态。</li>
<li>需要一个方法来通知下一级 Cache/Interconnect，告诉它第一和第二步完成了。</li>
</ol>
<p>如果之前看过我的 TileLink 分析，那么上面的这些操作对应到 TileLink 就是：</p>
<ol>
<li>读或写 miss 的时候，需要请求这个缓存行的数据（发送 AcquireBlock，等待 GrantData），并且更新自己的状态，比如读取到 Shared，写入到 Modified 等。</li>
<li>写入一个 valid &amp;&amp; !dirty 的缓存行的时候，需要升级自己的状态（发送 AcquirePerm，等待 Grant），比如从 Shared 到 Modified。</li>
<li>需要 evict 一个 valid &amp;&amp; dirty 的缓存行的时候，需要把 dirty 数据写回（发送 ReleaseData，等待 ReleaseAck），并且降级自己的状态，比如 Modified -&gt; Shared/Invalid。如果需要 evict 一个 valid &amp;&amp; !dirty 的缓存行，可以选择通知（发送 Release，等待 ReleaseAck），也可以选择不通知下一级。</li>
<li>收到 snoop 请求的时候（收到 Probe），需要返回当前的缓存数据（发送 ProbeAck/ProbeAckData），并且更新状态。</li>
<li>需要一个方法（发送 GrantAck）来通知下一级 Cache/Interconnect，告诉它第一和第二步完成了。</li>
</ol>
<p>秉承着这个思路，再往下看 ACE 的设计，就会觉得很自然了。</p>
<h3 id="cache-state-model"><a class="toclink" href="../../hardware/2022/05/16/ace/#cache-state-model">Cache state model</a></h3>
<p>首先来看一下 ACE 的缓存状态模型，我在之前的<a href="../../hardware/2021/12/17/cache-coherency-protocol/">缓存一致性协议分析</a>中也分析过，它有这么五种，就是 MOESI 的不同说法：</p>
<ol>
<li>UniqueDirty: Modified</li>
<li>SharedDirty: Owned</li>
<li>UniqueClean: Exclusive</li>
<li>SharedClean: Shared</li>
<li>Invalid: Invalid</li>
</ol>
<p>文档中的定义如下：</p>
<ul>
<li>Valid, Invalid: When valid, the cache line is present in the cache. When invalid, the cache line is not present in the cache.</li>
<li>Unique, Shared: When unique, the cache line exists only in one cache. When shared, the cache line might exist in more than one cache, but this is not guaranteed.</li>
<li>Clean, Dirty: When clean, the cache does not have responsibility for updating main memory. When dirty, the cache line has been modified with respect to main memory, and this cache must ensure that main memory is eventually updated.</li>
</ul>
<p>大致理解的话，Unique 表示只有一个缓存有这个缓存行，Shared 表示有可能有多个缓存有这个缓存行；Clean 表示它不负责更新内存，Dirty 表示它负责更新内存。下面的很多操作都是围绕这些状态进行的。</p>
<p>文档中也说，它支持 MOESI 的不同子集：MESI, ESI, MEI, MOESI，所以也许在一个简化的系统里，一些状态可以不存在，实现会有所不同。</p>
<h3 id="channel-usage-examples"><a class="toclink" href="../../hardware/2022/05/16/ace/#channel-usage-examples">Channel usage examples</a></h3>
<p>到目前为止，我还没有介绍 ACE 的信号，但是我们可以尝试一下，如果我们是协议的设计者，我们要如何添加信号来完成这个事情。</p>
<p>首先考虑上面提到的第一件事情：读或写 miss 的时候，需要请求这个缓存行的数据，并且更新自己的状态，比如读取到 Shared，写入到 Modified 等。</p>
<p>我们知道，AXI 有 AR 和 R channel 用于读取数据，那么遇到读或者写 miss 的时候，可以在 AR channel 上捎带一些信息，让下一级的 Interconnect 知道自己的意图是读还是写，然后 Interconnect 就在 R channel 上返回数据。</p>
<p>那么，具体要捎带什么信息呢？我们“不妨”用这样一种命名方式：<code>操作 + 目的状态</code>，比如我读 miss 的时候，需要读取数据，进入 Shared 状态，那就叫 ReadShared；我写 miss 的时候，需要读取数据（通常写入缓存的只是一个缓存行的一部分，所以先要把完整的读进来），那就叫 ReadUnique。这个操作可以编码到一个信号中，传递给 Interconnect。</p>
<p>再来考虑上面提到的第二件事情：写入一个 valid &amp;&amp; !dirty 的缓存行的时候，需要升级自己的状态，比如从 Shared 到 Modified。</p>
<p>这个操作，需要让 Interconnect 把其他缓存中的这个缓存行数据清空，并且把自己升级到 Unique。根据上面的 <code>操作 + 目的状态</code> 的命名方式，我们可以命名为 CleanUnique，即把其他缓存都 Clean 掉，然后自己变成 Unique。</p>
<p>接下来考虑上面提到的第三件事情：需要 evict 一个 valid &amp;&amp; dirty 的缓存行的时候，需要把 dirty 数据写回，并且降级自己的状态，比如 Modified -&gt; Shared/Invalid。</p>
<p>按照前面的 <code>操作 + 目的状态</code> 命名法，可以命名为 WriteBackInvalid。ACE 实际采用的命名是 WriteBack。</p>
<p>终于到了第四件事情：收到 snoop 请求的时候，需要返回当前的缓存数据，并且更新状态。</p>
<p>既然 snoop 是从 Interconnect 发给 Master，在已有的 AR R AW W B channel 里没办法做这个事情，不然会打破已有的逻辑。那不得不添加一对 channel，比如我规定一个 AC channel 发送 snoop 请求，规定一个 C channel 让 master 发送响应，这样就可以了。这就相当于 TileLink 里面的 B channel（Probe 请求）和 C channel（ProbeAck 响应）。实际 ACE 和刚才设计的实际有一些区别，把 C channel 拆成了两个：CR 用于返回所有响应，CD 用于返回那些需要数据的响应。这就像 AW 和 W 的关系，一个传地址，一个传数据；类似地，CR 传状态，CD 传数据。</p>
<p>那么，接下来考虑一下 AC channel 上要发送什么请求呢？我们回顾一下上面已经用到的请求类型：需要 snoop 的有 ReadShared，ReadUnique 和 CleanUnique，不需要 snoop 的有 WriteBack。那我们直接通过 AC channel 把 ReadShared，ReadUnique 和 CleanUnique 这三种请求原样发送给需要 snoop 的 cache 那里就可以了。</p>
<p>Cache 在 AC channel 收到这些请求的时候，可以做相应的动作。由于 MOESI 协议下同样的请求可以有不同的响应方法，这里就不细说了。</p>
<p>这时候我们已经基本把 ACE 协议的信号和大题的工作流程推导出来了。哦，我们还忘了第五件事情：需要一个方法来通知下一级 Cache/Interconnect，告诉它第一和第二步完成了。TileLink 添加了一个额外的 E channel 来做这个事情，ACE 更加粗暴：直接用一对 RACK 和 WACK 信号来分别表示最后一次读和写已经完成。</p>
<p>关于 WACK 和 RACK 详见 <a href="https://community.arm.com/support-forums/f/soc-design-and-simulation-forum/9888/what-s-the-purpose-for-wack-and-rack-for-ace-and-what-s-the-relationship-with-wvalid-and-rvalid">What's the purpose for WACK and RACK for ACE and what's the relationship with WVALID and RVALID?</a> 的讨论。</p>
<h3 id="总结"><a class="toclink" href="../../hardware/2022/05/16/ace/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93">总结</a></h3>
<p>到这里就暂时不继续分析了，其他的很多请求类型是服务于更多场景，比如一次写整个 Cache Line 的话，就不需要读取已有的数据了；或者一次性读取完就不管了，或者这是一个不带缓存的加速器，DMA 等，有一些针对性的优化或者简化的处理，比如对于不带缓存的 master，可以简化为 ACE-Lite，比如 ARM 的 CCI-400 支持两个 ACE master 和 三个 ACE-Lite Master，这些 Master 可以用来接 GPU 等外设。再简化一下 ACE-Lite，就得到了 ACP（Accelerator Coherency Port）。</p>
<p>最后我们再把文章开头的五件事对应到 ACE 上，作为一个前后的呼应：</p>
<ol>
<li>读或写 miss 的时候，需要请求这个缓存行的数据（AR 上发送 ReadShared/ReadUnique），并且更新自己的状态，比如读取到 Shared，写入到 Modified 等。</li>
<li>写入一个 valid &amp;&amp; !dirty 的缓存行的时候，需要升级自己的状态（AR 上发送 CleanUnique），比如从 Shared 到 Modified。</li>
<li>需要 evict 一个 valid &amp;&amp; dirty 的缓存行的时候，需要把 dirty 数据写回（AW 上发送 WriteBack），并且降级自己的状态，比如 Modified -&gt; Shared/Invalid。如果需要 evict 一个 valid &amp;&amp; !dirty 的缓存行，可以选择通知（AW 上发送 Evict），也可以选择不通知下一级。</li>
<li>收到 snoop 请求的时候（AC 上收到 snoop 请求），需要返回当前的缓存数据（通过 CR 和 CD），并且更新状态。</li>
<li>需要一个方法（读 RACK 写 WACK）来通知下一级 Cache/Interconnect，告诉它第一和第二步完成了。</li>
</ol>
<h3 id="参考文献"><a class="toclink" href="../../hardware/2022/05/16/ace/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A7%C2%8C%C2%AE">参考文献</a></h3>
<ul>
<li><a href="https://developer.arm.com/documentation/ihi0022/e/">IHI0022E-AMBA AXI and ACE</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/05/16/ace/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-05-13 00:00:00">2022年5月13日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="向-rocket-chip-添加自定义调试信号"><a class="toclink" href="../../hardware/2022/05/13/rocket-chip-custom-debug/">向 Rocket Chip 添加自定义调试信号</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在尝试把核心作为一个 Tile 加到 Rocket System 中，所以想要把核心之前自定义的调试信号接到顶层上去。Rocket System 自带的支持是 trace，也就是输出每个周期 retire 的指令信息，但和自定义的不大一样，所以研究了一下怎么添加自定义的调试信号，并且连接到顶层。</p>
<h3 id="分析-trace-信号连接方式"><a class="toclink" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#%C3%A5%C2%88%C2%86%C3%A6%C2%9E%C2%90-trace-%C3%A4%C2%BF%C2%A1%C3%A5%C2%8F%C2%B7%C3%A8%C2%BF%C2%9E%C3%A6%C2%8E%C2%A5%C3%A6%C2%96%C2%B9%C3%A5%C2%BC%C2%8F">分析 Trace 信号连接方式</a></h3>
<p>首先，观察 Rocket Chip 自己使用的 Trace 信号是如何连接到顶层的。在顶层上，可以找到使用的是 <code>testchipip.CanHaveTraceIO</code>:</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-1"></a><span class="k">trait</span><span class="w"> </span><span class="nc">CanHaveTraceIO</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="bp">this</span><span class="p">:</span><span class="w"> </span><span class="nc">HasTiles</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-2"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">module</span><span class="p">:</span><span class="w"> </span><span class="nc">CanHaveTraceIOModuleImp</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-3"></a>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-4"></a><span class="w">  </span><span class="c1">// Bind all the trace nodes to a BB; we&#39;ll use this to generate the IO in the imp</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-5"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">traceNexus</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BundleBridgeNexusNode</span><span class="p">[</span><span class="nc">Vec</span><span class="p">[</span><span class="nc">TracedInstruction</span><span class="p">]]()</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-6"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">tileTraceNodes</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tiles</span><span class="p">.</span><span class="n">flatMap</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-7"></a><span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">ext_tile</span><span class="p">:</span><span class="w"> </span><span class="nc">WithExtendedTraceport</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">None</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-8"></a><span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">tile</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="n">tile</span><span class="p">)</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-9"></a><span class="w">  </span><span class="p">}.</span><span class="n">map</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">traceNode</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-10"></a>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-11"></a><span class="w">  </span><span class="n">tileTraceNodes</span><span class="p">.</span><span class="n">foreach</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">traceNexus</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">_</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-0-12"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，它采用了 diplomacy 的 BundleBridgeNexusNode，把每个 tile 取出来，把它的 traceNode 接到 traceNexus 上。再看一下模块 <code>CanHaveTraceIOModuleImp</code> 是怎么实现的：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-1"></a><span class="k">trait</span><span class="w"> </span><span class="nc">CanHaveTraceIOModuleImp</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="bp">this</span><span class="p">:</span><span class="w"> </span><span class="nc">LazyModuleImpLike</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-2"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">outer</span><span class="p">:</span><span class="w"> </span><span class="nc">CanHaveTraceIO</span><span class="w"> </span><span class="k">with</span><span class="w"> </span><span class="nc">HasTiles</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-3"></a><span class="w">  </span><span class="k">implicit</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">p</span><span class="p">:</span><span class="w"> </span><span class="nc">Parameters</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-4"></a>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-5"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">traceIO</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p</span><span class="p">(</span><span class="nc">TracePortKey</span><span class="p">)</span><span class="w"> </span><span class="n">map</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">traceParams</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-6"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">extTraceSeqVec</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">outer</span><span class="p">.</span><span class="n">traceNexus</span><span class="p">.</span><span class="n">in</span><span class="p">.</span><span class="n">map</span><span class="p">(</span><span class="n">_</span><span class="p">.</span><span class="n">_1</span><span class="p">)).</span><span class="n">map</span><span class="p">(</span><span class="nc">ExtendedTracedInstruction</span><span class="p">.</span><span class="n">fromVec</span><span class="p">(</span><span class="n">_</span><span class="p">))</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-7"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">tio</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IO</span><span class="p">(</span><span class="nc">Output</span><span class="p">(</span><span class="nc">TraceOutputTop</span><span class="p">(</span><span class="n">extTraceSeqVec</span><span class="p">)))</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-8"></a>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-9"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">tileInsts</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">((</span><span class="n">outer</span><span class="p">.</span><span class="n">traceNexus</span><span class="p">.</span><span class="n">in</span><span class="p">)</span><span class="w"> </span><span class="p">.</span><span class="n">map</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">tileTrace</span><span class="p">,</span><span class="w"> </span><span class="n">_</span><span class="p">)</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">DeclockedTracedInstruction</span><span class="p">.</span><span class="n">fromVec</span><span class="p">(</span><span class="n">tileTrace</span><span class="p">)</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-10"></a>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-11"></a><span class="w">    </span><span class="c1">// Since clock &amp; reset are not included with the traced instruction, plumb that out manually</span>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-12"></a><span class="w">    </span><span class="p">(</span><span class="n">tio</span><span class="p">.</span><span class="n">traces</span><span class="w"> </span><span class="n">zip</span><span class="w"> </span><span class="p">(</span><span class="n">outer</span><span class="p">.</span><span class="n">tile_prci_domains</span><span class="w"> </span><span class="n">zip</span><span class="w"> </span><span class="n">tileInsts</span><span class="p">)).</span><span class="n">foreach</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">prci</span><span class="p">,</span><span class="w"> </span><span class="n">insts</span><span class="p">))</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-13"></a><span class="w">      </span><span class="n">port</span><span class="p">.</span><span class="n">clock</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">prci</span><span class="p">.</span><span class="n">module</span><span class="p">.</span><span class="n">clock</span>
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-14"></a><span class="w">      </span><span class="n">port</span><span class="p">.</span><span class="n">reset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">prci</span><span class="p">.</span><span class="n">module</span><span class="p">.</span><span class="n">reset</span><span class="p">.</span><span class="n">asBool</span>
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-15"></a><span class="w">      </span><span class="n">port</span><span class="p">.</span><span class="n">insns</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">insts</span>
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-16"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-17"></a>
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-18"></a><span class="w">    </span><span class="n">tio</span>
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-19"></a><span class="w">  </span><span class="p">})</span>
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-1-20"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，它从 traceNexus 上接了若干的 trace 信号，然后通过 <code>IO(TraceOutputTop())</code> 接到了顶层的输出信号。</p>
<p>再来看看 Rocket 是如何连接的，首先是 <code>traceNode</code> 的定义：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-2-1"></a><span class="cm">/** Node for the core to drive legacy &quot;raw&quot; instruction trace. */</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-2-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">traceSourceNode</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BundleBridgeSource</span><span class="p">(()</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="n">traceRetireWidth</span><span class="p">,</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">TracedInstruction</span><span class="p">()))</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-2-3"></a><span class="cm">/** Node for external consumers to source a legacy instruction trace from the core. */</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-2-4"></a><span class="kd">val</span><span class="w"> </span><span class="n">traceNode</span><span class="p">:</span><span class="w"> </span><span class="nc">BundleBridgeOutwardNode</span><span class="p">[</span><span class="nc">Vec</span><span class="p">[</span><span class="nc">TracedInstruction</span><span class="p">]]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">traceNexus</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">traceSourceNode</span>
</span></code></pre></div>
<p>然后 Rocket Tile 实现的时候，把自己的 trace 接到 traceSourceNode 上：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-3-1"></a><span class="n">outer</span><span class="p">.</span><span class="n">traceSourceNode</span><span class="p">.</span><span class="n">bundle</span><span class="w"> </span><span class="o">&lt;&gt;</span><span class="w"> </span><span class="n">core</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">trace</span>
</span></code></pre></div>
<h3 id="添加自定义调试信号"><a class="toclink" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#%C3%A6%C2%B7%C2%BB%C3%A5%C2%8A%C2%A0%C3%A8%C2%87%C2%AA%C3%A5%C2%AE%C2%9A%C3%A4%C2%B9%C2%89%C3%A8%C2%B0%C2%83%C3%A8%C2%AF%C2%95%C3%A4%C2%BF%C2%A1%C3%A5%C2%8F%C2%B7">添加自定义调试信号</a></h3>
<p>到这里，整个思路已经比较清晰了，我们只需要照猫画虎地做一个就行。比如要把自己的 Custom Debug 接口暴露出去，首先也是在 Tile 里面创建一个 SourceNode：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-4-1"></a><span class="c1">// expose debug</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-4-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">customDebugSourceNode</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-4-3"></a><span class="nc">BundleBridgeSource</span><span class="p">(()</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">CustomDebug</span><span class="p">())</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-4-4"></a><span class="kd">val</span><span class="w"> </span><span class="n">customDebugNode</span><span class="p">:</span><span class="w"> </span><span class="nc">BundleBridgeOutwardNode</span><span class="p">[</span><span class="nc">CustomDebug</span><span class="p">]</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-4-5"></a><span class="n">customDebugSourceNode</span>
</span></code></pre></div>
<p>在 BaseTileModuleImp 里，进行信号的连接：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-5-1"></a><span class="c1">// expose debug</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-5-2"></a><span class="n">outer</span><span class="p">.</span><span class="n">customDebugSourceNode</span><span class="p">.</span><span class="n">bundle</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">core</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">debug</span>
</span></code></pre></div>
<p>为了暴露到顶层，我们可以类似地做。在 Subsystem 中：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-1"></a><span class="c1">// expose debug</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">customDebugNexus</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BundleBridgeNexusNode</span><span class="p">[</span><span class="nc">CustomDebug</span><span class="p">]()</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">tileCustomDebugNodes</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tiles</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-4"></a><span class="w">  </span><span class="p">.</span><span class="n">flatMap</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="n">tile</span><span class="p">:</span><span class="w"> </span><span class="nc">MeowV64Tile</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-5"></a><span class="w">    </span><span class="nc">Some</span><span class="p">(</span><span class="n">tile</span><span class="p">)</span>
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-6"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-7"></a><span class="w">  </span><span class="p">.</span><span class="n">map</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">customDebugNode</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-6-8"><a id="__codelineno-6-8" name="__codelineno-6-8" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-8"></a>
</span><span id="__span-6-9"><a id="__codelineno-6-9" name="__codelineno-6-9" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-6-9"></a><span class="n">tileCustomDebugNodes</span><span class="p">.</span><span class="n">foreach</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">customDebugNexus</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">_</span><span class="w"> </span><span class="p">}</span>
</span></code></pre></div>
<p>最后在 SubsystemModule Imp 中连接到 IO：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-1"></a><span class="c1">// wire custom debug signals</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">customDebugIO</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">outer</span><span class="p">.</span><span class="n">customDebugNexus</span><span class="p">.</span><span class="n">in</span><span class="p">.</span><span class="n">map</span><span class="p">(</span><span class="n">_</span><span class="p">.</span><span class="n">_1</span><span class="p">)</span>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">customDebug</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IO</span><span class="p">(</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-4"></a><span class="w">  </span><span class="nc">Output</span><span class="p">(</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-5"></a><span class="w">    </span><span class="nc">Vec</span><span class="p">(</span><span class="n">customDebugIO</span><span class="p">.</span><span class="n">length</span><span class="p">,</span><span class="w"> </span><span class="n">customDebugIO</span><span class="p">(</span><span class="mi">0</span><span class="p">).</span><span class="n">cloneType</span><span class="p">)</span>
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-6"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-7"></a><span class="p">)</span>
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-8"></a><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">&lt;-</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="n">until</span><span class="w"> </span><span class="n">customDebug</span><span class="p">.</span><span class="n">length</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-9"></a><span class="w">  </span><span class="n">customDebug</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">customDebugIO</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#__codelineno-7-10"></a><span class="p">}</span>
</span></code></pre></div>
<p>这样就搞定了。</p>
<h3 id="总结"><a class="toclink" href="../../hardware/2022/05/13/rocket-chip-custom-debug/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93">总结</a></h3>
<p>找到这个实现方法，基本是对着自带的 trace 接口做的，比较重要的是理解 diplomacy 里面的两层，第一层是把不同的模块进行一些连接，然后第二层在 ModuleImp 中处理实际的信号和逻辑。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/05/13/rocket-chip-custom-debug/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-05-10 00:00:00">2022年5月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 13 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学内存认证算法"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/">「教学」内存认证算法</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前 @松 给我讲过一些内存认证（Memory Authentication）算法的内容，受益匪浅，刚好今天某硬件群里又讨论到了这个话题，于是趁此机会再学习和整理一下相关的知识。</p>
<p>内存认证计算的背景是可信计算，比如要做一些涉及重要数据的处理，从软件上，希望即使系统被攻击非法进入了，也可以保证重要信息不会泄漏；从硬件上，希望即使系统可以被攻击者进行一些物理的操作（比如导出或者修改内存等等），也可以保证攻击者无法读取或者篡改数据。</p>
<p>下面的内容主要参考了 <a href="https://link.springer.com/chapter/10.1007/978-3-642-01004-0_1">Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines</a> 这篇 2009 年的文章。</p>
<h3 id="威胁模型"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#%C3%A5%C2%A8%C2%81%C3%A8%C2%83%C2%81%C3%A6%C2%A8%C2%A1%C3%A5%C2%9E%C2%8B">威胁模型</a></h3>
<p>作为一个防御机制，首先要确定攻击方的能力。一个常见的威胁模型是认为，攻击者具有物理的控制，可以任意操控内存中的数据，但是无法读取或者修改 CPU 内部的数据。也就是说，只有 CPU 芯片内的数据是可信的，离开了芯片都是攻击者掌控的范围。一个简单的想法是让内存中保存的数据是加密的，那么怎样攻击者可以如何攻击加密的数据？下面是几个典型的攻击方法：</p>
<ul>
<li>Spoofing attack：把内存数据改成任意攻击者控制的数据；这种攻击可以通过签名来解决</li>
<li>Splicing or relocation attack：把某一段内存数据挪到另一部分，这样数据的签名依然是正确的；所以计算签名时需要把地址考虑进来，这样地址变了，验证签名就会失败</li>
<li>Replay attack：如果同一个地址的内存发生了改变，攻击者可以把旧的内存数据再写进去，这样签名和地址都是正确的；为了防止重放攻击，还需要引入计数器或者随机 nonce</li>
</ul>
<h3 id="authentication-primitives"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#authentication-primitives">Authentication Primitives</a></h3>
<p>为了防御上面几种攻击方法，上面提到的文章里提到了如下的思路：</p>
<p>一是 Hash Function，把内存分为很多个块，每一块计算一个密码学 Hash 保存在片内，那么读取数据的时候，把整块数据读取进来，计算一次 Hash，和片内保存的结果进行比对；写入数据的时候，重新计算一次修改后数据的 Hash，更新到片内的存储。这个方法的缺点是没有加密，攻击者可以看到内容，只不过一修改就会被 CPU 发现（除非 Hash 冲突），并且存储代价很大：比如 512-bit 的块，每一块计算一个 128-bit 的 Hash，那就浪费了 25% 的空间，而片内空间是十分宝贵的。</p>
<p>二是 MAC Function，也就是密码学的消息验证码，它需要一个 Key，保存在片内；由于攻击者不知道密码，根据 MAC 的性质，攻击者无法篡改数据，也无法伪造 MAC，所以可以直接把计算出来的 MAC 也保存到内存里。为了防御重放攻击，需要引入随机的 nonce，并且把 nonce 保存在片内，比如每 512-bit 的数据，保存 64-bit 的 nonce，这样片内需要保存 12.5% 的空间，依然不少。MAC 本身也不加密，所以如果不希望攻击者看到明文，还需要进行加密。</p>
<p>三是 Block-Level AREA，也就是在把明文和随机的 nonce 拼接起来，采用块加密算法，保存在内存中；解密的时候，验证最后的 nonce 和片内保存的一致。这个方法和 MAC 比较类似，同时做了加密的事情，也需要在片内保存每块数据对应的随机 nonce。</p>
<h3 id="integrity-tree"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#integrity-tree">Integrity Tree</a></h3>
<p>但是上面几种方法开销都比较大，比如要保护 1GB 的内存，那么片内就要保存几百 MB 的数据，这对于片内存储来说太大了。这时候，可以采用区块链里常用的 Merkle Tree 或者类似的方法来用时间换空间。</p>
<p>这种方法的主要思路是，首先把内存划分为很多个块，这些块对应一颗树的叶子结点；自底向上构建一颗树，每个结点可以验证它的子结点的完整性，那么经过 log(n) 层的树，最后只会得到一个很小的根结点，只需要把根结点保存在片内。</p>
<p>为了验证某一个块的完整性，就从这一块对应的叶子结点开始，不断计算出一个值，和父亲结点比较；再递归向上，最后计算出根结点的值，和片内保存的值进行对比。这样验证的复杂度是 O(logn)，但是片内保存的数据变成了 O(1)，所以是以时间换空间。更新数据的时候，也是类似地从叶子结点一步一步计算，最后更新根结点的值。</p>
<p>这个方法浪费的空间，考虑所有非叶子结点保存的数据，如果是二叉树，总的大小就是数据的一半，但是好处是大部分都可以保存在内存里，所以是比较容易实现的。缺点是每次读取和写入都要进行 O(logn) 次的内存访问和计算，开销比较大。</p>
<p>上面提到的父结点的值的计算方法，如果采用密码学 Hash 函数，这棵树就是 Merkle Tree。它的验证过程是只读的，可以并行的，但是更新过程是串行的，因为要从子结点一步一步计算 Hash，父结点依赖子结点的 Hash 结果。</p>
<p>另一种设计是 Parallelizable Authentication Tree（PAT），它采用 MAC 而不是 Hash，每个结点保存了一个随机的 nonce 和计算出来的 MAC 值，最底层的 MAC 输入是实际的数据，其他层的 MAC 输入是子结点的 nonce，最后在片内保存最后一次 MAC 使用的 nonce 值。这样的好处是更新的时候，每一层都可以并行算，因为 MAC 的输入是 nonce 值，不涉及到子结点的 MAC 计算结果。缺点是要保存更多数据，即 MAC 和 nonce。</p>
<p>还有一种设计是 Tamper-Evident Counter Tree（TEC-Tree），计算的方法则是上面提到的 Block-level AREA。类似地，最底层是用数据和随机 nonce 拼起来做加密，而其他层是用子节点的随机 nonce 拼起来，再拼接上这一层的 nonce 做加密。验证的时候，首先对最底层进行解密，然后判断数据是否匹配，然后再解密上一层，判断 nonce 是否匹配，一直递归，最后解密到根的 nonce，和片内保存的进行匹配。更新的时候，也可以类似地一次性生产一系列的 nonce，然后并行地加密每一层的结果。</p>
<p>最后引用文章里的一个对比：</p>
<p><img alt="" src="/images/memory_integrity.png" /></p>
<p>可以看到，后两种算法可以并行地更新树的节点，同时也需要保存更多的数据。</p>
<h3 id="cached-trees"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#cached-trees">Cached Trees</a></h3>
<p>从上面的 Integrity Tree 算法可以发现，每次读取或者写入都要访问内存 O(logn) 次，这个对性能影响是十分巨大的。一个简单的思路是，我把一些经常访问的树结点保存在片内的缓存，这样就可以减少一些内存访问次数；进一步地，如果认为攻击者无法篡改片内的缓存，那就可以直接认为片内的结点都是可信的，在验证和更新的时候，只需要从叶子结点遍历到缓存在片内的结点即可。</p>
<h3 id="the-bonsai-merkle-tree"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#the-bonsai-merkle-tree">The Bonsai Merkle Tree</a></h3>
<p>为了进一步减少空间的占用，Bonsai Merkle Tree（BMT）的思路是，既然对每个内存块都生成一个比较长的（比如 64 位）的 nonce 比较耗费空间，那是否可以减少一下 nonce 的位数，当 nonce 出现重复的时候，换一个密钥重新加密呢？具体的做法是，每个内存块做一次 MAC 计算，输入是数据，地址和 counter：<code>M=MAC(C, addr, ctr)</code>。此时，地址和 <code>ctr</code> 充当了原来的 nonce 的作用，所以类似地，此时的 Merkle Tree 保护的是这些 counter，由于 counter 位数比较少，就可以进一步地减少空间的开销，而且树的层数也更少了。缺点是既然位数少了，如果 counter 出现了重复，就需要更换密钥，重新进行一次加密，这个比较耗费时间，所以还要尽量减少重新加密的次数。</p>
<p>具体来说，为了避免重放攻击，每次更新数据的时候，就让 counter 加一，这和原来采用一个足够长（比如 64-bit）的随机 nonce 是类似的。重新加密是很耗费时间的，因此为了把重新加密的范围局限到一个小的局部，又设计了一个两级的 counter：7-bit 的 local counter，每次更新数据加一；64-bit 的 global counter，当某一个 local counter 溢出的时候加一。这时候实际传入 MAC 计算的 counter 则是 global counter 拼接上 local counter。这样相当于是做了一个 counter 的共同前缀，在内存访问比较均匀的时候，比如每个 local counter 轮流加一，那么每次 local counter 溢出只需要重新加密一个小范围的内存，减少了开销。</p>
<p>文章后续还提到了一些相关的算法，这里就不继续翻译和总结了。</p>
<h3 id="mountable-merkle-tree"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#mountable-merkle-tree">Mountable Merkle Tree</a></h3>
<p>再来看一下 <a href="https://www.usenix.org/system/files/osdi21-feng.pdf">Scalable Memory Protection in the Penglai Enclave</a> 中提到的 Mountable Merkle Tree 设计。它主要考虑的是动态可变的保护内存区域，比如提到的微服务场景，并且被保护内存区域的访问有时间局部性，因此它的思路是，不去构造一个对应完整内存的 Merkle Tree，而是允许一些子树不存在。具体来说，它设计了一个 Sub-root nodes 的概念，对应了 Merkle Tree 中间的一层。这一层往上是预先分配好的，并且大部分保存在内存中，根结点保存在片内，这一层往下是动态分配的。比如应用创建了一个新的 enclave，需要新的一个被保护的内存区域，再动态分配若干个 Merkle Tree，接到 Sub-root nodes 层，成为新的子树。</p>
<p><img alt="" src="/images/mountable_merkle_tree.png" /></p>
<p>由于片内空间是有限的，所以这里采取了缓存的方式，只把一部分常用的树结点保存在片内；如果某一个子树一直没有被访问，就可以换出到内存里。如果删除了一个已有的 enclave，那么相应的子树就可以删掉，减少内存空间的占用。</p>
<h3 id="参考文献"><a class="toclink" href="../../hardware/2022/05/10/memory-authentication/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A7%C2%8C%C2%AE">参考文献</a></h3>
<ul>
<li><a href="https://link.springer.com/chapter/10.1007/978-3-642-01004-0_1">Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines</a></li>
<li><a href="https://www.usenix.org/system/files/osdi21-feng.pdf">Scalable Memory Protection in the Penglai Enclave</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/05/10/memory-authentication/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-05-09 00:00:00">2022年5月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 16 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="tilelink-总线协议分析"><a class="toclink" href="../../hardware/2022/05/09/tilelink/">TileLink 总线协议分析</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/cache_coherence_protocol.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在研究一些支持缓存一致性的缓存的实现，比如 rocket-chip 的实现和 sifive 的实现，因此需要研究一些 TileLink 协议。本文讨论的时候默认读者具有一定的 AXI 知识，因此很多内容会直接参考 AXI。</p>
<h3 id="信号"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#%C3%A4%C2%BF%C2%A1%C3%A5%C2%8F%C2%B7">信号</a></h3>
<p>根据 <a href="https://github.com/chipsalliance/omnixtend/blob/master/OmniXtend-1.0.3/spec/TileLink-1.8.0.pdf">TileLink Spec 1.8.0</a>，TileLink 分为以下三种：</p>
<ul>
<li>TL-UL: 只支持读写，不支持 burst，类比 AXI-Lite</li>
<li>TL-UH：支持读写，原子指令，预取，支持 burst，类比 AXI+ATOP（AXI5 引入的原子操作）</li>
<li>TL-C：在 TL-UH 基础上支持缓存一致性协议，类比 AXI+ACE/CHI</li>
</ul>
<h3 id="tilelink-uncached"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#tilelink-uncached">TileLink Uncached</a></h3>
<p>TileLink Uncached(TL-UL 和 TL-UH) 包括了两个 channel：</p>
<ul>
<li>A channel: M-&gt;S 发送请求，类比 AXI 的 AR/AW/W</li>
<li>D channel: S-&gt;M 发送响应，类比 AXI 的 R/W</li>
</ul>
<p>因此 TileLink 每个周期只能发送读或者写的请求，而 AXI 可以同时在 AR 和 AW channel 上发送请求。</p>
<p>一些请求的例子：</p>
<ul>
<li>读：M-&gt;S 在 A channel 上发送 Get，S-&gt;M 在 D channel 上发送 AccessAckData</li>
<li>写：M-&gt;S 在 A channel 上发送 PutFullData/PutPartialData，S-&gt;M 在 D channel 是发送 AccessAck</li>
<li>原子操作：M-&gt;S 在 A channel 上发送 ArithmeticData/LogicalData，S-&gt;M 在 D channel 上发送 AccessAckData</li>
<li>预取操作：M-&gt;S 在 A channel 上发送 Intent，S-&gt;M 在 D channel 上发送 AccessAck</li>
</ul>
<h3 id="axi4totl"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#axi4totl">AXI4ToTL</a></h3>
<p>针对 <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L59">AXI4ToTL</a> 模块的例子，来分析一下如何把一个 AXI4 Master 转换为 TileLink。</p>
<p>首先考虑一下 AXI4 和 TileLink 的区别：一个是读写 channel 合并了，所以这里需要一个 Arbiter；其次 AXI4 中 AW 和 W 是分开的，这里也需要进行合并。这个模块并不考虑 Burst 的情况，而是由 <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/Fragmenter.scala#L14=">AXI4Fragmenter</a> 来进行拆分，即添加若干个 AW beat，和 W 进行配对。</p>
<p>具体到代码实现上，首先把 AR channel <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L86=">对应到</a> 到 A channel 上：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-0-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">r_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Wire</span><span class="p">(</span><span class="n">out</span><span class="p">.</span><span class="n">a</span><span class="p">)</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-0-2"></a><span class="n">r_out</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">valid</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-0-3"></a><span class="n">r_out</span><span class="p">.</span><span class="n">bits</span><span class="w"> </span><span class="o">:&lt;=</span><span class="w"> </span><span class="n">edgeOut</span><span class="p">.</span><span class="nc">Get</span><span class="p">(</span><span class="n">r_id</span><span class="p">,</span><span class="w"> </span><span class="n">r_addr</span><span class="p">,</span><span class="w"> </span><span class="n">r_size</span><span class="p">).</span><span class="n">_2</span>
</span></code></pre></div>
<p>然后 AW+W channel 也<a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L119=">连接</a> 到 A channel，由于不用考虑 burst 的情况，这里在 aw 和 w 同时 valid 的时候才认为有请求。</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-1-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">w_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Wire</span><span class="p">(</span><span class="n">out</span><span class="p">.</span><span class="n">a</span><span class="p">)</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-1-2"></a><span class="n">in</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">w_out</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">last</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-1-3"></a><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">ready</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">w_out</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">valid</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-1-4"></a><span class="n">w_out</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">valid</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/05/09/tilelink/#__codelineno-1-5"></a><span class="n">w_out</span><span class="p">.</span><span class="n">bits</span><span class="w"> </span><span class="o">:&lt;=</span><span class="w"> </span><span class="n">edgeOut</span><span class="p">.</span><span class="nc">Put</span><span class="p">(</span><span class="n">w_id</span><span class="p">,</span><span class="w"> </span><span class="n">w_addr</span><span class="p">,</span><span class="w"> </span><span class="n">w_size</span><span class="p">,</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">strb</span><span class="p">).</span><span class="n">_2</span>
</span></code></pre></div>
<p>比较有意思的是读写的 id 增加了若干位，最低位 0 表示读，1 表示写，剩下几位是请求编号，这样发出去的是不同 id 的多个请求。</p>
<p>然后，把读和写的 A channel <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L155=">连接</a>到 Arbiter 上：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-2-1"></a><span class="nc">TLArbiter</span><span class="p">(</span><span class="nc">TLArbiter</span><span class="p">.</span><span class="n">roundRobin</span><span class="p">)(</span><span class="n">out</span><span class="p">.</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span><span class="w"> </span><span class="n">r_out</span><span class="p">),</span><span class="w"> </span><span class="p">(</span><span class="n">in</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">len</span><span class="p">,</span><span class="w"> </span><span class="n">w_out</span><span class="p">))</span>
</span></code></pre></div>
<p>其余的部分则是对 D channel 进行判断，有数据的转给 R channel，没有数据的转给 B channel：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-3-1"></a><span class="n">out</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">d_hasData</span><span class="p">,</span><span class="w"> </span><span class="n">ok_r</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span><span class="w"> </span><span class="n">ok_b</span><span class="p">.</span><span class="n">ready</span><span class="p">)</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-3-2"></a><span class="n">ok_r</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">d_hasData</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-3-3"></a><span class="n">ok_b</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">d_hasData</span>
</span></code></pre></div>
<p>最后处理了一下 TileLink 和 AXI4 对写请求返回确认的区别：TileLink 中，可以在第一个 burst beat 就返回确认，而 AXI4 需要在最后一个 burst beat 之后返回确认。</p>
<h3 id="tltoaxi4"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#tltoaxi4">TLToAXI4</a></h3>
<p>再来看一下反过来的转换，从 TileLink Master 到 AXI。由于 TileLink 同时只能进行读或者写，所以它首先做了一个虚构的 arw channel，可以理解为合并了 ar 和 aw channel 的 AXI4，这个设计在 SpinalHDL 的代码中也能看到。然后再根据是否是写入，分别<a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L153=">连接</a>到 ar 和 aw channel：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">queue_arw</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Queue</span><span class="p">.</span><span class="n">irrevocable</span><span class="p">(</span><span class="n">out_arw</span><span class="p">,</span><span class="w"> </span><span class="n">entries</span><span class="o">=</span><span class="n">depth</span><span class="p">,</span><span class="w"> </span><span class="n">flow</span><span class="o">=</span><span class="n">combinational</span><span class="p">)</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-2"></a><span class="n">out</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">queue_arw</span><span class="p">.</span><span class="n">bits</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-3"></a><span class="n">out</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">queue_arw</span><span class="p">.</span><span class="n">bits</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-4"></a><span class="n">out</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">queue_arw</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">queue_arw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">wen</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-5"></a><span class="n">out</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">queue_arw</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w">  </span><span class="n">queue_arw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">wen</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/05/09/tilelink/#__codelineno-4-6"></a><span class="n">queue_arw</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">queue_arw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">wen</span><span class="p">,</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">ready</span><span class="p">)</span>
</span></code></pre></div>
<p><a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L197=">这里</a>处理了 aw 和 w 的 valid 信号：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-5-1"></a><span class="n">in</span><span class="p">.</span><span class="n">a</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="o">!</span><span class="n">stall</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">a_isPut</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">doneAW</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">out_arw</span><span class="p">.</span><span class="n">ready</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">out_w</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span><span class="w"> </span><span class="n">out_arw</span><span class="p">.</span><span class="n">ready</span><span class="p">)</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-5-2"></a><span class="n">out_arw</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="o">!</span><span class="n">stall</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">a</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">a_isPut</span><span class="p">,</span><span class="w"> </span><span class="o">!</span><span class="n">doneAW</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">out_w</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span><span class="w"> </span><span class="nc">Bool</span><span class="p">(</span><span class="kc">true</span><span class="p">))</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-5-3"></a><span class="n">out_w</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="o">!</span><span class="n">stall</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">a</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">a_isPut</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">doneAW</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">out_arw</span><span class="p">.</span><span class="n">ready</span><span class="p">)</span>
</span></code></pre></div>
<p>这样做的原因是，在 TileLink 中，每个 burst 都是一个 a channel 上的请求，而 AXI4 中，只有第一个 burst 有 aw 请求，所有 burst 都有 w 请求，因此这里用 doneAW 信号来进行区分。</p>
<p>接着，要把 b 和 r channel 上的结果连接到 d channel，根据上面的经验，<a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L205=">这里</a> 又是一个 arbitration：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-6-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">r_wins</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">out</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">b_delay</span><span class="w"> </span><span class="o">=/=</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">7</span><span class="p">))</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">r_holds_d</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-6-2"></a><span class="n">out</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">r_wins</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-6-3"></a><span class="n">out</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">in</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">r_wins</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-6-4"></a><span class="n">in</span><span class="p">.</span><span class="n">d</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">r_wins</span><span class="p">,</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span><span class="w"> </span><span class="n">out</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span>
</span></code></pre></div>
<p>最后还处理了一下请求和结果顺序的问题。</p>
<h3 id="tilelink-cached"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#tilelink-cached">TileLink Cached</a></h3>
<p>上面说的两个模块都是 TileLink Uncached，那么它如何支持缓存一致性呢？首先，它引入了三个 channel：B、C 和 E，支持三种操作：</p>
<ul>
<li>Acquire：M-&gt;S 在 A channel 上发送 Acquire，S-&gt;M 在 D channel 上发送 Grant，然后 M-&gt;S 在 E channel 上发送 GrantAck；功能是获取一个 copy，可以看到这个和 Get 是类似的，都是在 A channel 上发送请求，在 D channel 上接受响应，只不过额外需要在 E channel 上发送 GrantAck。</li>
<li>Release：M-&gt;S 在 C channel 上发送 Release，S-&gt;M 在 D channel 上发送 ReleaseAck；功能是删除自己的 copy，一般是缓存行要被换出的时候，发送 ReleaseData 来写回 Dirty 数据</li>
<li>Probe：S-&gt;M 在 B channel 上发送 Probe，M-&gt;S 在 C channel 上发送 ProbeAck；功能是要求 M 删除自己的 copy，通常是有某一个缓存发送了 Acquire，导致其他缓存需要降低权限</li>
</ul>
<p>可以看到，A C E 三个 channel 是 M-&gt;S，B D 两个 channel 是 S-&gt;M。</p>
<p>假如一个缓存（Master A）要写入一块只读数据，或者读取一块 miss 的缓存行，如果是广播式的缓存一致性协议，那么需要经历如下的过程：</p>
<ul>
<li>Master A -&gt; Slave: Acquire</li>
<li>Slave -&gt; Master B: Probe</li>
<li>Master B -&gt; Slave: ProbeAck</li>
<li>Slave -&gt; Master A: Grant</li>
<li>Master A -&gt; Slave: GrantAck</li>
</ul>
<p>首先 Master A 发出 Acquire 请求，然后 Slave 向其他 Master 广播 Probe，等到其他 Master 返回 ProbeAck 后，再向 Master A 返回 Grant，最后 Master A 发送 GrantAck 给 Slave。这样 Master A 就获得了这个缓存行的一份拷贝，并且让 Master B 的缓存行失效或者状态变成只读。</p>
<p>TileLink 的缓存行有三个状态：None，Branch 和 Trunk(Tip)。基本对应 MSI 模型：None-&gt;Invalid，Branch-&gt;Shared 和 Trunk-&gt;Modified。Rocket Chip 代码中 <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Metadata.scala#L10=">ClientStates</a> 还定义了 Dirty 状态，大致对应 MESI 模型：None-&gt;Invalid，Branch-&gt;Shared，Trunk-&gt;Exclusive，Dirty-&gt;Modified。</p>
<p>此外，标准还说可以在 B 和 C channel 上进行 TL-UH 的操作。标准这么设计的意图是可以让 Slave 转发操作到拥有缓存数据的 Master 上。比如 Master A 在 A channel 上发送 Put 请求，那么 Slave 向 Master B 的 B channel 上发送 Put 请求，Master B 在 C channel 上发送 AccessAck 响应，Slave 再把响应转回 Master A 的 D channel。这就像是一个片上的网络，Slave 负责在 Master 之间路由请求。</p>
<h3 id="broadcast"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#broadcast">Broadcast</a></h3>
<p>接下来看看 Rocket Chip 自带的基于广播的缓存一致性协议实现。核心实现是 <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala">TLBroadcast</a>，核心的逻辑就是，如果一个 Master A 发送了 Acquire，那么 TLBroadcast 需要发送 Probe 到其他的 Master，当其他的 Master 都响应了 ProbeAck 后，再返回 Grant 到 Master A。</p>
<p>首先来看 B channel 上的 Probe <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L214=">逻辑</a>。它记录了一个 todo bitmask，表示哪些 Master 需要发送 Probe，这里采用了 Probe Filter 来减少发送 Probe 的次数，因为只需要向拥有这个缓存行的 Master 发送 Probe：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_todo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">RegInit</span><span class="p">(</span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="n">max</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="n">caches</span><span class="p">.</span><span class="n">size</span><span class="p">).</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_line</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">())</span>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_perms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">2</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-4"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">probe_todo</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="o">~</span><span class="p">(</span><span class="n">leftOR</span><span class="p">(</span><span class="n">probe_todo</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-5"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_busy</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">probe_todo</span><span class="p">.</span><span class="n">orR</span><span class="p">()</span>
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-6"></a><span class="kd">val</span><span class="w"> </span><span class="n">probe_target</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">caches</span><span class="p">.</span><span class="n">size</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">Mux1H</span><span class="p">(</span><span class="n">probe_next</span><span class="p">,</span><span class="w"> </span><span class="n">cache_targets</span><span class="p">)</span>
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-7"></a>
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-8"></a><span class="c1">// Probe whatever the FSM wants to do next</span>
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-9"></a><span class="n">in</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">probe_busy</span>
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-10"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">caches</span><span class="p">.</span><span class="n">size</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-7-11"><a id="__codelineno-7-11" name="__codelineno-7-11" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-11"></a><span class="w">    </span><span class="n">in</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">bits</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">edgeIn</span><span class="p">.</span><span class="nc">Probe</span><span class="p">(</span><span class="n">probe_line</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">lineShift</span><span class="p">,</span><span class="w"> </span><span class="n">probe_target</span><span class="p">,</span><span class="w"> </span><span class="n">lineShift</span><span class="p">.</span><span class="nc">U</span><span class="p">,</span><span class="w"> </span><span class="n">probe_perms</span><span class="p">).</span><span class="n">_2</span>
</span><span id="__span-7-12"><a id="__codelineno-7-12" name="__codelineno-7-12" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-12"></a><span class="p">}</span>
</span><span id="__span-7-13"><a id="__codelineno-7-13" name="__codelineno-7-13" href="../../hardware/2022/05/09/tilelink/#__codelineno-7-13"></a><span class="n">when</span><span class="w"> </span><span class="p">(</span><span class="n">in</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">fire</span><span class="p">())</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">probe_todo</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">probe_todo</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">probe_next</span><span class="w"> </span><span class="p">}</span>
</span></code></pre></div>
<p>这里 <code>probe_next</code> 就是被 probe 的那个 Master 对应的 bitmask，<code>probe_target</code> 就是 Master 的 Id。这个 Probe FSM 的输入就是 Probe Filter，它会<a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L256=">给出</a>哪些 Cache 拥有当前的缓存行的信息：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">leaveB</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">needT</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">gaveT</span>
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">others</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">cacheOH</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">allocOH</span>
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">todo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">leaveB</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="p">,</span><span class="w"> </span><span class="n">others</span><span class="p">)</span>
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-4"></a><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="o">!</span><span class="n">probe_busy</span>
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-5"></a><span class="n">when</span><span class="w"> </span><span class="p">(</span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">fire</span><span class="p">())</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-6"></a><span class="w">    </span><span class="n">probe_todo</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">todo</span>
</span><span id="__span-8-7"><a id="__codelineno-8-7" name="__codelineno-8-7" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-7"></a><span class="w">    </span><span class="n">probe_line</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">address</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">lineShift</span>
</span><span id="__span-8-8"><a id="__codelineno-8-8" name="__codelineno-8-8" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-8"></a><span class="w">    </span><span class="n">probe_perms</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">Mux</span><span class="p">(</span><span class="n">filter</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">response</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">needT</span><span class="p">,</span><span class="w"> </span><span class="nc">TLPermissions</span><span class="p">.</span><span class="n">toN</span><span class="p">,</span><span class="w"> </span><span class="nc">TLPermissions</span><span class="p">.</span><span class="n">toB</span><span class="p">)</span>
</span><span id="__span-8-9"><a id="__codelineno-8-9" name="__codelineno-8-9" href="../../hardware/2022/05/09/tilelink/#__codelineno-8-9"></a><span class="p">}</span>
</span></code></pre></div>
<p>这里又区分两种情况：如果 Acquire 需要进入 Trunk 状态（比如是个写入操作），意味着其他 Master 需要进入 None 状态，所以这里要发送 toN；如果 Acquire 不需要进入 Trunk 状态（比如是个读取操作），那么只需要其他 Master 进入 Branch 状态，所以这里要发送 toB。</p>
<p>在 B channel 发送 Probe 的同时，也要<a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L152=">处理</a> C channel 上的 ProbeAck 和 ProbeAckData：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2022/05/09/tilelink/#__codelineno-9-1"></a><span class="c1">// Incoming C can be:</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2022/05/09/tilelink/#__codelineno-9-2"></a><span class="c1">// ProbeAck     =&gt; decrement tracker, drop </span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2022/05/09/tilelink/#__codelineno-9-3"></a><span class="c1">// ProbeAckData =&gt; decrement tracker, send out A as PutFull(DROP)</span>
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="../../hardware/2022/05/09/tilelink/#__codelineno-9-4"></a><span class="c1">// ReleaseData  =&gt;                    send out A as PutFull(TRANSFORM)</span>
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5" href="../../hardware/2022/05/09/tilelink/#__codelineno-9-5"></a><span class="c1">// Release      =&gt; send out D as ReleaseAck</span>
</span></code></pre></div>
<p>由于这里采用的是 invalidation based，所以如果某个 Master 之前处于 Dirty 状态，那么它会发送 ProbeAckData，此时需要把数据写回，所以需要用 PutFull 把数据写出去。</p>
<h3 id="serialization"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#serialization">Serialization</a></h3>
<p>下面来讨论一下 TileLink 对各组信号的一些要求。</p>
<h4 id="flow-control-rules"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#flow-control-rules">Flow Control Rules</a></h4>
<p>首先是 Flow Control Rules，讨论的是 ready 和 valid 信号的关系，目的是防止死锁。首先是两个比较常规的要求：</p>
<ul>
<li>If ready is LOW, the receiver must not process the beat and the sender must not consider the beat processed.</li>
<li>If valid is LOW, the receiver must not expect the control or data signals to be a syntactically correct TileLink beat.</li>
</ul>
<p>第一个说的就是 valid &amp; ready 的时候才认为是一个 beat 处理了，第二个就是如果 valid=LOW，那么信号可能是随机的、不合法的。</p>
<ul>
<li>valid must never depend on ready. If a sender wishes to send a beat, it must assert valid independently of whether the receiver signals that it is ready.</li>
<li>As a consequence, there must be no combinational path from ready to valid or any of the control and data signals.</li>
</ul>
<p>这里是为了防止组合逻辑出现环路，如果 valid 依赖 ready，ready 依赖 valid，就会出现问题，所以这里规定，valid 不能依赖 ready，反过来只能 ready 依赖 valid。类似地，其他的数据和控制信号也不可以依赖 ready。简单理解就是 sender 要主动提供数据，而 receiver 决定了是否接受。</p>
<ul>
<li>A low priority valid may not combinationally depend on a high priority valid. In other words, the decision to send a request may not be based on receiving a response in the same cycle.</li>
<li>A high priority ready may not combinationally depend on a low priority ready. In other words, acceptance of a response may not be made contingent upon a request being accepted the same cycle.</li>
</ul>
<p>这两条的意思是，同一个周期内，我设置发送的请求的 valid，不能依赖于同一个周期内接受到的响应的 valid，比如 A 的 valid 不能组合依赖于 D 的 valid。另一方面，我设置的响应的 ready 不能依赖于同一个周期内的请求，比如 D 的 ready 不能组和依赖于 A 的 ready。</p>
<p>那么，有这么几种用法是可以的：</p>
<ul>
<li>It is acceptable for a receiver to drive ready in response to valid or any of the control and data signals. For example, an arbiter may lower ready if a valid request is made for an address which is busy. However, whenever possible, it is recommended that ready be driven independently so as to reduce the handshaking circuit depth. 接收方可以让 ready 依赖于 valid 或者其他的控制和数据信号，不过这样会让组合逻辑比较长。</li>
<li>A channel may change valid and all control and data signals based on the value of ready in the prior cycle. For example, after a request has been accepted (ready HIGH), a new request may be presented. Only a same-cycle dependency of valid on ready is forbidden. 可以让当前周期的 valid 依赖于上一个周期的 ready 信号，只是不能有同周期的 valid 对 ready 的依赖。</li>
<li>A device may legally drive valid for a response based on valid of a request in the same cycle. For example, a combinational ROM which answers immediately. In this case, presumably ready for the request will likewise be driven by ready for the response. The converse relationship is forbidden. 设备可以让响应的 valid 依赖请求的 valid，比如一个组合的 ROM，它的 D channel 的 valid 可以组合依赖于 A channel 的 valid，同时 A channel 的 ready 组合依赖于 D channel 的 ready。这样就简化了设备的设计，并且可以无延迟地进行访问。</li>
</ul>
<p>和 AXI 不同的一点在于，TileLink 不要求 irrevocable，也就是说如果一个周期内 valid=HIGH 但是 ready=LOW，那么下一个周期 Master 可以修改控制和数据信号，也可以让 valid=LOW。</p>
<div class="language-text highlight"><pre><span></span><code>Note that a sender may raise valid and then lower it on the following
cycle, even if the message was not accepted on the previous cycle. For example,
the sender might have some other higher priority task to perform on the
following cycle, instead of trying to send the rejected message again.
Furthermore, the sender may change the contents of the control and data signals
when a message was not accepted.
</code></pre></div>
<p>TileLink 的 burst 请求是通过比 bus 更宽的 size 的多个 beat 组成的。一旦第一个 beat fire 了，后续只能发送同一个 burst 的数据，不可以交错。</p>
<h4 id="request-response-message-ordering"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#request-response-message-ordering">Request-Response Message Ordering</a></h4>
<p>这里讨论的是请求和响应的顺序关系。TileLink 规定，响应的第一个 beat 不早于第一个请求的 beat，比如：</p>
<ul>
<li>对于 Get 请求，如果响应需要多个 beat，那么第一个 beat 不早于请求的那一个周期，这个比较常规，意思是可以组合返回响应。</li>
<li>对于 Put 请求，如果请求需要多个 beat，那么响应可以在第一个请求的 beat 的周期，这个比较特别，意思是对于多个 beat 的请求，可以立即返回响应，不需要等到所有请求的 beat 完成。</li>
<li>对于 ArithmeticData 请求，响应和请求都可能有多个 beat，那么响应的第一个 beat 不早于请求的第一个 beat 即可，其他没有顺序要求。</li>
</ul>
<h4 id="deadlock-freedom"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#deadlock-freedom">Deadlock Freedom</a></h4>
<p>那么多规则，一个很重要的目的是要防止死锁。为了防止死锁，有这样三条：</p>
<ol>
<li>The agent graph (Section 5.3) contains no cycles</li>
<li>Agents must eventually present all beats of a received message</li>
<li>Unless they have a higher priority message in flight or unanswered<ol>
<li>Agents must eventually accept a presented beat</li>
<li>Agents must eventually answer a received request message</li>
</ol>
</li>
</ol>
<p>大概意思是，beat 不能无限推迟，无论是发送方还是接受方。对于每个请求，它的响应不能无限推迟。</p>
<p>TileLink 定义了各个 channel 的优先级，从低到高是 <code>A&lt;B&lt;C&lt;D&lt;E</code>。对于同一个 channel，A C E 上是 master/sender 优先级更高，B D 上是 slave/receiver 优先级更高。</p>
<p>TileLink 的设计里保证了，每个请求的响应都比请求优先级更高。比如 A channel 的请求（Get/Put/AcquireBlock）的响应在 D channel（AccessAckData/AccessAck/Grant），B channel 的请求（Probe）的响应在 C channel（ProbeAck），C channel 的请求（Release）的响应在 D channel（ReleaseAck），D channel 的请求（Grant）的响应在 E channel（GrantAck）。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/05/09/tilelink/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://github.com/chipsalliance/omnixtend/blob/master/OmniXtend-1.0.3/spec/TileLink-1.8.0.pdf">TileLink spec</a></li>
<li><a href="https://github.com/chipsalliance/rocket-chip">rocket-chip</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/05/09/tilelink/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-04-19 00:00:00">2022年4月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="试用沁恒-ch32v307-评估板"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/">试用沁恒 CH32V307 评估板</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前有一天看到朋友在捣鼓 CH32V307，因此自己也萌生了试用 CH32V307 评估板的兴趣，于是在<a href="http://www.wch.cn/services/request_sample.html">沁恒官网申请样品</a>，很快就接到电话了解情况，几天后就顺丰送到了，不过因为疫情原因直到现在才拿到手上，只能说疫情期间说不定货比人还快。</p>
<h3 id="开箱"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#%C3%A5%C2%BC%C2%80%C3%A7%C2%AE%C2%B1">开箱</a></h3>
<p>收到的盒子里有一个 <a href="http://special.wch.cn/zh_cn/RISCV_MCU_Index/">CH32V307 评估板</a>，和一个 <a href="http://www.wch.cn/products/WCH-Link.html">WCH-Link</a>，相关资料可以在 <a href="http://www.wch.cn/products/CH32V307.html">官网</a> 或者 <a href="https://github.com/openwch/ch32v307">openwch/ch32v307</a> 下载。在说明书中有如下的图示：</p>
<p><img alt="" src="/images/ch32v307.png" /></p>
<p>板子自带的跳线帽不是很多，建议自备一些，或者用杜邦线替代。比较重要的是 WCH-Link 子板上 CH549 和 CH2V307 连接的几个信号，和下面 BOOT0/1 的选择。</p>
<h3 id="wch-link"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#wch-link">WCH-Link</a></h3>
<p>可以看到评估板自带了一个 WCH-Link，所以不需要附赠的那一个，直接把 11 号 Type-C 连接到电脑上即可。这里还遇到一个小插曲，用 Type-C to Type-C 的线连电脑上不工作，连 PWR LED 都点不亮，换一根 Type-A to Type-C 的就可以，没有继续研究是什么原因。电脑上可以看到 WCH-Link 的设备：VID=1a86, PID=8010。比较有意思的是，在 RISC-V 模式（CON 灯不亮）的时候 PID 是 8010，ARM 模式（CON 灯亮）的时候 PID 是 8011，从 RISC-V 模式切换到 ARM 模式的方法是连接 TX 和 GND 后上电，反过来要用 MounRiver，详见 WCH-Link 使用说明 <a href="http://www.wch.cn/uploads/file/20210707/1625645582172366.pdf">V1.0</a> <a href="http://www.wch.cn/uploads/file/20210906/1630922260396691.pdf">V1.3</a> 和原理图 <a href="http://www.wch.cn/uploads/file/20210104/1609725144187113.pdf">V1.1</a>。</p>
<p>给沁恒开源 WCH-Link 原理图并开放固件点个赞，在淘宝上也可以看到不少 WCH-Link 的仿真器，挺有意思的。</p>
<p>在 ARM 模式下，它实现了类似 <a href="https://www.keil.com/support/man/docs/dapdebug/dapdebug_introduction.htm">CMSIS-DAP</a> 的协议，可以用 OpenOCD 调试：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-0-1"></a><span class="nb">source</span><span class="w"> </span><span class="k">[</span><span class="nv">find</span><span class="w"> </span>interface<span class="o">/</span>cmsis-dap.cfg<span class="k">]</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-0-2"></a><span class="nv">adapter</span><span class="w"> </span>speed<span class="w"> </span><span class="mi">1000</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-0-3"></a><span class="nv">cmsis_dap_vid_pid</span><span class="w"> </span><span class="mh">0x1a86</span><span class="w"> </span><span class="mh">0x8011</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-0-4"></a><span class="nv">transport</span><span class="w"> </span>select<span class="w"> </span>swd
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-0-5"></a><span class="nv">init</span>
</span></code></pre></div>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-1"></a>$<span class="w"> </span>openocd<span class="w"> </span>-f<span class="w"> </span>openocd.cfg
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.11.0
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-6"></a>Info<span class="w"> </span>:<span class="w"> </span>CMSIS-DAP:<span class="w"> </span>SWD<span class="w">  </span>Supported
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-7"></a>Info<span class="w"> </span>:<span class="w"> </span>CMSIS-DAP:<span class="w"> </span>FW<span class="w"> </span><span class="nv">Version</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">2</span>.0.0
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-8"></a>Info<span class="w"> </span>:<span class="w"> </span>CMSIS-DAP:<span class="w"> </span>Interface<span class="w"> </span>Initialised<span class="w"> </span><span class="o">(</span>SWD<span class="o">)</span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-9"></a>Info<span class="w"> </span>:<span class="w"> </span>SWCLK/TCK<span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span><span class="w"> </span>SWDIO/TMS<span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span><span class="w"> </span><span class="nv">TDI</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">0</span><span class="w"> </span><span class="nv">TDO</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">0</span><span class="w"> </span><span class="nv">nTRST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">0</span><span class="w"> </span><span class="nv">nRESET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-10"></a>Info<span class="w"> </span>:<span class="w"> </span>CMSIS-DAP:<span class="w"> </span>Interface<span class="w"> </span>ready
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-11"></a>Info<span class="w"> </span>:<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span><span class="m">1000</span><span class="w"> </span>kHz
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-12"></a>Warn<span class="w"> </span>:<span class="w"> </span>gdb<span class="w"> </span>services<span class="w"> </span>need<span class="w"> </span>one<span class="w"> </span>or<span class="w"> </span>more<span class="w"> </span>targets<span class="w"> </span>defined
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-13"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">6666</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>tcl<span class="w"> </span>connections
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-1-14"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">4444</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>telnet<span class="w"> </span>connections
</span></code></pre></div>
<p>不过这里我们要用的是 RISC-V 处理器 CH32V307，上面的就当是 WCH-LINK 使用的小贴士。</p>
<p>给评估板插上 USB Type-C 以后，首先上面的 WCH-Link 部分中红色的 PWR 和绿色的 RUN 亮，CON 不亮，说明 WCH-LINK 的 CH549 已经启动，并且处在 RISC-V 模式（CON 不亮）。CH549 是一个 8051 指令集的处理器，上面的跑的 WCH-LINK 固件在网上可以找到，在下面提到的 MounRiver Studio 目录中也有一份。</p>
<h3 id="openocd"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#openocd">OpenOCD</a></h3>
<p>目前开源工具上游还不支持 CH32V307 的开发，需要用 <a href="http://www.mounriver.com/download">MounRiver</a>，支持 Windows 和 Linux，有两部分：</p>
<ul>
<li><a href="http://file.mounriver.com/tools/MRS_Toolchain_Linux_x64_V1.40.tar.xz">MRS_Toolchain_Linux_x64_V1.40.tar.xz</a>: RISC-V GNU Toolchain 和 OpenOCD</li>
<li><a href="http://file.mounriver.com/upgrade/MounRiver_Studio_Community_Linux_x64_V110.tar.xz">MounRiver_Studio_Community_Linux_V110</a>：基于 Eclipse 做的 IDE</li>
</ul>
<p>解压缩后，可以看到它的 OpenOCD 配置：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-1"></a><span class="c">### wch-arm.cfg</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-2"></a><span class="nv">adapter</span><span class="w"> </span>driver<span class="w"> </span>cmsis-dap
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-3"></a><span class="nv">transport</span><span class="w"> </span>select<span class="w"> </span>swd
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-4"></a><span class="nb">source</span><span class="w"> </span><span class="k">[</span><span class="nv">find</span><span class="w"> </span>..<span class="o">/</span>share<span class="o">/</span>openocd<span class="o">/</span>scripts<span class="o">/</span>target<span class="o">/</span>ch32f1x.cfg<span class="k">]</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-5"></a><span class="c">### wch-riscv.cfg</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-6"></a><span class="c">##interface wlink</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-7"></a><span class="nv">adapter</span><span class="w"> </span>driver<span class="w"> </span>wlink
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-8"></a><span class="nv">wlink_set</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-9"></a><span class="k">set</span><span class="w"> </span>_CHIPNAME<span class="w"> </span>riscv
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-10"></a><span class="nv">jtag</span><span class="w"> </span>newtap<span class="w"> </span><span class="nv">$_CHIPNAME</span><span class="w"> </span>cpu<span class="w"> </span><span class="o">-</span>irlen<span class="w"> </span><span class="mi">5</span><span class="w"> </span><span class="o">-</span>expected-id<span class="w"> </span><span class="mh">0x00001</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-11"></a>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-12"></a><span class="k">set</span><span class="w"> </span>_TARGETNAME<span class="w"> </span><span class="nv">$_CHIPNAME.cpu</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-13"></a>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-14"></a><span class="nv">target</span><span class="w"> </span>create<span class="w"> </span><span class="nv">$_TARGETNAME.0</span><span class="w"> </span>riscv<span class="w"> </span><span class="o">-</span>chain-position<span class="w"> </span><span class="nv">$_TARGETNAME</span>
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-15"></a><span class="nv">$_TARGETNAME.0</span><span class="w"> </span><span class="nv">configure</span><span class="w">  </span><span class="o">-</span>work-area-phys<span class="w"> </span><span class="mh">0x80000000</span><span class="w"> </span><span class="o">-</span>work-area-size<span class="w"> </span><span class="mi">10000</span><span class="w"> </span><span class="o">-</span>work-area-backup<span class="w"> </span><span class="mi">1</span>
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-16"></a><span class="k">set</span><span class="w"> </span>_FLASHNAME<span class="w"> </span><span class="nv">$_CHIPNAME.flash</span>
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-17"></a>
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-18"></a><span class="nv">flash</span><span class="w"> </span>bank<span class="w"> </span><span class="nv">$_FLASHNAME</span><span class="w"> </span>wch_riscv<span class="w"> </span><span class="mh">0x00000000</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="nv">$_TARGETNAME.0</span>
</span><span id="__span-2-19"><a id="__codelineno-2-19" name="__codelineno-2-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-19"></a>
</span><span id="__span-2-20"><a id="__codelineno-2-20" name="__codelineno-2-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-2-20"></a><span class="nv">echo</span><span class="w"> </span><span class="s2">&quot;Ready for Remote Connections&quot;</span>
</span></code></pre></div>
<p>其中 ch32f1x.cfg 就是 stm32f1x.cfg 改了一下名字，可以看到 WCH OpenOCD 把它的 RISC-V 调试协议称为 wlink，估计是取 wch-link 的简称吧。除了 wlink 部分，其他就是正常的 RISC-V CPU 调试的 OpenOCD 配置，比较有意思的就是 IDCODE 设为了 0x00001，比较有个性。</p>
<p>在网上一番搜索，找到了 WCH OpenOCD 的源码 <a href="https://git.minori.work/Embedded_Projects/riscv-openocd-wch">Embedded_Projects/riscv-openocd-wch</a>，是网友向沁恒获取的源代码，毕竟 OpenOCD 是 GPL 软件。简单看了一下代码，是直接把 RISC-V Debug 中的 DMI 操作封装了一下，然后通过 USB Bulk 和 WCH-Link 通信。我从 riscv-openocd 找到了一个比较接近的 <a href="https://github.com/jiegec/riscv-openocd/commit/cc0ecfb6d5b939bd109ea84b07b5eab3cdf80316">commit</a>，然后把 WCH 的代码提交上去，得到了 <a href="https://github.com/jiegec/riscv-openocd/commit/bfa3bc7f98d22fa60ef6d3b2f5d98859fa963f85">diff</a>，有兴趣的可以看看具体实现，甚至把这个支持提交到上游。</p>
<p>有源码以后，就可以在 macOS 上编译了（需要修复三处 clang 报告的编译错误，<a href="https://github.com/jiegec/riscv-openocd/tree/wch">最终代码</a>）：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-3-1"></a>$<span class="w"> </span>./bootstrap
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-3-2"></a>$<span class="w"> </span>./configure<span class="w"> </span>--prefix<span class="o">=</span>/path/to/prefix/openocd<span class="w"> </span>--enable-wlink<span class="w"> </span>--disable-werror<span class="w"> </span><span class="nv">CAPSTONE_CFLAGS</span><span class="o">=</span>-I/opt/homebrew/opt/capstone/include/
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-3-3"></a>$<span class="w"> </span>make<span class="w"> </span>-j4<span class="w"> </span>install
</span></code></pre></div>
<p>如果遇到 makeinfo 报错，把 homebrew 的 texinfo 加到 PATH 即可。</p>
<p>编译完成后，就可以用前面提到的 wch-riscv.cfg 进行调试了：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-1"></a>$<span class="w"> </span>/path/to/prefix/openocd<span class="w"> </span>-f<span class="w"> </span>wch-riscv.cfg
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.11.0+dev-01623-gbfa3bc7f9<span class="w"> </span><span class="o">(</span><span class="m">2022</span>-04-20-09:55<span class="o">)</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-6"></a>Info<span class="w"> </span>:<span class="w"> </span>only<span class="w"> </span>one<span class="w"> </span>transport<span class="w"> </span>option<span class="p">;</span><span class="w"> </span>autoselect<span class="w"> </span><span class="s1">&#39;jtag&#39;</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-7"></a>Ready<span class="w"> </span><span class="k">for</span><span class="w"> </span>Remote<span class="w"> </span>Connections
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-8"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">6666</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>tcl<span class="w"> </span>connections
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-9"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">4444</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>telnet<span class="w"> </span>connections
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-10"></a>Info<span class="w"> </span>:<span class="w"> </span>WCH-Link<span class="w"> </span>version<span class="w"> </span><span class="m">2</span>.3<span class="w"> </span>
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-11"></a>Info<span class="w"> </span>:<span class="w"> </span>wlink_init<span class="w"> </span>ok
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-12"></a>Info<span class="w"> </span>:<span class="w"> </span>This<span class="w"> </span>adapter<span class="w"> </span>doesn<span class="err">&#39;</span>t<span class="w"> </span>support<span class="w"> </span>configurable<span class="w"> </span>speed
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-13"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>riscv.cpu<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x00000001<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x000<span class="w"> </span><span class="o">(</span>&lt;invalid&gt;<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x0000,<span class="w"> </span>ver:<span class="w"> </span>0x0<span class="o">)</span>
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-14"></a>Warn<span class="w"> </span>:<span class="w"> </span>Bypassing<span class="w"> </span>JTAG<span class="w"> </span>setup<span class="w"> </span>events<span class="w"> </span>due<span class="w"> </span>to<span class="w"> </span>errors
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-15"></a>Info<span class="w"> </span>:<span class="w"> </span><span class="o">[</span>riscv.cpu.0<span class="o">]</span><span class="w"> </span><span class="nv">datacount</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="nv">progbufsize</span><span class="o">=</span><span class="m">8</span>
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-16"></a>Info<span class="w"> </span>:<span class="w"> </span>Examined<span class="w"> </span>RISC-V<span class="w"> </span>core<span class="p">;</span><span class="w"> </span>found<span class="w"> </span><span class="m">1</span><span class="w"> </span>harts
</span><span id="__span-4-17"><a id="__codelineno-4-17" name="__codelineno-4-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-17"></a>Info<span class="w"> </span>:<span class="w">  </span>hart<span class="w"> </span><span class="m">0</span>:<span class="w"> </span><span class="nv">XLEN</span><span class="o">=</span><span class="m">32</span>,<span class="w"> </span><span class="nv">misa</span><span class="o">=</span>0x40901125
</span><span id="__span-4-18"><a id="__codelineno-4-18" name="__codelineno-4-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-18"></a><span class="o">[</span>riscv.cpu.0<span class="o">]</span><span class="w"> </span>Target<span class="w"> </span>successfully<span class="w"> </span>examined.
</span><span id="__span-4-19"><a id="__codelineno-4-19" name="__codelineno-4-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-19"></a>Info<span class="w"> </span>:<span class="w"> </span>starting<span class="w"> </span>gdb<span class="w"> </span>server<span class="w"> </span><span class="k">for</span><span class="w"> </span>riscv.cpu.0<span class="w"> </span>on<span class="w"> </span><span class="m">3333</span>
</span><span id="__span-4-20"><a id="__codelineno-4-20" name="__codelineno-4-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-4-20"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">3333</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>gdb<span class="w"> </span>connections
</span></code></pre></div>
<p>这也验证了上面的发现：因为绕过了 jtag，直接发送 dmi，所以 idcode 是假的：</p>
<div class="language-cpp highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-5-1"></a><span class="k">if</span><span class="p">(</span><span class="n">wchwlink</span><span class="p">){</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-5-2"></a><span class="w">        </span><span class="n">buf_set_u32</span><span class="p">(</span><span class="n">idcode_buffer</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span><span class="p">,</span><span class="w"> </span><span class="mh">0x00001</span><span class="p">);</span><span class="w">  </span><span class="c1">//Default value,for reuse risc-v jtag debug</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-5-3"></a><span class="p">}</span>
</span></code></pre></div>
<p>接下来就可以用 GDB 调试了。里面跑了一个样例的程序，就是向串口打印：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-1"></a>$<span class="w"> </span>screen<span class="w"> </span>/dev/tty.usbmodem*<span class="w"> </span><span class="m">115200</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-2"></a>SystemClk:72000000
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-3"></a><span class="m">111</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-4"></a><span class="w">   </span><span class="m">111</span>
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-5"></a><span class="w">      </span><span class="m">111</span>
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-6"></a><span class="w">         </span><span class="m">111</span>
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-6-7"></a><span class="w">            </span><span class="m">111</span>
</span></code></pre></div>
<p>之后则是针对各个外设，基于沁恒提供的示例代码进行相应的开发了。</p>
<h3 id="baremetal-代码"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#baremetal-%C3%A4%C2%BB%C2%A3%C3%A7%C2%A0%C2%81">Baremetal 代码</a></h3>
<p>接下来看看沁恒提供的代码是如何配置的。在 EVT/EXAM/SRC/Startup/startup_ch32v30x_D8C.S 可以看到初始化的汇编代码。比较有意思的是，这个核心扩展了 mtvec，支持 ARM 的 vector table 模式，即放一个指针数组，而不是指令：</p>
<div class="language-asm highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-1"></a><span class="w">    </span><span class="na">.section</span><span class="w">    </span><span class="no">.vector</span><span class="p">,</span><span class="s">&quot;ax&quot;</span><span class="p">,</span><span class="na">@progbits</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-2"></a><span class="w">    </span><span class="na">.align</span><span class="w">  </span><span class="mi">1</span>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-3"></a><span class="nl">_vector_base:</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-4"></a><span class="w">    </span><span class="na">.option</span><span class="w"> </span><span class="no">norvc</span><span class="c1">;</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-5"></a><span class="w">    </span><span class="na">.word</span><span class="w">   </span><span class="no">_start</span>
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-6"></a><span class="w">    </span><span class="na">.word</span><span class="w">   </span><span class="mi">0</span>
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-7"></a><span class="w">    </span><span class="na">.word</span><span class="w">   </span><span class="no">NMI_Handler</span><span class="w">                </span><span class="cm">/* NMI */</span>
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-7-8"></a><span class="w">    </span><span class="na">.word</span><span class="w">   </span><span class="no">HardFault_Handler</span><span class="w">          </span><span class="cm">/* Hard Fault */</span>
</span></code></pre></div>
<p>这些名字如此熟悉，只能说这是 ARVM 了（ARM + RV）。后面的部分比较常规，把 data 段复制到 sram，然后清空 bss：</p>
<div class="language-asm highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-1"></a><span class="nl">handle_reset:</span>
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-2"></a><span class="na">.option</span><span class="w"> </span><span class="no">push</span><span class="w"> </span>
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-3"></a><span class="no">.option</span><span class="w"> </span><span class="no">norelax</span><span class="w"> </span>
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-4"></a><span class="w">        </span><span class="no">la</span><span class="w"> </span><span class="no">gp</span><span class="p">,</span><span class="w"> </span><span class="no">__global_pointer$</span>
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-5"></a><span class="na">.option</span><span class="w"> </span><span class="no">pop</span><span class="w"> </span>
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-6"></a><span class="mi">1</span><span class="p">:</span>
</span><span id="__span-8-7"><a id="__codelineno-8-7" name="__codelineno-8-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-7"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">sp</span><span class="p">,</span><span class="w"> </span><span class="no">_eusrstack</span><span class="w"> </span>
</span><span id="__span-8-8"><a id="__codelineno-8-8" name="__codelineno-8-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-8"></a><span class="mi">2</span><span class="p">:</span>
</span><span id="__span-8-9"><a id="__codelineno-8-9" name="__codelineno-8-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-9"></a><span class="w">        </span><span class="cm">/* Load data section from flash to RAM */</span>
</span><span id="__span-8-10"><a id="__codelineno-8-10" name="__codelineno-8-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-10"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">_data_lma</span>
</span><span id="__span-8-11"><a id="__codelineno-8-11" name="__codelineno-8-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-11"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="no">_data_vma</span>
</span><span id="__span-8-12"><a id="__codelineno-8-12" name="__codelineno-8-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-12"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">a2</span><span class="p">,</span><span class="w"> </span><span class="no">_edata</span>
</span><span id="__span-8-13"><a id="__codelineno-8-13" name="__codelineno-8-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-13"></a><span class="w">        </span><span class="nf">bgeu</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="no">a2</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="no">f</span>
</span><span id="__span-8-14"><a id="__codelineno-8-14" name="__codelineno-8-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-14"></a><span class="err">1:</span>
</span><span id="__span-8-15"><a id="__codelineno-8-15" name="__codelineno-8-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-15"></a><span class="w">        </span><span class="nf">lw</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="no">a0</span><span class="p">)</span>
</span><span id="__span-8-16"><a id="__codelineno-8-16" name="__codelineno-8-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-16"></a><span class="w">        </span><span class="nf">sw</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="no">a1</span><span class="p">)</span>
</span><span id="__span-8-17"><a id="__codelineno-8-17" name="__codelineno-8-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-17"></a><span class="w">        </span><span class="nf">addi</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span>
</span><span id="__span-8-18"><a id="__codelineno-8-18" name="__codelineno-8-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-18"></a><span class="w">        </span><span class="nf">addi</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span>
</span><span id="__span-8-19"><a id="__codelineno-8-19" name="__codelineno-8-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-19"></a><span class="w">        </span><span class="nf">bltu</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="no">a2</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="no">b</span>
</span><span id="__span-8-20"><a id="__codelineno-8-20" name="__codelineno-8-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-20"></a><span class="err">2:</span>
</span><span id="__span-8-21"><a id="__codelineno-8-21" name="__codelineno-8-21" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-21"></a><span class="w">        </span><span class="cm">/* Clear bss section */</span>
</span><span id="__span-8-22"><a id="__codelineno-8-22" name="__codelineno-8-22" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-22"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">_sbss</span>
</span><span id="__span-8-23"><a id="__codelineno-8-23" name="__codelineno-8-23" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-23"></a><span class="w">        </span><span class="nf">la</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="no">_ebss</span>
</span><span id="__span-8-24"><a id="__codelineno-8-24" name="__codelineno-8-24" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-24"></a><span class="w">        </span><span class="nf">bgeu</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="no">f</span>
</span><span id="__span-8-25"><a id="__codelineno-8-25" name="__codelineno-8-25" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-25"></a><span class="err">1:</span>
</span><span id="__span-8-26"><a id="__codelineno-8-26" name="__codelineno-8-26" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-26"></a><span class="w">        </span><span class="nf">sw</span><span class="w"> </span><span class="no">zero</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="no">a0</span><span class="p">)</span>
</span><span id="__span-8-27"><a id="__codelineno-8-27" name="__codelineno-8-27" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-27"></a><span class="w">        </span><span class="nf">addi</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span>
</span><span id="__span-8-28"><a id="__codelineno-8-28" name="__codelineno-8-28" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-28"></a><span class="w">        </span><span class="nf">bltu</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="no">b</span>
</span><span id="__span-8-29"><a id="__codelineno-8-29" name="__codelineno-8-29" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-8-29"></a><span class="err">2:</span>
</span></code></pre></div>
<p>最后是进行一些 csr 的配置，然后进入 C 代码：</p>
<div class="language-asm highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-1"></a><span class="w">    </span><span class="nf">li</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="mi">0x1f</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-2"></a><span class="w">    </span><span class="nf">csrw</span><span class="w"> </span><span class="mi">0xbc0</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-3"></a>
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-4"></a><span class="w">    </span><span class="cm">/* Enable nested and hardware stack */</span>
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-5"></a><span class="w">    </span><span class="nf">li</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="mi">0x1f</span>
</span><span id="__span-9-6"><a id="__codelineno-9-6" name="__codelineno-9-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-6"></a><span class="w">    </span><span class="nf">csrw</span><span class="w"> </span><span class="mi">0x804</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span>
</span><span id="__span-9-7"><a id="__codelineno-9-7" name="__codelineno-9-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-7"></a>
</span><span id="__span-9-8"><a id="__codelineno-9-8" name="__codelineno-9-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-8"></a><span class="w">    </span><span class="cm">/* Enable floating point and interrupt */</span>
</span><span id="__span-9-9"><a id="__codelineno-9-9" name="__codelineno-9-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-9"></a><span class="w">    </span><span class="nf">li</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="mi">0x6088</span><span class="w">           </span>
</span><span id="__span-9-10"><a id="__codelineno-9-10" name="__codelineno-9-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-10"></a><span class="w">    </span><span class="no">csrs</span><span class="w"> </span><span class="no">mstatus</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span>
</span><span id="__span-9-11"><a id="__codelineno-9-11" name="__codelineno-9-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-11"></a>
</span><span id="__span-9-12"><a id="__codelineno-9-12" name="__codelineno-9-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-12"></a><span class="w">    </span><span class="nf">la</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="no">_vector_base</span>
</span><span id="__span-9-13"><a id="__codelineno-9-13" name="__codelineno-9-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-13"></a><span class="w">    </span><span class="nf">ori</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span><span class="w">           </span>
</span><span id="__span-9-14"><a id="__codelineno-9-14" name="__codelineno-9-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-14"></a><span class="w">    </span><span class="no">csrw</span><span class="w"> </span><span class="no">mtvec</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span>
</span><span id="__span-9-15"><a id="__codelineno-9-15" name="__codelineno-9-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-15"></a>
</span><span id="__span-9-16"><a id="__codelineno-9-16" name="__codelineno-9-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-16"></a><span class="w">    </span><span class="nf">lui</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">0x1ffff</span>
</span><span id="__span-9-17"><a id="__codelineno-9-17" name="__codelineno-9-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-17"></a><span class="w">    </span><span class="nf">li</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="mi">0x300</span>
</span><span id="__span-9-18"><a id="__codelineno-9-18" name="__codelineno-9-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-18"></a><span class="w">    </span><span class="nf">sh</span><span class="w"> </span><span class="no">a1</span><span class="p">,</span><span class="w"> </span><span class="mi">0x1b0</span><span class="p">(</span><span class="no">a0</span><span class="p">)</span>
</span><span id="__span-9-19"><a id="__codelineno-9-19" name="__codelineno-9-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-19"></a><span class="err">1:</span><span class="w">  </span><span class="nf">lui</span><span class="w"> </span><span class="no">s2</span><span class="p">,</span><span class="w"> </span><span class="mi">0x40022</span>
</span><span id="__span-9-20"><a id="__codelineno-9-20" name="__codelineno-9-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-20"></a><span class="w">    </span><span class="nf">lw</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">0xc</span><span class="p">(</span><span class="no">s2</span><span class="p">)</span>
</span><span id="__span-9-21"><a id="__codelineno-9-21" name="__codelineno-9-21" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-21"></a><span class="w">    </span><span class="nf">andi</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span>
</span><span id="__span-9-22"><a id="__codelineno-9-22" name="__codelineno-9-22" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-22"></a><span class="w">    </span><span class="nf">bnez</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="no">b</span>
</span><span id="__span-9-23"><a id="__codelineno-9-23" name="__codelineno-9-23" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-23"></a>
</span><span id="__span-9-24"><a id="__codelineno-9-24" name="__codelineno-9-24" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-24"></a><span class="w">    </span><span class="nf">jal</span><span class="w">  </span><span class="no">SystemInit</span>
</span><span id="__span-9-25"><a id="__codelineno-9-25" name="__codelineno-9-25" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-25"></a><span class="w">    </span><span class="nf">la</span><span class="w"> </span><span class="no">t0</span><span class="p">,</span><span class="w"> </span><span class="no">main</span>
</span><span id="__span-9-26"><a id="__codelineno-9-26" name="__codelineno-9-26" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-26"></a><span class="w">    </span><span class="nf">csrw</span><span class="w"> </span><span class="no">mepc</span><span class="p">,</span><span class="w"> </span><span class="no">t0</span>
</span><span id="__span-9-27"><a id="__codelineno-9-27" name="__codelineno-9-27" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-9-27"></a><span class="w">    </span><span class="nf">mret</span>
</span></code></pre></div>
<p>这里有一些自定义的 csr，比如 corecfgr(0xbc0)，intsyscr(0x804，设置了 HWSTKEN=1, INESTEN=1, PMTCFG=0b11, HWSTKOVEN=1)，具体参考 <a href="http://www.wch.cn/downloads/QingKeV4_Processor_Manual_PDF.html">QingKeV4_Processor_Manual</a>。接着代码往 0x1ffff1b0 写入 0x300，然后不断读取 FLASH Interface (0x40022000) 的 STATR 字段，没有找到代码中相关的定义，简单猜测与 Flash 的零等待/非零等待区有关，因为后续代码要提高频率，因此 Flash 控制器需要增加 wait state。</p>
<h3 id="编译"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#%C3%A7%C2%BC%C2%96%C3%A8%C2%AF%C2%91">编译</a></h3>
<p>可以用 MounRiver 编译，也可以用 SiFive 的 riscv64-unknown-elf 工具链进行编译，参考 <a href="https://git.minori.work/Embedded_Projects/CH32V307_Template">Embedded_Projects/CH32V307_Template</a> 项目中的编译方式，修改 <code>riscv64-elf.cmake</code> 为：</p>
<div class="language-cmake highlight"><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-10-1"></a><span class="nb">set</span><span class="p">(</span><span class="s">CMAKE_SYSTEM_NAME</span><span class="w"> </span><span class="s">Generic</span><span class="p">)</span>
</span><span id="__span-10-2"><a id="__codelineno-10-2" name="__codelineno-10-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-10-2"></a><span class="nb">set</span><span class="p">(</span><span class="s">CMAKE_C_COMPILER</span><span class="w"> </span><span class="s">riscv64-unknown-elf-gcc</span><span class="p">)</span>
</span><span id="__span-10-3"><a id="__codelineno-10-3" name="__codelineno-10-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-10-3"></a><span class="nb">set</span><span class="p">(</span><span class="s">CMAKE_CXX_COMPILER</span><span class="w"> </span><span class="s">riscv64-unknown-elf-g++</span><span class="p">)</span>
</span><span id="__span-10-4"><a id="__codelineno-10-4" name="__codelineno-10-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-10-4"></a><span class="c">## Make CMake happy about those compilers</span>
</span><span id="__span-10-5"><a id="__codelineno-10-5" name="__codelineno-10-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-10-5"></a><span class="nb">set</span><span class="p">(</span><span class="s">CMAKE_TRY_COMPILE_TARGET_TYPE</span><span class="w"> </span><span class="s2">&quot;STATIC_LIBRARY&quot;</span><span class="p">)</span>
</span></code></pre></div>
<p>然后交叉编译就可以了。需要注意的是对 libnosys 的处理，如果没有正确链接，就会出现 syscall，然后在 ecall handler 里面死循环。</p>
<p>如果不想用 CMake，也可以用下面的精简版 Makefile：</p>
<div class="language-make highlight"><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-1"></a><span class="nv">USER</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span>User/main.c<span class="w"> </span>User/ch32v30x_it.c<span class="w"> </span>User/system_ch32v30x.c
</span><span id="__span-11-2"><a id="__codelineno-11-2" name="__codelineno-11-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-2"></a><span class="nv">LIBRARY</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span>../../SRC/Peripheral/src/ch32v30x_misc.c<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-3"><a id="__codelineno-11-3" name="__codelineno-11-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-3"></a><span class="w">    </span>../../SRC/Peripheral/src/ch32v30x_usart.c<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-4"><a id="__codelineno-11-4" name="__codelineno-11-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-4"></a><span class="w">    </span>../../SRC/Peripheral/src/ch32v30x_gpio.c<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-5"><a id="__codelineno-11-5" name="__codelineno-11-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-5"></a><span class="w">    </span>../../SRC/Peripheral/src/ch32v30x_rcc.c<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-6"><a id="__codelineno-11-6" name="__codelineno-11-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-6"></a><span class="w">    </span>../../SRC/Debug/debug.c<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-7"><a id="__codelineno-11-7" name="__codelineno-11-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-7"></a><span class="w">    </span>../../SRC/Startup/startup_ch32v30x_D8C.S
</span><span id="__span-11-8"><a id="__codelineno-11-8" name="__codelineno-11-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-8"></a><span class="nv">LDSCRIPT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>../../SRC/Ld/Link.ld
</span><span id="__span-11-9"><a id="__codelineno-11-9" name="__codelineno-11-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-9"></a><span class="c">## disable libc first</span>
</span><span id="__span-11-10"><a id="__codelineno-11-10" name="__codelineno-11-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-10"></a><span class="nv">CFLAGS</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span>-march<span class="o">=</span>rv32imafc<span class="w"> </span>-mabi<span class="o">=</span>ilp32f<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-11"><a id="__codelineno-11-11" name="__codelineno-11-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-11"></a><span class="w">    </span>-flto<span class="w"> </span>-ffunction-sections<span class="w"> </span>-fdata-sections<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-12"><a id="__codelineno-11-12" name="__codelineno-11-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-12"></a><span class="w">    </span>-nostartfiles<span class="w"> </span>-nostdlib<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-13"><a id="__codelineno-11-13" name="__codelineno-11-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-13"></a><span class="w">    </span>-T<span class="w"> </span><span class="k">$(</span>LDSCRIPT<span class="k">)</span><span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-14"><a id="__codelineno-11-14" name="__codelineno-11-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-14"></a><span class="w">    </span>-I../../SRC/Debug<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-15"><a id="__codelineno-11-15" name="__codelineno-11-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-15"></a><span class="w">    </span>-I../../SRC/Core<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-16"><a id="__codelineno-11-16" name="__codelineno-11-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-16"></a><span class="w">    </span>-I../../SRC/Peripheral/inc<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-17"><a id="__codelineno-11-17" name="__codelineno-11-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-17"></a><span class="w">    </span>-I./User<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-18"><a id="__codelineno-11-18" name="__codelineno-11-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-18"></a><span class="w">    </span>-O2<span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-19"><a id="__codelineno-11-19" name="__codelineno-11-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-19"></a><span class="w">    </span>-Wl,--print-memory-usage
</span><span id="__span-11-20"><a id="__codelineno-11-20" name="__codelineno-11-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-20"></a><span class="c">## link libc &amp; libnosys in the end</span>
</span><span id="__span-11-21"><a id="__codelineno-11-21" name="__codelineno-11-21" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-21"></a><span class="nv">CFLAGS_END</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="se">\</span>
</span><span id="__span-11-22"><a id="__codelineno-11-22" name="__codelineno-11-22" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-22"></a><span class="w">    </span>-lc<span class="w"> </span>-lgcc<span class="w"> </span>-lnosys
</span><span id="__span-11-23"><a id="__codelineno-11-23" name="__codelineno-11-23" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-23"></a><span class="nv">PREFIX</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span>riscv64-unknown-elf-
</span><span id="__span-11-24"><a id="__codelineno-11-24" name="__codelineno-11-24" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-24"></a>
</span><span id="__span-11-25"><a id="__codelineno-11-25" name="__codelineno-11-25" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-25"></a><span class="nf">all</span><span class="o">:</span><span class="w"> </span><span class="n">obj</span>/<span class="n">build</span>.<span class="n">bin</span>
</span><span id="__span-11-26"><a id="__codelineno-11-26" name="__codelineno-11-26" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-26"></a>
</span><span id="__span-11-27"><a id="__codelineno-11-27" name="__codelineno-11-27" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-27"></a><span class="nf">obj/build.bin</span><span class="o">:</span><span class="w"> </span><span class="n">obj</span>/<span class="n">build</span>.<span class="n">elf</span>
</span><span id="__span-11-28"><a id="__codelineno-11-28" name="__codelineno-11-28" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-28"></a><span class="w">    </span><span class="k">$(</span>PREFIX<span class="k">)</span>objcopy<span class="w"> </span>-O<span class="w"> </span>binary<span class="w"> </span>$^<span class="w"> </span><span class="nv">$@</span>
</span><span id="__span-11-29"><a id="__codelineno-11-29" name="__codelineno-11-29" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-29"></a>
</span><span id="__span-11-30"><a id="__codelineno-11-30" name="__codelineno-11-30" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-30"></a><span class="nf">obj/build.elf</span><span class="o">:</span><span class="w"> </span><span class="k">$(</span><span class="nv">USER</span><span class="k">)</span> <span class="k">$(</span><span class="nv">LIBRARY</span><span class="k">)</span>
</span><span id="__span-11-31"><a id="__codelineno-11-31" name="__codelineno-11-31" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-31"></a><span class="w">    </span><span class="k">$(</span>PREFIX<span class="k">)</span>gcc<span class="w"> </span><span class="k">$(</span>CFLAGS<span class="k">)</span><span class="w"> </span>$^<span class="w"> </span><span class="k">$(</span>CFLAGS_END<span class="k">)</span><span class="w"> </span>-o<span class="w"> </span><span class="nv">$@</span>
</span><span id="__span-11-32"><a id="__codelineno-11-32" name="__codelineno-11-32" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-32"></a>
</span><span id="__span-11-33"><a id="__codelineno-11-33" name="__codelineno-11-33" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-33"></a><span class="nf">clean</span><span class="o">:</span>
</span><span id="__span-11-34"><a id="__codelineno-11-34" name="__codelineno-11-34" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-11-34"></a><span class="w">    </span>rm<span class="w"> </span>-rf<span class="w"> </span>obj/*
</span></code></pre></div>
<h3 id="烧写-flash"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#%C3%A7%C2%83%C2%A7%C3%A5%C2%86%C2%99-flash">烧写 Flash</a></h3>
<p>编译好以后，根据 WCH OpenOCD 的文档，可以用下面的配置来进行烧写：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-1"></a><span class="c">##interface wlink</span>
</span><span id="__span-12-2"><a id="__codelineno-12-2" name="__codelineno-12-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-2"></a><span class="nv">adapter</span><span class="w"> </span>driver<span class="w"> </span>wlink
</span><span id="__span-12-3"><a id="__codelineno-12-3" name="__codelineno-12-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-3"></a><span class="nv">wlink_set</span>
</span><span id="__span-12-4"><a id="__codelineno-12-4" name="__codelineno-12-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-4"></a><span class="k">set</span><span class="w"> </span>_CHIPNAME<span class="w"> </span>riscv
</span><span id="__span-12-5"><a id="__codelineno-12-5" name="__codelineno-12-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-5"></a><span class="nv">jtag</span><span class="w"> </span>newtap<span class="w"> </span><span class="nv">$_CHIPNAME</span><span class="w"> </span>cpu<span class="w"> </span><span class="o">-</span>irlen<span class="w"> </span><span class="mi">5</span><span class="w"> </span><span class="o">-</span>expected-id<span class="w"> </span><span class="mh">0x00001</span>
</span><span id="__span-12-6"><a id="__codelineno-12-6" name="__codelineno-12-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-6"></a>
</span><span id="__span-12-7"><a id="__codelineno-12-7" name="__codelineno-12-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-7"></a><span class="k">set</span><span class="w"> </span>_TARGETNAME<span class="w"> </span><span class="nv">$_CHIPNAME.cpu</span>
</span><span id="__span-12-8"><a id="__codelineno-12-8" name="__codelineno-12-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-8"></a>
</span><span id="__span-12-9"><a id="__codelineno-12-9" name="__codelineno-12-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-9"></a><span class="nv">target</span><span class="w"> </span>create<span class="w"> </span><span class="nv">$_TARGETNAME.0</span><span class="w"> </span>riscv<span class="w"> </span><span class="o">-</span>chain-position<span class="w"> </span><span class="nv">$_TARGETNAME</span>
</span><span id="__span-12-10"><a id="__codelineno-12-10" name="__codelineno-12-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-10"></a><span class="nv">$_TARGETNAME.0</span><span class="w"> </span><span class="nv">configure</span><span class="w">  </span><span class="o">-</span>work-area-phys<span class="w"> </span><span class="mh">0x80000000</span><span class="w"> </span><span class="o">-</span>work-area-size<span class="w"> </span><span class="mi">10000</span><span class="w"> </span><span class="o">-</span>work-area-backup<span class="w"> </span><span class="mi">1</span>
</span><span id="__span-12-11"><a id="__codelineno-12-11" name="__codelineno-12-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-11"></a><span class="k">set</span><span class="w"> </span>_FLASHNAME<span class="w"> </span><span class="nv">$_CHIPNAME.flash</span>
</span><span id="__span-12-12"><a id="__codelineno-12-12" name="__codelineno-12-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-12"></a>
</span><span id="__span-12-13"><a id="__codelineno-12-13" name="__codelineno-12-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-13"></a><span class="nv">flash</span><span class="w"> </span>bank<span class="w"> </span><span class="nv">$_FLASHNAME</span><span class="w"> </span>wch_riscv<span class="w"> </span><span class="mh">0x00000000</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="nv">$_TARGETNAME.0</span>
</span><span id="__span-12-14"><a id="__codelineno-12-14" name="__codelineno-12-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-14"></a>
</span><span id="__span-12-15"><a id="__codelineno-12-15" name="__codelineno-12-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-15"></a><span class="nv">init</span>
</span><span id="__span-12-16"><a id="__codelineno-12-16" name="__codelineno-12-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-16"></a><span class="nv">halt</span>
</span><span id="__span-12-17"><a id="__codelineno-12-17" name="__codelineno-12-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-17"></a>
</span><span id="__span-12-18"><a id="__codelineno-12-18" name="__codelineno-12-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-18"></a><span class="nv">flash</span><span class="w"> </span>erase_sector<span class="w"> </span>wch_riscv<span class="w"> </span><span class="mi">0</span><span class="w"> </span>last
</span><span id="__span-12-19"><a id="__codelineno-12-19" name="__codelineno-12-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-19"></a><span class="nv">program</span><span class="w"> </span><span class="o">/</span>path<span class="o">/</span>to<span class="o">/</span>firmware
</span><span id="__span-12-20"><a id="__codelineno-12-20" name="__codelineno-12-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-20"></a><span class="nv">verify_image</span><span class="w"> </span><span class="o">/</span>path<span class="o">/</span>to<span class="o">/</span>firmware
</span><span id="__span-12-21"><a id="__codelineno-12-21" name="__codelineno-12-21" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-21"></a><span class="nv">wlink_reset_resume</span>
</span><span id="__span-12-22"><a id="__codelineno-12-22" name="__codelineno-12-22" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-12-22"></a><span class="nb">exit</span>
</span></code></pre></div>
<p>输出：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-13-1"><a id="__codelineno-13-1" name="__codelineno-13-1" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-1"></a>$<span class="w"> </span>openocd<span class="w"> </span>-f<span class="w"> </span>program.cfg
</span><span id="__span-13-2"><a id="__codelineno-13-2" name="__codelineno-13-2" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.11.0+dev-01623-gbfa3bc7f9<span class="w"> </span><span class="o">(</span><span class="m">2022</span>-04-20-09:55<span class="o">)</span>
</span><span id="__span-13-3"><a id="__codelineno-13-3" name="__codelineno-13-3" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-13-4"><a id="__codelineno-13-4" name="__codelineno-13-4" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-13-5"><a id="__codelineno-13-5" name="__codelineno-13-5" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-13-6"><a id="__codelineno-13-6" name="__codelineno-13-6" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-6"></a>Info<span class="w"> </span>:<span class="w"> </span>only<span class="w"> </span>one<span class="w"> </span>transport<span class="w"> </span>option<span class="p">;</span><span class="w"> </span>autoselect<span class="w"> </span><span class="s1">&#39;jtag&#39;</span>
</span><span id="__span-13-7"><a id="__codelineno-13-7" name="__codelineno-13-7" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-7"></a>Ready<span class="w"> </span><span class="k">for</span><span class="w"> </span>Remote<span class="w"> </span>Connections
</span><span id="__span-13-8"><a id="__codelineno-13-8" name="__codelineno-13-8" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-8"></a>Info<span class="w"> </span>:<span class="w"> </span>WCH-Link<span class="w"> </span>version<span class="w"> </span><span class="m">2</span>.3
</span><span id="__span-13-9"><a id="__codelineno-13-9" name="__codelineno-13-9" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-9"></a>Info<span class="w"> </span>:<span class="w"> </span>wlink_init<span class="w"> </span>ok
</span><span id="__span-13-10"><a id="__codelineno-13-10" name="__codelineno-13-10" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-10"></a>Info<span class="w"> </span>:<span class="w"> </span>This<span class="w"> </span>adapter<span class="w"> </span>doesn<span class="err">&#39;</span>t<span class="w"> </span>support<span class="w"> </span>configurable<span class="w"> </span>speed
</span><span id="__span-13-11"><a id="__codelineno-13-11" name="__codelineno-13-11" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-11"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>riscv.cpu<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x00000001<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x000<span class="w"> </span><span class="o">(</span>&lt;invalid&gt;<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x0000,<span class="w"> </span>ver:<span class="w"> </span>0x0<span class="o">)</span>
</span><span id="__span-13-12"><a id="__codelineno-13-12" name="__codelineno-13-12" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-12"></a>Warn<span class="w"> </span>:<span class="w"> </span>Bypassing<span class="w"> </span>JTAG<span class="w"> </span>setup<span class="w"> </span>events<span class="w"> </span>due<span class="w"> </span>to<span class="w"> </span>errors
</span><span id="__span-13-13"><a id="__codelineno-13-13" name="__codelineno-13-13" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-13"></a>Info<span class="w"> </span>:<span class="w"> </span><span class="o">[</span>riscv.cpu.0<span class="o">]</span><span class="w"> </span><span class="nv">datacount</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="nv">progbufsize</span><span class="o">=</span><span class="m">8</span>
</span><span id="__span-13-14"><a id="__codelineno-13-14" name="__codelineno-13-14" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-14"></a>Info<span class="w"> </span>:<span class="w"> </span>Examined<span class="w"> </span>RISC-V<span class="w"> </span>core<span class="p">;</span><span class="w"> </span>found<span class="w"> </span><span class="m">1</span><span class="w"> </span>harts
</span><span id="__span-13-15"><a id="__codelineno-13-15" name="__codelineno-13-15" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-15"></a>Info<span class="w"> </span>:<span class="w">  </span>hart<span class="w"> </span><span class="m">0</span>:<span class="w"> </span><span class="nv">XLEN</span><span class="o">=</span><span class="m">32</span>,<span class="w"> </span><span class="nv">misa</span><span class="o">=</span>0x40901125
</span><span id="__span-13-16"><a id="__codelineno-13-16" name="__codelineno-13-16" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-16"></a><span class="o">[</span>riscv.cpu.0<span class="o">]</span><span class="w"> </span>Target<span class="w"> </span>successfully<span class="w"> </span>examined.
</span><span id="__span-13-17"><a id="__codelineno-13-17" name="__codelineno-13-17" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-17"></a>Info<span class="w"> </span>:<span class="w"> </span>starting<span class="w"> </span>gdb<span class="w"> </span>server<span class="w"> </span><span class="k">for</span><span class="w"> </span>riscv.cpu.0<span class="w"> </span>on<span class="w"> </span><span class="m">3333</span>
</span><span id="__span-13-18"><a id="__codelineno-13-18" name="__codelineno-13-18" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-18"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">3333</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>gdb<span class="w"> </span>connections
</span><span id="__span-13-19"><a id="__codelineno-13-19" name="__codelineno-13-19" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-19"></a>Info<span class="w"> </span>:<span class="w"> </span>device<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>REDACTED
</span><span id="__span-13-20"><a id="__codelineno-13-20" name="__codelineno-13-20" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-20"></a>Info<span class="w"> </span>:<span class="w"> </span>flash<span class="w"> </span><span class="nv">size</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>256kbytes
</span><span id="__span-13-21"><a id="__codelineno-13-21" name="__codelineno-13-21" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-21"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>riscv.cpu<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x00000001<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x000<span class="w"> </span><span class="o">(</span>&lt;invalid&gt;<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x0000,<span class="w"> </span>ver:<span class="w"> </span>0x0<span class="o">)</span>
</span><span id="__span-13-22"><a id="__codelineno-13-22" name="__codelineno-13-22" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-22"></a>Warn<span class="w"> </span>:<span class="w"> </span>Bypassing<span class="w"> </span>JTAG<span class="w"> </span>setup<span class="w"> </span>events<span class="w"> </span>due<span class="w"> </span>to<span class="w"> </span>errors
</span><span id="__span-13-23"><a id="__codelineno-13-23" name="__codelineno-13-23" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-23"></a>**<span class="w"> </span>Programming<span class="w"> </span>Started<span class="w"> </span>**
</span><span id="__span-13-24"><a id="__codelineno-13-24" name="__codelineno-13-24" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-24"></a>**<span class="w"> </span>Programming<span class="w"> </span>Finished<span class="w"> </span>**
</span><span id="__span-13-25"><a id="__codelineno-13-25" name="__codelineno-13-25" href="../../hardware/2022/04/19/wch-ch32v307-eval/#__codelineno-13-25"></a>Info<span class="w"> </span>:<span class="w"> </span>Verify<span class="w"> </span>Success
</span></code></pre></div>
<p>访问串口 <code>screen /dev/tty.usbmodem* 115200</code>，可以看到正确地输出了内容。</p>
<h3 id="转发"><a class="toclink" href="../../hardware/2022/04/19/wch-ch32v307-eval/#%C3%A8%C2%BD%C2%AC%C3%A5%C2%8F%C2%91">转发</a></h3>
<p>本文已授权转发到以下的地址：</p>
<ul>
<li><a href="https://mp.weixin.qq.com/s/wJ0X8qdIWRxavGo9N37QSg">公众号 物联网小生 试用沁恒 CH32V307 评估板</a></li>
<li><a href="https://www.yuque.com/zsafly/lfxyfc/zseeyx">语雀 硬件知识库 试用沁恒 CH32V307 评估板</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/04/19/wch-ch32v307-eval/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-04-10 00:00:00">2022年4月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 7 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="导出-vivado-下载-bitstream-的-svf-文件"><a class="toclink" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/">导出 Vivado 下载 Bitstream 的 SVF 文件</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在研究如何实现一个远程 JTAG 的功能，目前实现在 <a href="https://github.com/jiegec/jtag-remote-server">jiegec/jtag-remote-server</a>，实现了简单的 XVC 协议，底层用的是 libftdi 的 MPSSE 协议来操作 JTAG。但是，在用 Vivado 尝试的时候，SysMon 可以正常使用，但是下载 Bitstream 会失败，所以要研究一下 Vivado 都做了什么（目前已经修好，是最后一个字节的部分位读取的处理问题）。</p>
<h3 id="svf"><a class="toclink" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#svf">SVF</a></h3>
<p>SVF 格式其实是一系列的 JTAG 上的操作。想到这个，也是因为在网上搜到了一个 <a href="https://www.asc.ohio-state.edu/physics/cms/firmwares/dcfeb_v45.svf">dcfeb_v45.svf</a>，里面描述的就是一段 JTAG 操作：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-1"></a>// Created using Xilinx Cse Software [ISE - 12.4]
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-2"></a>// Date: Mon May 09 11:00:32 2011
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-3"></a>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-4"></a>TRST OFF;
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-5"></a>ENDIR IDLE;
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-6"></a>ENDDR IDLE;
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-7"></a>STATE RESET;
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-8"></a>STATE IDLE;
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-9"></a>FREQUENCY 1E6 HZ;
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-10"></a>//Operation: Program -p 0 -dataWidth 16 -rs1 NONE -rs0 NONE -bpionly -e -loadfpga 
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-11"></a>TIR 0 ;
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-12"></a>HIR 0 ;
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-13"></a>TDR 0 ;
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-14"></a>HDR 0 ;
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-15"></a>TIR 0 ;
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-16"></a>HIR 0 ;
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-17"></a>HDR 0 ;
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-18"></a>TDR 0 ;
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-19"></a>//Loading device with &#39;idcode&#39; instruction.
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-20"></a>SIR 10 TDI (03c9) SMASK (03ff) ;
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-21"></a>SDR 32 TDI (00000000) SMASK (ffffffff) TDO (f424a093) MASK (0fffffff) ;
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-22"></a>//Boundary Scan Chain Contents
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-23"></a>//Position 1: xc6vlx130t
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-24"></a>TIR 0 ;
</span><span id="__span-0-25"><a id="__codelineno-0-25" name="__codelineno-0-25" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-25"></a>HIR 0 ;
</span><span id="__span-0-26"><a id="__codelineno-0-26" name="__codelineno-0-26" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-26"></a>TDR 0 ;
</span><span id="__span-0-27"><a id="__codelineno-0-27" name="__codelineno-0-27" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-27"></a>HDR 0 ;
</span><span id="__span-0-28"><a id="__codelineno-0-28" name="__codelineno-0-28" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-28"></a>TIR 0 ;
</span><span id="__span-0-29"><a id="__codelineno-0-29" name="__codelineno-0-29" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-29"></a>HIR 0 ;
</span><span id="__span-0-30"><a id="__codelineno-0-30" name="__codelineno-0-30" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-30"></a>TDR 0 ;
</span><span id="__span-0-31"><a id="__codelineno-0-31" name="__codelineno-0-31" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-31"></a>HDR 0 ;
</span><span id="__span-0-32"><a id="__codelineno-0-32" name="__codelineno-0-32" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-32"></a>TIR 0 ;
</span><span id="__span-0-33"><a id="__codelineno-0-33" name="__codelineno-0-33" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-33"></a>HIR 0 ;
</span><span id="__span-0-34"><a id="__codelineno-0-34" name="__codelineno-0-34" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-34"></a>HDR 0 ;
</span><span id="__span-0-35"><a id="__codelineno-0-35" name="__codelineno-0-35" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-35"></a>TDR 0 ;
</span><span id="__span-0-36"><a id="__codelineno-0-36" name="__codelineno-0-36" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-36"></a>//Loading device with &#39;idcode&#39; instruction.
</span><span id="__span-0-37"><a id="__codelineno-0-37" name="__codelineno-0-37" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-37"></a>SIR 10 TDI (03c9) ;
</span><span id="__span-0-38"><a id="__codelineno-0-38" name="__codelineno-0-38" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-38"></a>SDR 32 TDI (00000000) TDO (f424a093) ;
</span><span id="__span-0-39"><a id="__codelineno-0-39" name="__codelineno-0-39" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-39"></a>//Loading device with &#39;bypass&#39; instruction.
</span><span id="__span-0-40"><a id="__codelineno-0-40" name="__codelineno-0-40" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-40"></a>SIR 10 TDI (03ff) ;
</span><span id="__span-0-41"><a id="__codelineno-0-41" name="__codelineno-0-41" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-41"></a>//Loading device with &#39;idcode&#39; instruction.
</span><span id="__span-0-42"><a id="__codelineno-0-42" name="__codelineno-0-42" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-42"></a>SIR 10 TDI (03c9) ;
</span><span id="__span-0-43"><a id="__codelineno-0-43" name="__codelineno-0-43" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-43"></a>SDR 32 TDI (00000000) TDO (f424a093) ;
</span><span id="__span-0-44"><a id="__codelineno-0-44" name="__codelineno-0-44" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-44"></a>// Loading device with a `jprogram` instruction. 
</span><span id="__span-0-45"><a id="__codelineno-0-45" name="__codelineno-0-45" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-45"></a>SIR 10 TDI (03cb) ;
</span><span id="__span-0-46"><a id="__codelineno-0-46" name="__codelineno-0-46" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-46"></a>// Loading device with a `isc_noop` instruction. 
</span><span id="__span-0-47"><a id="__codelineno-0-47" name="__codelineno-0-47" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-47"></a>SIR 10 TDI (03d4) ;
</span><span id="__span-0-48"><a id="__codelineno-0-48" name="__codelineno-0-48" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-48"></a>RUNTEST 100000 TCK;
</span><span id="__span-0-49"><a id="__codelineno-0-49" name="__codelineno-0-49" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-49"></a>// Check init_complete in ircapture.
</span><span id="__span-0-50"><a id="__codelineno-0-50" name="__codelineno-0-50" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-50"></a>//IR Capture using specified instruction.
</span><span id="__span-0-51"><a id="__codelineno-0-51" name="__codelineno-0-51" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-51"></a>SIR 10 TDI (03d4) TDO (0010) MASK (0010) ;
</span><span id="__span-0-52"><a id="__codelineno-0-52" name="__codelineno-0-52" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-52"></a>// Loading device with a `isc_enable` instruction. 
</span><span id="__span-0-53"><a id="__codelineno-0-53" name="__codelineno-0-53" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-53"></a>SIR 10 TDI (03d0) ;
</span><span id="__span-0-54"><a id="__codelineno-0-54" name="__codelineno-0-54" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-54"></a>SDR 5 TDI (00) SMASK (1f) ;
</span><span id="__span-0-55"><a id="__codelineno-0-55" name="__codelineno-0-55" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-55"></a>RUNTEST 100 TCK;
</span><span id="__span-0-56"><a id="__codelineno-0-56" name="__codelineno-0-56" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-56"></a>// Loading device with a `isc_program` instruction. 
</span><span id="__span-0-57"><a id="__codelineno-0-57" name="__codelineno-0-57" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-57"></a>SIR 10 TDI (03d1) ;
</span><span id="__span-0-58"><a id="__codelineno-0-58" name="__codelineno-0-58" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-58"></a>SDR 32 TDI (ffffffff) SMASK (ffffffff) ;
</span><span id="__span-0-59"><a id="__codelineno-0-59" name="__codelineno-0-59" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-59"></a>SDR 32 TDI (ffffffff) ;
</span><span id="__span-0-60"><a id="__codelineno-0-60" name="__codelineno-0-60" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-0-60"></a>SDR 32 TDI (ffffffff) ;
</span></code></pre></div>
<p>它的语法比较简单，大概就是 <code>SIR</code> 就是向 IR 输入，<code>SDR</code> 就是向 DR 输入，后面跟着的 TDO 和 MASK 表示对输出数据进行判断。比较核心的是下面这几步：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-1"></a>SIR JPROGRAM
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-2"></a>SIR ISC_NOOP
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-3"></a>RUNTEST 10000 TCK
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-4"></a>SIR ISC_NOOP UNTIL ISC_DONE
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-5"></a>SIR ISC_ENABLE
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-1-6"></a>SIR ISC_PROGRAM
</span></code></pre></div>
<p>之后就是 bitstream 的内容了。</p>
<h4 id="openocd-烧写-svf"><a class="toclink" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#openocd-%C3%A7%C2%83%C2%A7%C3%A5%C2%86%C2%99-svf">OpenOCD 烧写 SVF</a></h4>
<p>有了 SVF 以后，就可以用其他的一些支持 SVF 语法的工具来烧写 FPGA，而不需要 Vivado。比如采用如下的 OpenOCD 配置：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-1"></a><span class="c">## openocd config</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-2"></a><span class="c">## use ftdi channel 0</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-3"></a><span class="nv">adapter</span><span class="w"> </span>speed<span class="w"> </span><span class="mi">100000</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-4"></a><span class="nv">adapter</span><span class="w"> </span>driver<span class="w"> </span>ftdi
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-5"></a><span class="nv">transport</span><span class="w"> </span>select<span class="w"> </span>jtag
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-6"></a><span class="nv">ftdi_vid_pid</span><span class="w"> </span><span class="mh">0x0403</span><span class="w"> </span><span class="mh">0x6011</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-7"></a><span class="nv">ftdi_layout_init</span><span class="w"> </span><span class="mh">0x0008</span><span class="w"> </span><span class="mh">0x000b</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-8"></a><span class="nv">ftdi_tdo_sample_edge</span><span class="w"> </span>falling
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-9"></a><span class="nv">ftdi_channel</span><span class="w"> </span><span class="mi">0</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-10"></a><span class="nv">reset_config</span><span class="w"> </span>none
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-11"></a>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-12"></a><span class="nv">jtag</span><span class="w"> </span>newtap<span class="w"> </span>xcvu37p<span class="w"> </span>tap<span class="w"> </span><span class="o">-</span>irlen<span class="w"> </span><span class="mi">18</span><span class="w"> </span><span class="o">-</span>expected-id<span class="w"> </span><span class="mh">0x14b79093</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-13"></a>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-14"></a><span class="nv">init</span>
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-15"></a>
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-16"></a><span class="nv">svf</span><span class="w"> </span><span class="o">-</span>tap<span class="w"> </span>xcvu37p.tap<span class="w"> </span><span class="o">/</span>path<span class="o">/</span>to<span class="o">/</span>program.svf<span class="w"> </span>progress
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-17"></a>
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-2-18"></a><span class="nb">exit</span>
</span></code></pre></div>
<h4 id="从-vivado-中导出-svf"><a class="toclink" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#%C3%A4%C2%BB%C2%8E-vivado-%C3%A4%C2%B8%C2%AD%C3%A5%C2%AF%C2%BC%C3%A5%C2%87%C2%BA-svf">从 Vivado 中导出 SVF</a></h4>
<p>从文件头可以推测，这个功能是 Xilinx 官方提供的，一番搜索，果然找到了命令：<a href="https://blog.xjtag.com/2016/07/creating-svf-files-using-xilinx-vivado/">Creating SVF files using Xilinx Vivado</a></p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-3-1"></a><span class="nv">program_hw_devices</span><span class="w"> </span><span class="o">-</span>force<span class="w"> </span><span class="o">-</span>svf_file<span class="w"> </span><span class="k">{</span><span class="nv">program.svf</span><span class="k">}</span><span class="w"> </span><span class="k">[</span><span class="nv">get_hw_devices</span><span class="w"> </span>xxx<span class="k">]</span>
</span></code></pre></div>
<p>添加一个 <code>-svf_file</code> 参数后，就会生成一个 svf 文件。下面摘录一段：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-1"></a>// config/idcode
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-2"></a>SIR 18 TDI (009249) ;
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-3"></a>SDR 32 TDI (00000000) TDO (04b79093) MASK (0fffffff) ;
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-4"></a>// config/jprog
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-5"></a>STATE RESET;
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-6"></a>STATE IDLE;
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-7"></a>SIR 18 TDI (00b2cb) ;
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-8"></a>SIR 18 TDI (014514) ;
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-9"></a>// Modify the below delay for config_init operation (0.100000 sec typical, 0.100000 sec maximum)
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-10"></a>RUNTEST 0.100000 SEC;
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-11"></a>// config/jprog/poll
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-12"></a>RUNTEST 15000 TCK;
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-13"></a>SIR 18 TDI (014514) TDO (011000) MASK (031000) ;
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-14"></a>// config/slr
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-15"></a>SIR 18 TDI (005924) ;
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-4-16"></a>SDR 226633216 TDI (0000000400000004e00000008001000c00000004d00000008001000c0000000466aa99550000000400000004000000040000000400000004000000040000
</span></code></pre></div>
<p>结合 Xilinx 官网可以下载的 BSDL 文件，可以找到每个 IR 对应的是什么：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-1"></a>// config/idcode
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-2"></a>SIR 18 TDI (009249) ;
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-3"></a>SDR 32 TDI (00000000) TDO (04b79093) MASK (0fffffff) ;
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-4"></a>// BSDL:
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-5"></a>&quot;IDCODE           (001001001001001001),&quot; &amp; --   DEVICE_ID reg
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-6"></a>attribute IDCODE_REGISTER of XCVU37P_FSVH2892 : entity is
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-7"></a>        &quot;XXXX&quot; &amp;        -- version
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-8"></a>        &quot;0100101&quot; &amp;     -- family
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-9"></a>        &quot;101111001&quot; &amp;   -- array size
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-10"></a>        &quot;00001001001&quot; &amp; -- manufacturer
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-5-11"></a>        &quot;1&quot;;            -- required by 1149.1
</span></code></pre></div>
<p>这一段是检查 IDCODE 是否是目标 FPGA 型号。</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-1"></a>// config/jprog
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-2"></a>STATE RESET;
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-3"></a>STATE IDLE;
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-4"></a>SIR 18 TDI (00b2cb) ;
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-5"></a>SIR 18 TDI (014514) ;
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-6"></a>// BSDL
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-7"></a>&quot;JPROGRAM         (001011001011001011),&quot; &amp; --   PRIVATE
</span><span id="__span-6-8"><a id="__codelineno-6-8" name="__codelineno-6-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-8"></a>&quot;ISC_NOOP         (010100010100010100),&quot; &amp; --   PRIVATE, ISC_DEFAULT
</span><span id="__span-6-9"><a id="__codelineno-6-9" name="__codelineno-6-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-9"></a>// Modify the below delay for config_init operation (0.100000 sec typical, 0.100000 sec maximum)
</span><span id="__span-6-10"><a id="__codelineno-6-10" name="__codelineno-6-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-6-10"></a>RUNTEST 0.100000 SEC;
</span></code></pre></div>
<p>这一段发送了 JPROGRAM 和 ISC_NOOP 的 IR，然后进入 RUNTEST 状态一段时间。</p>
<p><div class="language-text highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-7-1"></a>// config/jprog/poll
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-7-2"></a>RUNTEST 15000 TCK;
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-7-3"></a>SIR 18 TDI (014514) TDO (011000) MASK (031000) ;
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-7-4"></a>// BSDL
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-7-5"></a>&quot;ISC_NOOP         (010100010100010100),&quot; &amp; --   PRIVATE, ISC_DEFAULT
</span></code></pre></div>
这里再次设置 ISC_NOOP，检查了 TDO 中的数据，意义不明。</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-8-1"></a>// config/slr
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-8-2"></a>SIR 18 TDI (005924) ;
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-8-3"></a>SDR 226633216 TDI (0000000400000004e00000008001000c00000004d00000008001000c0000000466aa99550000000400000004000000040000000400000004000000040000
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-8-4"></a>// BSDL
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-8-5"></a>&quot;CFG_IN_SLR0      (000101100100100100),&quot; &amp; --   PRIVATE
</span></code></pre></div>
<p>从这里就是开始往里面写入 bitstream，可以看到熟悉的 66aa9955 的同步字符，对比 Bitstream 文件内容：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-9-1"></a>000000c0: ffff ffff ffff ffff aa99 5566 2000 0000  ..........Uf ...
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-9-2"></a>000000d0: 2000 0000 3002 2001 0000 0000 3002 0001   ...0. .....0...
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-9-3"></a>000000e0: 0000 0000 3000 8001 0000 0000 2000 0000  ....0....... ...
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-9-4"></a>000000f0: 3000 8001 0000 0007 2000 0000 2000 0000  0....... ... ...
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-9-5"></a>00000100: 3000 2001 0000 0000 3002 6001 0000 0000  0. .....0.`.....
</span></code></pre></div>
<p>可以发现是每 32 字节按位颠倒：<code>aa995566(10101010 10011001 01010101 01100110) -&gt; 66aa9955(01100110 10101010 10011001 01010101)</code>，后面的 <code>20000000 -&gt; 00000004</code> 也是类似的。</p>
<p>Xilinx UG570 的 Table 6-5 也印证了上面的过程：</p>
<ul>
<li>Start loading the JPROGRAM instruction, LSB first:</li>
<li>Load the MSB of the JPROGRAM instruction when exiting SHIFT-IR, as defined in the IEEE standard.</li>
<li>Start loading the CFG_IN instruction, LSB first:</li>
<li>Load the MSB of the CFG_IN instruction when exiting SHIFT-IR.</li>
<li>Shift in the FPGA bitstream. Bit n (MSB) is the first bit in the bitstream.(3)(4)</li>
<li>Shift in the last bit of the bitstream. Bit 0 (LSB) shifts on the transition to EXIT1-DR.</li>
</ul>
<p>完成 CFG_IN 之后，再进行 JSTART:</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-1"></a>// config/start
</span><span id="__span-10-2"><a id="__codelineno-10-2" name="__codelineno-10-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-2"></a>STATE IDLE;
</span><span id="__span-10-3"><a id="__codelineno-10-3" name="__codelineno-10-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-3"></a>RUNTEST 100000 TCK;
</span><span id="__span-10-4"><a id="__codelineno-10-4" name="__codelineno-10-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-4"></a>SIR 18 TDI (00c30c) ;
</span><span id="__span-10-5"><a id="__codelineno-10-5" name="__codelineno-10-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-5"></a>HIR 0 ;
</span><span id="__span-10-6"><a id="__codelineno-10-6" name="__codelineno-10-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-6"></a>TIR 0 ;
</span><span id="__span-10-7"><a id="__codelineno-10-7" name="__codelineno-10-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-7"></a>HDR 0 ;
</span><span id="__span-10-8"><a id="__codelineno-10-8" name="__codelineno-10-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-8"></a>TDR 0 ;
</span><span id="__span-10-9"><a id="__codelineno-10-9" name="__codelineno-10-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-9"></a>STATE IDLE;
</span><span id="__span-10-10"><a id="__codelineno-10-10" name="__codelineno-10-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-10"></a>RUNTEST 2000 TCK;
</span><span id="__span-10-11"><a id="__codelineno-10-11" name="__codelineno-10-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-11"></a>SIR 18 TDI (009249) TDO (031000) MASK (011000) ;
</span><span id="__span-10-12"><a id="__codelineno-10-12" name="__codelineno-10-12" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-12"></a>HIR 0 ;
</span><span id="__span-10-13"><a id="__codelineno-10-13" name="__codelineno-10-13" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-13"></a>TIR 0 ;
</span><span id="__span-10-14"><a id="__codelineno-10-14" name="__codelineno-10-14" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-14"></a>HDR 0 ;
</span><span id="__span-10-15"><a id="__codelineno-10-15" name="__codelineno-10-15" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-15"></a>TDR 0 ;
</span><span id="__span-10-16"><a id="__codelineno-10-16" name="__codelineno-10-16" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-16"></a>// BSDL
</span><span id="__span-10-17"><a id="__codelineno-10-17" name="__codelineno-10-17" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-17"></a>&quot;JSTART           (001100001100001100),&quot; &amp; --   PRIVATE
</span><span id="__span-10-18"><a id="__codelineno-10-18" name="__codelineno-10-18" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-10-18"></a>&quot;IDCODE           (001001001001001001),&quot; &amp; --   DEVICE_ID reg
</span></code></pre></div>
<p>然后再次进行 CFG_IN_SLR0, CFG_OUT_SLR0，验证是否真的写进去了：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-1"></a>// config/status
</span><span id="__span-11-2"><a id="__codelineno-11-2" name="__codelineno-11-2" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-2"></a>STATE RESET;
</span><span id="__span-11-3"><a id="__codelineno-11-3" name="__codelineno-11-3" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-3"></a>RUNTEST 5 TCK;
</span><span id="__span-11-4"><a id="__codelineno-11-4" name="__codelineno-11-4" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-4"></a>SIR 18 TDI (005924) ;
</span><span id="__span-11-5"><a id="__codelineno-11-5" name="__codelineno-11-5" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-5"></a>SDR 160 TDI (0000000400000004800700140000000466aa9955) ;
</span><span id="__span-11-6"><a id="__codelineno-11-6" name="__codelineno-11-6" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-6"></a>SIR 18 TDI (004924) ;
</span><span id="__span-11-7"><a id="__codelineno-11-7" name="__codelineno-11-7" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-7"></a>SDR 32 TDI (00000000) TDO (3f5e0d40) MASK (08000000) ;
</span><span id="__span-11-8"><a id="__codelineno-11-8" name="__codelineno-11-8" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-8"></a>STATE RESET;
</span><span id="__span-11-9"><a id="__codelineno-11-9" name="__codelineno-11-9" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-9"></a>RUNTEST 5 TCK;
</span><span id="__span-11-10"><a id="__codelineno-11-10" name="__codelineno-11-10" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-10"></a>// BSDL
</span><span id="__span-11-11"><a id="__codelineno-11-11" name="__codelineno-11-11" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-11"></a>&quot;CFG_IN_SLR0      (000101100100100100),&quot; &amp; --   PRIVATE
</span><span id="__span-11-12"><a id="__codelineno-11-12" name="__codelineno-11-12" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-12"></a>&quot;CFG_OUT_SLR0     (000100100100100100),&quot; &amp; --   PRIVATE
</span><span id="__span-11-13"><a id="__codelineno-11-13" name="__codelineno-11-13" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-13"></a>// config/status
</span><span id="__span-11-14"><a id="__codelineno-11-14" name="__codelineno-11-14" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-14"></a>STATE RESET;
</span><span id="__span-11-15"><a id="__codelineno-11-15" name="__codelineno-11-15" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-15"></a>RUNTEST 5 TCK;
</span><span id="__span-11-16"><a id="__codelineno-11-16" name="__codelineno-11-16" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-16"></a>SIR 18 TDI (005924) ;
</span><span id="__span-11-17"><a id="__codelineno-11-17" name="__codelineno-11-17" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-17"></a>SDR 160 TDI (0000000400000004800700140000000466aa9955) ;
</span><span id="__span-11-18"><a id="__codelineno-11-18" name="__codelineno-11-18" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-18"></a>SIR 18 TDI (004924) ;
</span><span id="__span-11-19"><a id="__codelineno-11-19" name="__codelineno-11-19" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-19"></a>SDR 32 TDI (00000000) TDO (3f5e0d40) MASK (08000000) ;
</span><span id="__span-11-20"><a id="__codelineno-11-20" name="__codelineno-11-20" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-20"></a>STATE RESET;
</span><span id="__span-11-21"><a id="__codelineno-11-21" name="__codelineno-11-21" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-11-21"></a>RUNTEST 5 TCK;
</span></code></pre></div>
<p>这段操作是进行 Status Register Readback，见 UG570 的 Table 10-4。MASK 设为 <code>08000000</code> 应该是判断它的第 4 位：END_OF_STARTUP_STATUS（Table 9-25）。</p>
<p>如果是 Quartus 用户，也可以 <a href="https://www.intel.com/content/www/us/en/support/programmable/articles/000085709.html">生成 SVF</a>，具体操作是：在 Programmer 中，点击 <code>File-&gt;Create JAM, JBC, SVF or ISC file</code>，然后在弹出的窗口中选择 svf 格式，导出即可。得到的 svf 文件一样可以用 openocd 来下载。</p>
<p>也可以<a href="https://www.intel.com/content/www/us/en/support/programmable/articles/000074062.html">用 <code>quartus_cpf</code> 在命令行</a>中进行转换：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1" href="../../hardware/2022/04/10/vivado-program-bitstream-svf/#__codelineno-12-1"></a>quartus_cpf<span class="w"> </span>-q<span class="w"> </span>18MHz<span class="w"> </span>-g<span class="w"> </span><span class="m">3</span>.3<span class="w"> </span>-c<span class="w"> </span>-n<span class="w"> </span>p<span class="w"> </span>input.sof/pof<span class="w"> </span>output.svf
</span></code></pre></div>

    <nav class="md-post__action">
      <a href="../../hardware/2022/04/10/vivado-program-bitstream-svf/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-03-31 00:00:00">2022年3月31日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 21 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="浅谈乱序执行-cpu二"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/">浅谈乱序执行 CPU（二）</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/ooo_cpu.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前写过一个<a href="../../hardware/2021/09/14/brief-into-ooo/">浅谈乱序执行 CPU</a>，随着学习的深入，内容越来越多，页面太长，因此把后面的一部分内容独立出来，变成了这篇博客文章。之后也许会有（三）（四）等等。</p>
<h3 id="内存访问"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#%C3%A5%C2%86%C2%85%C3%A5%C2%AD%C2%98%C3%A8%C2%AE%C2%BF%C3%A9%C2%97%C2%AE">内存访问</a></h3>
<p>内存访问是一个比较复杂的操作，它涉及到缓存、页表、内存序等问题。在乱序执行中，要尽量优化内存访问对其他指令的延迟的影响，同时也要保证正确性。这里参考的是 <a href="https://docs.boom-core.org/en/latest/sections/load-store-unit.html">BOOM 的 LSU 设计</a>。</p>
<p>首先是正确性。一般来说可以认为，Load 是没有副作用的（实际上，Load 会导致 Cache 加载数据，这也引发了以 Meltdown 为首的一系列漏洞），因此可以很激进地预测执行 Load。但是，Store 是有副作用的，写出去的数据就没法还原了。因此，Store 指令只有在 ROB Head 被 Commit 的时候，才会写入到 Cache 中。</p>
<p>其次是性能，我们希望 Load 指令可以尽快地完成，这样可以使得后续的计算指令可以尽快地开始进行。当 Load 指令的地址已经计算好的时候，就可以去取数据，这时候，首先要去 Store Queue 里面找，如果有 Store 指令要写入的地址等于 Load 的地址，说明后面的 Load 依赖于前面的 Store，如果 Store 的数据已经准备好了，就可以直接把数据转发过来，就不需要从 Cache 中获取，如果数据还没准备好，就需要等待这一条 Store 完成；如果没有找到匹配的 Store 指令，再从内存中取。不过，有一种情况就是，当 Store 指令的地址迟迟没有计算出来，而后面的 Load 已经提前从 Cache 中获取数据了，这时候就会出现错误，所以当 Store 计算出地址的时候，需要检查后面的 Load 指令是否出现地址重合，如果出现了，就要把这条 Load 以及依赖这条 Load 指令的其余指令重新执行。<a href="http://ieeexplore.ieee.org/abstract/document/7029183/">POWER8 处理器微架构论文</a>中对此也有类似的表述：</p>
<div class="language-text highlight"><pre><span></span><code>The POWER8 IFU also implements mechanisms to mitigate performance
degradation associated with pipeline hazards. A Store-Hit-Load (SHL) is
an out-of-order pipeline hazard condition, where an older store executes
after a younger overlapping load, thus signaling that the load received
stale data. The POWER8 IFU has logic to detect when this condition
exists and provide control to avoid the hazard by flushing the load
instruction which received stale data (and any following instructions).
When a load is flushed due to detection of a SHL, the fetch address of
the load is saved and the load is marked on subsequent fetches allowing
the downstream logic to prevent the hazard. When a marked load
instruction is observed, the downstream logic introduces an explicit
register dependency for the load to ensure that it is issued after the
store operation.
</code></pre></div>
<p>下面再详细讨论一下 LSU 的设计。</p>
<h3 id="load-store-unit"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#load-store-unit">Load Store Unit</a></h3>
<p>LSU 是很重要的一个执行单元，负责 Load/Store/Atomic 等指令的实现。最简单的实现方法是按顺序执行，但由于 pipeline 会被清空，Store/Atomic/Uncached Load 这类有副作用（当然了，如果考虑 Meltdown 类攻击的话，Cached Load 也有副作用，这里就忽略了），需要等到 commit 的时候再执行。这样 LSU 很容易成为瓶颈，特别是在访存指令比较多的时候。</p>
<p>为了解决这个问题，很重要的是让读写也乱序起来，具体怎么乱序，受到实现的影响和 Memory Order/Program Order 的要求。从性能的角度上来看，我们肯定希望 Load 可以尽快执行，因为可能有很多指令在等待 Load 的结果。那么，需要提前执行 Load，但是怎么保证正确性呢？在 Load 更早的时候，可能还有若干个 Store 指令尚未执行，一个思路是等待所有的 Store 执行完毕，但是这样性能不好；另一个思路是用地址来搜索 Store 指令，看看是否出现对同一个地址的 Store 和 Load，如果有，直接转发数据，就不需要从 Cache 获取了，不过这种方法相当于做了一个全相连的 Buffer，面积大，延迟高，不好扩展等问题接踵而至。</p>
<p>为了解决 Store Queue 需要相连搜索的问题，<a href="https://repository.upenn.edu/cgi/viewcontent.cgi?article=1001&amp;context=cis_reports">A high-bandwidth load-store unit for single-and multi-threaded processors</a> 的解决思路是，把 Store 指令分为两类，一类是需要转发的，一类是不需要的，那么可以设计一个小的相连存储器，只保存这些需要转发的 Store 指令；同时还有一个比较大的，保存所有 Store 指令的队列，因为不需要相连搜索，所以可以做的比较大。</p>
<p>仔细想想，这里还有一个问题：Load 在执行前，更早的 Store 的地址可能还没有就绪，这时候去搜索 Store Queue 得到的结果可能是错的，这时候要么等待所有的 Store 地址都就绪，要么就先执行，再用一些机制来修复这个问题，显然后者 IPC 要更好。</p>
<p>修复 Load Store 指令相关性问题，一个方法是当一个 Store 提交的时候，检查是否有地址冲突的 Load 指令（那么 Load Queue 也要做成相连搜索的），是否转发了错误的 Store 数据，这也是 <a href="https://docs.boom-core.org/en/latest/sections/load-store-unit.html#memory-ordering-failures">Boom LSU</a> 采用的方法。另一个办法是 Commit 的时候（或者按顺序）重新执行 Load 指令，如果 Load 结果和之前不同，要把后面依赖的刷新掉，这种方式的缺点是每条 Load 指令都要至少访问两次 Cache。<a href="https://repository.upenn.edu/cgi/viewcontent.cgi?article=1228&amp;context=cis_papers">Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization</a> 属于重新执行 Load 指令的方法，通过 Bloom filter 来减少一些没有必要重复执行的 Load。还有一种办法，就是预测 Load 指令和哪一条 Store 指令有依赖关系，然后直接去访问那一项，如果不匹配，就认为没有依赖。<a href="https://ieeexplore.ieee.org/document/1540957">Scalable Store-Load Forwarding via Store Queue Index Prediction</a> 把 Load 指令分为三类，一类是不确定依赖哪条 Store 指令（Difficult Loads），一类是基本确定依赖哪一条 Store 指令，一类是不依赖 Store 指令。这个有点像 Cache 里面的 Way Prediction 机制。</p>
<p>分析完了上述一些优化方法，我们也来看一些 CPU 设计采用了哪种方案。首先来分析一下 <a href="https://ieeexplore.ieee.org/abstract/document/7029183">IBM POWER8</a> 的 LSU，首先，可以看到它设计了比较多项目的 virtual STAG/LTAG，然后再转换成比较少项目的 physical STAG/LTAG，这样 LSQ 可以做的比较小，原文：</p>
<div class="language-text highlight"><pre><span></span><code>A virtual STAG/LTAG scheme is used to minimize dispatch holds due to
running out of physical SRQ/LRQ entries. When a physical entry in the
LRQ is freed up, a virtual LTAG will be converted to a real LTAG. When a
physical entry in the SRQ is freed up, a virtual STAG will be converted
to a real STAG. Virtual STAG/LTAGs are not issued to the LSU until they
are subsequently marked as being real in the UniQueue. The ISU can
assign up to 128 virtual LTAGs and 128 virtual STAGs to each thread.
</code></pre></div>
<p>这个思路在 2007 年的论文 <a href="https://people.csail.mit.edu/emer/papers/2007.06.isca.late_binding.pdf">Late-Binding: Enabling Unordered Load-Store Queues</a> 里也可以看到，也许 POWER8 参考了这篇论文的设计。可以看到，POWER8 没有采用那些免除 CAM 的方案：</p>
<div class="language-text highlight"><pre><span></span><code>The SRQ is a 40-entry, real address based CAM structure. Similar to the
SRQ, the LRQ is a 44-entry, real address based, CAM structure. The LRQ
keeps track of out-of-order loads, watching for hazards. Hazards
generally exist when a younger load instruction executes out-of-order
before an older load or store instruction to the same address (in part
or in whole). When such a hazard is detected, the LRQ initiates a flush
of the younger load instruction and all its subsequent instructions from
the thread, without impacting the instructions from other threads. The
load is then re-fetched from the I-cache and re-executed, ensuring
proper load/store ordering.
</code></pre></div>
<p>而是在传统的两个 CAM 设计的基础上，做了减少物理 LSQ 项目的优化。比较有意思的是，POWER7 和 POWER8 的 L1 Cache 都是 8 路组相连，并且采用了 set-prediction 的方式（应该是通常说的 way-prediction）。</p>
<p>此外还有一个实现上的小细节，就是在判断 Load 和 Store 指令是否有相关性的时候，由于地址位数比较多，完整比较的延迟比较大，可以牺牲精度的前提下，选取地址的一部分进行比较。<a href="https://ieeexplore.ieee.org/document/8409955">POWER9 论文</a> 提到了这一点：</p>
<div class="language-text highlight"><pre><span></span><code>POWER8 and prior designs matched the effective address (EA) bits 48:63
between the younger load and the older store queue entry. In POWER9,
through a combination of outright matches for EA bits 32:63 and hashed
EA matches for bits 0:31, false positive avoidance is greatly improved.
This reduces the number of flushes, which are compulsory for false
positives.
</code></pre></div>
<p>这里又是一个精确度和时序上的一个 tradeoff。</p>
<p>具体到 Load/Store Queue 的大小，其实都不大：</p>
<ol>
<li><a href="https://ieeexplore.ieee.org/document/9000513">Zen 2</a> Store Queue 48</li>
<li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)#Memory_subsystem">Intel Skylake</a> Store Buffer 56 Load Buffer 72</li>
<li><a href="https://ieeexplore.ieee.org/document/7029183?arnumber=7029183">POWER 8</a> Store Queue 40 Load Queue 44 (Virtual 128+128)</li>
<li><a href="http://ieeexplore.ieee.org/document/755465/">Alpha 21264</a> Store Queue 32 Load Queue 32</li>
</ol>
<h3 id="精确异常-vs-非精确异常"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#%C3%A7%C2%B2%C2%BE%C3%A7%C2%A1%C2%AE%C3%A5%C2%BC%C2%82%C3%A5%C2%B8%C2%B8-vs-%C3%A9%C2%9D%C2%9E%C3%A7%C2%B2%C2%BE%C3%A7%C2%A1%C2%AE%C3%A5%C2%BC%C2%82%C3%A5%C2%B8%C2%B8">精确异常 vs 非精确异常</a></h3>
<p>精确异常是指发生异常的指令之前的指令都完成，之后的没有执行。一般来说，实现方式是完成异常指令之前的所有指令，并撤销异常指令之后的指令的作用。非精确异常则是不保证这个性质，<a href="http://bwrcs.eecs.berkeley.edu/Classes/cs152/lectures/lec12-exceptions.pdf">网上资料</a> 说，这种情况下硬件实现更简单，但是软件上处理比较困难。</p>
<p>一个非精确异常的例子是 <a href="https://courses.cs.washington.edu/courses/cse548/99wi/other/alphahb2.pdf">Alpha</a>，在章节 4.7.6.1 中提到，一些浮点计算异常可能是非精确的，并且说了一句：<code>In general, it is not feasible to fix up the result value or to continue from the trap.</code>。同时给出了一些条件，只有当指令序列满足这些条件的时候，异常才是可以恢复的。还有一段描述，摘录在这里：</p>
<div class="language-text highlight"><pre><span></span><code>Alpha lets the software implementor determine the precision of
arithmetic traps.  With the Alpha architecture, arithmetic traps (such
as overflow and underflow) are imprecise—they can be delivered an
arbitrary number of instructions after the instruction that triggered
the trap. Also, traps from many different instructions can be reported
at once. That makes implementations that use pipelining and multiple
issue substantially easier to build.  However, if precise arithmetic
exceptions are desired, trap barrier instructions can be explicitly
inserted in the program to force traps to be delivered at specific
points.
</code></pre></div>
<p>具体来说，在 <a href="http://www.bitsavers.org/pdf/dec/alpha/Sites_AlphaAXPArchitectureReferenceManual_2ed_1995.pdf">Reference Manual</a> 中第 5.4.1 章节，可以看到当触发 Arithmetic Trap 的时候，会进入 Kernel 的 entArith 函数，并提供参数：a0 表示 exception summary，a1 表示 register write mask。exception summary 可以用来判断发生了什么类型的 exception，比如 integer overflow，inexact result 等等。一个比较特别的 exception 类型是 software completion。第二个参数表示的是触发异常的指令（一个或多个）会写入哪些寄存器（64 位，低 32 位对应整数寄存器，高 32 位对应浮点寄存器），然后保存下来的 PC 值为最后一条执行的指令的下一个地址，从触发异常的第一条指令到最后一条指令就是 trap shadow，这部分指令可能执行了一部分，没有执行一部分，一部分执行结果是错误的。</p>
<p>Linux 处理代码在 <code>arch/alpha/kernel/traps.c</code> 的 <code>do_entArith</code> 函数中。首先判断，如果是 software completion，那就要进行处理；否则直接 SIGFPE 让程序自己处理或者退出。如果是精确异常，那就对 PC-4 进行浮点模拟；如果是非精确异常，就从 trap shadow 的最后一条指令开始往前搜索，并同时记录遇到的指令写入的寄存器，如果发现指令的写入的寄存器已经覆盖了 register write mask，就说明找到了 trap shadow 的开头，则模拟这条指令，然后从下一条开始重新执行。具体代码如下：</p>
<div class="language-cpp highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-1"></a><span class="kt">long</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-2"></a><span class="nf">alpha_fp_emul_imprecise</span><span class="w"> </span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">pt_regs</span><span class="w"> </span><span class="o">*</span><span class="n">regs</span><span class="p">,</span><span class="w"> </span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="w"> </span><span class="n">write_mask</span><span class="p">)</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-3"></a><span class="p">{</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-4"></a><span class="w">    </span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="w"> </span><span class="n">trigger_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">4</span><span class="p">;</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-5"></a><span class="w">    </span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="w"> </span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="n">opcode</span><span class="p">,</span><span class="w"> </span><span class="n">rc</span><span class="p">,</span><span class="w"> </span><span class="n">si_code</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-6"></a>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-7"></a><span class="w">    </span><span class="cm">/*</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-8"></a><span class="cm">     * Turn off the bits corresponding to registers that are the</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-9"></a><span class="cm">     * target of instructions that set bits in the exception</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-10"></a><span class="cm">     * summary register.  We have some slack doing this because a</span>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-11"></a><span class="cm">     * register that is the target of a trapping instruction can</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-12"></a><span class="cm">     * be written at most once in the trap shadow.</span>
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-13"></a><span class="cm">     *</span>
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-14"></a><span class="cm">     * Branches, jumps, TRAPBs, EXCBs and calls to PALcode all</span>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-15"></a><span class="cm">     * bound the trap shadow, so we need not look any further than</span>
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-16"></a><span class="cm">     * up to the first occurrence of such an instruction.</span>
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-17"></a><span class="cm">     */</span>
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-18"></a><span class="w">    </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">write_mask</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-19"></a><span class="w">        </span><span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">__u32</span><span class="w"> </span><span class="n">__user</span><span class="w"> </span><span class="o">*</span><span class="p">)(</span><span class="n">trigger_pc</span><span class="p">));</span>
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-20"></a><span class="w">        </span><span class="n">opcode</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">insn</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mi">26</span><span class="p">;</span>
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-21"></a><span class="w">        </span><span class="n">rc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">insn</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="mh">0x1f</span><span class="p">;</span>
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-22"></a>
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-23"></a><span class="w">        </span><span class="k">switch</span><span class="w"> </span><span class="p">(</span><span class="n">opcode</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-24"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_PAL</span><span class="p">:</span>
</span><span id="__span-0-25"><a id="__codelineno-0-25" name="__codelineno-0-25" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-25"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_JSR</span><span class="p">:</span>
</span><span id="__span-0-26"><a id="__codelineno-0-26" name="__codelineno-0-26" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-26"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="mh">0x30</span><span class="w"> </span><span class="p">...</span><span class="w"> </span><span class="mh">0x3f</span><span class="p">:</span><span class="w">   </span><span class="cm">/* branches */</span>
</span><span id="__span-0-27"><a id="__codelineno-0-27" name="__codelineno-0-27" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-27"></a><span class="w">            </span><span class="k">goto</span><span class="w"> </span><span class="n">egress</span><span class="p">;</span>
</span><span id="__span-0-28"><a id="__codelineno-0-28" name="__codelineno-0-28" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-28"></a>
</span><span id="__span-0-29"><a id="__codelineno-0-29" name="__codelineno-0-29" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-29"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_MISC</span><span class="p">:</span>
</span><span id="__span-0-30"><a id="__codelineno-0-30" name="__codelineno-0-30" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-30"></a><span class="w">            </span><span class="k">switch</span><span class="w"> </span><span class="p">(</span><span class="n">insn</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="mh">0xffff</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-31"><a id="__codelineno-0-31" name="__codelineno-0-31" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-31"></a><span class="w">                  </span><span class="k">case</span><span class="w"> </span><span class="no">MISC_TRAPB</span><span class="p">:</span>
</span><span id="__span-0-32"><a id="__codelineno-0-32" name="__codelineno-0-32" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-32"></a><span class="w">                  </span><span class="k">case</span><span class="w"> </span><span class="no">MISC_EXCB</span><span class="p">:</span>
</span><span id="__span-0-33"><a id="__codelineno-0-33" name="__codelineno-0-33" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-33"></a><span class="w">                </span><span class="k">goto</span><span class="w"> </span><span class="n">egress</span><span class="p">;</span>
</span><span id="__span-0-34"><a id="__codelineno-0-34" name="__codelineno-0-34" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-34"></a>
</span><span id="__span-0-35"><a id="__codelineno-0-35" name="__codelineno-0-35" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-35"></a><span class="w">                  </span><span class="k">default</span><span class="o">:</span>
</span><span id="__span-0-36"><a id="__codelineno-0-36" name="__codelineno-0-36" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-36"></a><span class="w">                </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-0-37"><a id="__codelineno-0-37" name="__codelineno-0-37" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-37"></a><span class="w">            </span><span class="p">}</span>
</span><span id="__span-0-38"><a id="__codelineno-0-38" name="__codelineno-0-38" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-38"></a><span class="w">            </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-0-39"><a id="__codelineno-0-39" name="__codelineno-0-39" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-39"></a>
</span><span id="__span-0-40"><a id="__codelineno-0-40" name="__codelineno-0-40" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-40"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_INTA</span><span class="p">:</span>
</span><span id="__span-0-41"><a id="__codelineno-0-41" name="__codelineno-0-41" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-41"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_INTL</span><span class="p">:</span>
</span><span id="__span-0-42"><a id="__codelineno-0-42" name="__codelineno-0-42" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-42"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_INTS</span><span class="p">:</span>
</span><span id="__span-0-43"><a id="__codelineno-0-43" name="__codelineno-0-43" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-43"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_INTM</span><span class="p">:</span>
</span><span id="__span-0-44"><a id="__codelineno-0-44" name="__codelineno-0-44" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-44"></a><span class="w">            </span><span class="n">write_mask</span><span class="w"> </span><span class="o">&amp;=</span><span class="w"> </span><span class="o">~</span><span class="p">(</span><span class="mi">1UL</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">rc</span><span class="p">);</span>
</span><span id="__span-0-45"><a id="__codelineno-0-45" name="__codelineno-0-45" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-45"></a><span class="w">            </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-0-46"><a id="__codelineno-0-46" name="__codelineno-0-46" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-46"></a>
</span><span id="__span-0-47"><a id="__codelineno-0-47" name="__codelineno-0-47" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-47"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_FLTC</span><span class="p">:</span>
</span><span id="__span-0-48"><a id="__codelineno-0-48" name="__codelineno-0-48" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-48"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_FLTV</span><span class="p">:</span>
</span><span id="__span-0-49"><a id="__codelineno-0-49" name="__codelineno-0-49" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-49"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_FLTI</span><span class="p">:</span>
</span><span id="__span-0-50"><a id="__codelineno-0-50" name="__codelineno-0-50" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-50"></a><span class="w">              </span><span class="k">case</span><span class="w"> </span><span class="no">OPC_FLTL</span><span class="p">:</span>
</span><span id="__span-0-51"><a id="__codelineno-0-51" name="__codelineno-0-51" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-51"></a><span class="w">            </span><span class="n">write_mask</span><span class="w"> </span><span class="o">&amp;=</span><span class="w"> </span><span class="o">~</span><span class="p">(</span><span class="mi">1UL</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="p">(</span><span class="n">rc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">32</span><span class="p">));</span>
</span><span id="__span-0-52"><a id="__codelineno-0-52" name="__codelineno-0-52" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-52"></a><span class="w">            </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-0-53"><a id="__codelineno-0-53" name="__codelineno-0-53" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-53"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-0-54"><a id="__codelineno-0-54" name="__codelineno-0-54" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-54"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">write_mask</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-55"><a id="__codelineno-0-55" name="__codelineno-0-55" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-55"></a><span class="w">            </span><span class="cm">/* Re-execute insns in the trap-shadow.  */</span>
</span><span id="__span-0-56"><a id="__codelineno-0-56" name="__codelineno-0-56" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-56"></a><span class="w">            </span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">trigger_pc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">4</span><span class="p">;</span>
</span><span id="__span-0-57"><a id="__codelineno-0-57" name="__codelineno-0-57" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-57"></a><span class="w">            </span><span class="n">si_code</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">alpha_fp_emul</span><span class="p">(</span><span class="n">trigger_pc</span><span class="p">);</span>
</span><span id="__span-0-58"><a id="__codelineno-0-58" name="__codelineno-0-58" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-58"></a><span class="w">            </span><span class="k">goto</span><span class="w"> </span><span class="n">egress</span><span class="p">;</span>
</span><span id="__span-0-59"><a id="__codelineno-0-59" name="__codelineno-0-59" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-59"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-0-60"><a id="__codelineno-0-60" name="__codelineno-0-60" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-60"></a><span class="w">        </span><span class="n">trigger_pc</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="mi">4</span><span class="p">;</span>
</span><span id="__span-0-61"><a id="__codelineno-0-61" name="__codelineno-0-61" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-61"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-0-62"><a id="__codelineno-0-62" name="__codelineno-0-62" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-62"></a>
</span><span id="__span-0-63"><a id="__codelineno-0-63" name="__codelineno-0-63" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-63"></a><span class="nl">egress</span><span class="p">:</span>
</span><span id="__span-0-64"><a id="__codelineno-0-64" name="__codelineno-0-64" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-64"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">si_code</span><span class="p">;</span>
</span><span id="__span-0-65"><a id="__codelineno-0-65" name="__codelineno-0-65" href="../../hardware/2022/03/31/brief-into-ooo-2/#__codelineno-0-65"></a><span class="p">}</span>
</span></code></pre></div>
<p>ARM 架构也有 imprecise asynchronous external abort：</p>
<div class="language-text highlight"><pre><span></span><code>Normally, external aborts are rare. An imprecise asynchronous external
abort is likely to be fatal to the process that is running. An example
of an event that might cause an external abort is an uncorrectable
parity or ECC failure on a Level 2 Memory structure.

Because imprecise asynchronous external aborts are normally fatal to the
process that caused them, ARM recommends that implementations make
external aborts precise wherever possible.
</code></pre></div>
<p>不过这更多是因为内存的无法预知的错误，这种时候机器直接可以拿去维修了。</p>
<p><a href="https://community.arm.com/developer/ip-products/processors/f/cortex-a-forum/5056/can-anyone-provide-an-example-of-asynchronous-exceptions">文章</a> 提到了两个 precise/imprecise async/sync的例子：</p>
<ol>
<li>外部中断是异步的，同时也是 precise 的。</li>
<li>对于一个 Write-allocate 的缓存，如果程序写入一个不存在的物理地址，那么写入缓存的时候不会出现错误，但当这个 cache line 被写入到总线上的时候，就会触发异常，这个异常是异步并且非精确的，因为之前触发这个异常的指令可能已经完成很久了。这种时候这个进程也大概率没救了，直接 SIGBUS 退出。</li>
</ol>
<h3 id="处理器前端"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#%C3%A5%C2%A4%C2%84%C3%A7%C2%90%C2%86%C3%A5%C2%99%C2%A8%C3%A5%C2%89%C2%8D%C3%A7%C2%AB%C2%AF">处理器前端</a></h3>
<p>再来分析一下乱序执行 CPU 的前端部分。以 RISC-V 为例，指令长度有 4 字节或者 2 字节两种，其中 2 字节属于压缩指令集。如何正确并高效地进行取指令译码？</p>
<p>首先，我们希望前端能够尽可能快地取指令，前端的取指能力要和后端匹配，比如对于一个四发射的 CPU，前端对应地需要一个周期取 <code>4*4=16</code> 字节的指令。但是，这 16 字节可能是 4 条非压缩指令，也可能是 8 条压缩指令，也可能是混合的情况。所以，这里会出现一个可能出现指令条数不匹配的情况，所以中间可以添加一个 Fetch Buffer，比如 <a href="https://github.com/riscv-boom/riscv-boom">BOOM</a> 的实现中，L1 ICache 每周期读取 16 字节，然后进行预译码，出来 8 条指令，保存到 Fetch Buffer 中。这里需要考虑以下几点：首先从 ICache 读取的数据是对齐的，但是 PC 可能不是，比如中间的地址。其次，可能一个 4 字节的非压缩指令跨越了两次 Fetch，比如前 2 个字节在前一个 Fetch Bundle，后 2 个字节在后一个 Fetch Bundle；此外，每个 2 字节的边界都需要判断一下是压缩指令还是非压缩指令。一个非常特殊的情况就是，一个 4 字节的指令跨越了两个页，所以两个页都需要查询页表；如果恰好在第二个页处发生了页缺失，此时 epc 是指令的起始地址，但 tval 是第二个页的地址，这样内核才知道是哪个页发生了缺失。</p>
<p>其次，需要配合分支预测。如果需要保证分支预测正确的情况下，能够在循环中达到接近 100% 的性能，那么，在 Fetch 分支结尾的分支指令的同时，需要保证下一次 Fetch 已经得到了分支预测的目的地址。这个就是 BOOM 里面的 L0 BTB (1-cycle redirect)。但是，一个周期内完成的分支预测，它的面积肯定不能大，否则时序无法满足，所以 BOOM 里面还设计了 2-cycle 和 3-cycle 的比较高级的分支预测器，还有针对函数调用的 RAS（Return Address Stack）。</p>
<p>分支预测也有很多方法。比较简单的方法是实现一个 BHT，每个项是一个 2 位的饱和计数器，超过一半的时候增加，少于一半时减少。但是，如果遇到了跳转/不跳转/跳转/不跳转这种来回切换的情况，准确率就很低。一个复杂一些的设计，就是用 BHR，记录这个分支指令最近几次的历史，对于每种可能的历史，都对应一个 2 位的饱和计数器。这样，遇到刚才所说的情况就会很好地预测。但实践中会遇到问题：如果在写回之前，又进行了一次预测，因为预测是在取指的时候做的，但是更新 BPU 是在写回的时候完成的，这时候预测就是基于旧的状态进行预测，这时候 BHR 就会出现不准确的问题；而且写回 BPU 的时候，会按照原来的状态进行更新，这个状态可能也是错误的，导致丢失一次更新，识别的模式从跳转/不跳转/跳转/不跳转变成了跳转/跳转/跳转/不跳转，这样又会预测错误。一个解决办法是，在取指阶段，BPU 预测完就立即按照预测的结果更新 BHR，之后写回阶段会恢复到实际的 BHR 取值。论文 <a href="https://dl.acm.org/doi/10.1145/192724.192756">The effect of speculatively updating branch history on branch prediction accuracy, revisited</a> 和 <a href="https://jilp.org/vol2/v2paper1.pdf">Speculative Updates of Local and Global Branch History: A Quantitative Analysis</a> 讨论了这个实现方式对性能的影响。</p>
<p>比较容易做预测更新和恢复的是全局分支历史，可以维护两个 GHR（Global History Register），一个是目前取指令最新的，一个是提交的最新的。在预测的时候，用 GHR 去找对应的 2-bit 状态，然后把预测结果更新到 GHR 上。在预测失败的时候，把 GHR 恢复为提交的状态。如果要支持一个 Fetch Packet 中有多个分支，可以让 GHR 对应若干个 2-bit 状态，分别对应相应位置上的分支的状态，当然这样面积也会增加很多。</p>
<h3 id="处理器内存仿真模型"><a class="toclink" href="../../hardware/2022/03/31/brief-into-ooo-2/#%C3%A5%C2%A4%C2%84%C3%A7%C2%90%C2%86%C3%A5%C2%99%C2%A8%C3%A5%C2%86%C2%85%C3%A5%C2%AD%C2%98%C3%A4%C2%BB%C2%BF%C3%A7%C2%9C%C2%9F%C3%A6%C2%A8%C2%A1%C3%A5%C2%9E%C2%8B">处理器/内存仿真模型</a></h3>
<p>最后列举一下科研里常用的一些处理器/内存仿真模型：</p>
<ul>
<li>gem5: <a href="https://arxiv.org/abs/2007.03152">论文 The gem5 Simulator: Version 20.0+</a> <a href="https://gem5.googlesource.com/public/gem5">代码</a></li>
<li>DRAMSim2: <a href="https://user.eng.umd.edu/~blj/papers/cal10-1.pdf">论文 DRAMSim2: A Cycle Accurate Memory System Simulator</a> <a href="https://github.com/umd-memsys/DRAMSim2">代码</a></li>
<li>DRAMsim3: <a href="https://ieeexplore.ieee.org/document/8999595">论文 DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator</a> <a href="https://github.com/umd-memsys/DRAMsim3">代码</a></li>
<li>DRAMSys4.0：<a href="https://link.springer.com/chapter/10.1007/978-3-030-60939-9_8">论文 DRAMSys4.0: A Fast and Cycle-Accurate SystemC/TLM-Based DRAM Simulator</a> <a href="https://github.com/tukl-msd/DRAMSys">代码</a></li>
<li>CACTI: <a href="https://www.hpl.hp.com/research/cacti/cacti2.pdf">论文 CACTI 2.0: An Integrated Cache Timing and Power Model</a> <a href="https://github.com/HewlettPackard/cacti">代码</a></li>
<li>McPAT: <a href="https://ieeexplore.ieee.org/document/5375438">论文 McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures</a> <a href="https://github.com/HewlettPackard/mcpat">代码</a></li>
<li>Multi2Sim: <a href="https://ieeexplore.ieee.org/document/7842946">论文 Multi2Sim: A simulation framework for CPU-GPU computing</a> <a href="https://github.com/Multi2Sim/multi2sim">代码</a></li>
<li>Ramulator: <a href="https://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf">论文 Ramulator: A Fast and Extensible DRAM Simulator</a> <a href="https://github.com/CMU-SAFARI/ramulator">代码</a></li>
<li>Scarab: <a href="https://github.com/hpsresearchgroup/scarab">代码</a></li>
<li>Sniper: <a href="https://dl.acm.org/doi/abs/10.1145/2063384.2063454">论文 Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation</a> <a href="https://snipersim.org/w/The_Sniper_Multi-Core_Simulator">官网</a> <a href="https://github.com/snipersim/snipersim">仓库</a></li>
<li>ZSim: <a href="https://people.csail.mit.edu/sanchez/papers/2013.zsim.isca.pdf">论文 ZSim: fast and accurate microarchitectural simulation of thousand-core systems</a> <a href="https://github.com/s5z/zsim">代码</a></li>
<li>PTLsim: <a href="https://ieeexplore.ieee.org/document/4211019">论文 PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/03/31/brief-into-ooo-2/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-03-30 00:00:00">2022年3月30日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="用-sv2vyosys-把-fpnew-转为-verilog-网表"><a class="toclink" href="../../hardware/2022/03/30/sv2v-fpnew/">用 sv2v+yosys 把 fpnew 转为 verilog 网表</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/03/30/sv2v-fpnew/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>FPnew 是一个比较好用的浮点计算单元，但它是 SystemVerilog 编写的，并且用了很多高级特性，虽然闭源软件是支持的，但是开源拖拉机经常会遇到这样那样的问题。所以一直想用 sv2v 把它翻译成 Verilog，但此时的 Verilog 还有很多复杂的结构，再用 yosys 转换为一个通用可综合的网表。</p>
<h3 id="步骤"><a class="toclink" href="../../hardware/2022/03/30/sv2v-fpnew/#%C3%A6%C2%AD%C2%A5%C3%A9%C2%AA%C2%A4">步骤</a></h3>
<p>经过一系列踩坑，一个很重要的点是要用最新的 sv2v(v0.0.9-24-gf868f06) 和 yosys(0.15+70)。Debian 打包的 yosys 版本比较老，不能满足需求。</p>
<p>首先，用 verilator 进行预处理，把一堆 sv 文件合成一个：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-0-1"></a>$<span class="w"> </span>cat<span class="w"> </span>a.sv<span class="w"> </span>b.sv<span class="w"> </span>c.sv<span class="w"> </span>&gt;<span class="w"> </span>test.sv
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-0-2"></a>$<span class="w"> </span>verilator<span class="w"> </span>-E<span class="w"> </span>test.sv<span class="w"> </span>&gt;<span class="w"> </span>merged.sv
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-0-3"></a>$<span class="w"> </span>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/^`line/d&#39;</span><span class="w"> </span>merged.sv
</span></code></pre></div>
<p>注意这里用 sed 去掉了无用的行号信息。然后，用 sv2v 进行转换：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-1-1"></a>$<span class="w"> </span>sv2v<span class="w"> </span>merged.sv<span class="w"> </span>&gt;<span class="w"> </span>merge.v
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-1-2"></a>$<span class="w"> </span>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/\$$fatal/d&#39;</span><span class="w"> </span>merge.v
</span></code></pre></div>
<p>这里又用 sed 把不支持的 $fatal 去掉。最后，用 yosys 进行处理：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-2-1"></a>$<span class="w"> </span>yosys<span class="w"> </span>-p<span class="w"> </span><span class="s1">&#39;read_verilog -defer merge.v&#39;</span><span class="w"> </span>-p<span class="w"> </span><span class="s1">&#39;hierarchy -p fpnew_top&#39;</span><span class="w"> </span>-p<span class="w"> </span><span class="s1">&#39;proc&#39;</span><span class="w"> </span>-p<span class="w"> </span><span class="s1">&#39;opt&#39;</span><span class="w"> </span>-p<span class="w"> </span><span class="s1">&#39;write_verilog -noattr output.v&#39;</span>
</span></code></pre></div>
<p>注意这里要用 <code>read_verilog -defer</code>，否则 yosys 会遇到 TAG_WIDTH=0 默认参数就直接例化，然后就出现 <code>[0:-1]</code> 这样的下标。<code>read_verilog</code> 的文档告诉了我们可以分两步做：</p>
<div class="language-text highlight"><pre><span></span><code>-defer
    only read the abstract syntax tree and defer actual compilation
    to a later &#39;hierarchy&#39; command. Useful in cases where the default
    parameters of modules yield invalid or not synthesizable code.
</code></pre></div>
<p>这样就得到了简化后的 verilog 代码：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-1"></a><span class="k">module</span><span class="w"> </span><span class="n">\$paramod$011e4d7ee08c34f246a38322dc9967d23ecc8081\fpnew_opgroup_block_A94B6_B7406</span><span class="w"> </span><span class="p">(</span><span class="n">clk_i</span><span class="p">,</span><span class="w"> </span><span class="n">rst_ni</span><span class="p">,</span><span class="w"> </span><span class="n">operands_i</span><span class="p">,</span><span class="w"> </span><span class="n">is_boxed_i</span><span class="p">,</span><span class="w"> </span><span class="n">rnd_mode_i</span><span class="p">,</span><span class="w"> </span><span class="n">op_i</span><span class="p">,</span><span class="w"> </span><span class="n">op_mod_i</span><span class="p">,</span><span class="w"> </span><span class="n">src_fmt_i</span><span class="p">,</span><span class="w"> </span><span class="n">dst_fmt_i</span><span class="p">,</span><span class="w"> </span><span class="n">int_fmt_i</span><span class="p">,</span><span class="w"> </span><span class="n">vectorial_op_i</span><span class="p">,</span><span class="w"> </span><span class="n">tag_i</span><span class="p">,</span><span class="w"> </span><span class="n">in_valid_i</span><span class="p">,</span><span class="w"> </span><span class="n">in_ready_o</span><span class="p">,</span><span class="w"> </span><span class="n">flush_i</span><span class="p">,</span><span class="w"> </span><span class="n">result_o</span><span class="p">,</span><span class="w"> </span><span class="n">status_o</span><span class="p">,</span><span class="w"> </span><span class="n">extension_bit_o</span><span class="p">,</span><span class="w"> </span><span class="n">tag_o</span><span class="p">,</span><span class="w"> </span><span class="n">out_valid_o</span><span class="p">,</span><span class="w"> </span><span class="n">out_ready_i</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-2"></a><span class="p">,</span><span class="w"> </span><span class="n">busy_o</span><span class="p">);</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-3"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">_0_</span><span class="p">;</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-4"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">_1_</span><span class="p">;</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-5"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">71</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">arbiter_output</span><span class="p">;</span>
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-6"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">busy_o</span><span class="p">;</span>
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-7"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">busy_o</span><span class="p">;</span>
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-8"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">clk_i</span><span class="p">;</span>
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-9"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">clk_i</span><span class="p">;</span>
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-10"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dst_fmt_i</span><span class="p">;</span>
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-11"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dst_fmt_i</span><span class="p">;</span>
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-12"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">extension_bit_o</span><span class="p">;</span>
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-13"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">extension_bit_o</span><span class="p">;</span>
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-14"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">flush_i</span><span class="p">;</span>
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-15"></a><span class="w">  </span><span class="c1">// ...</span>
</span><span id="__span-3-16"><a id="__codelineno-3-16" name="__codelineno-3-16" href="../../hardware/2022/03/30/sv2v-fpnew/#__codelineno-3-16"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>这样虽然比较丑陋，但是解决了 SystemVerilog 的问题。诚然，这样也失去了修改参数的能力，因为参数已经在 yosys 综合途中确定下来了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/03/30/sv2v-fpnew/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-03-14 00:00:00">2022年3月14日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="synopsys-design-compiler-综合实践"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/">Synopsys Design Compiler 综合实践</a></h2>
<h3 id="工艺库"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/#%C3%A5%C2%B7%C2%A5%C3%A8%C2%89%C2%BA%C3%A5%C2%BA%C2%93">工艺库</a></h3>
<p>综合很重要的一步是把 HDL 的逻辑变成一个个单元，这些单元加上连接方式就成为了网表。那么，基本单元有哪些，怎么决定用哪些基本单元？</p>
<p>这个就需要工艺库了，工艺库定义了一个个单元，单元的引脚、功能，还有各种参数，这样 Design Compiler 就可以按照这些信息去找到一个优化的网表。</p>
<h4 id="liberty-格式"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/#liberty-%C3%A6%C2%A0%C2%BC%C3%A5%C2%BC%C2%8F">Liberty 格式</a></h4>
<p>网上可以找到一些 Liberty 格式的工艺库，比如 <a href="https://raw.githubusercontent.com/The-OpenROAD-Project/OpenROAD-flow-scripts/master/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib">Nangate45</a>，它的设定是 25 摄氏度，1.10 伏，属于 TT（Typical/Typical）的 Process Corner。</p>
<p>在里面可以看到一些基本单元的定理，比如 <code>AND2_X1</code>，就是一个 drive strength 是 1 的二输入与门：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-1"></a>cell (AND2_X1) {
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-2"></a>    drive_strength : 1;
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-3"></a>    pin (A1) {
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-4"></a>        direction : input;
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-5"></a>    }
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-6"></a>    pin (A2) {
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-7"></a>        direction : input;
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-8"></a>    }
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-9"></a>    pin (ZN) {
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-10"></a>        direction : output;
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-11"></a>        function : &quot;(A1 &amp; A2)&quot;;
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-12"></a>    }
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-13"></a>    /* ... */
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-0-14"></a>}
</span></code></pre></div>
<p>这样就定义了两个输入 pin，一个输出 pin，还有它实现的功能。还有很重要的一点是保存了时序信息，比如：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-1"></a>lu_table_template (Timing_7_7) {
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-2"></a>    variable_1 : input_net_transition;
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-3"></a>    variable_2 : total_output_net_capacitance;
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-4"></a>    index_1 (&quot;0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070&quot;);
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-5"></a>    index_2 (&quot;0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070&quot;);
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-6"></a>}
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-7"></a>cell (AND2_X1) {
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-8"></a>    pin (ZN) {
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-9"></a>        timing () {
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-10"></a>            related_pin : &quot;A1&quot;;
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-11"></a>            timing_sense : positive_unate;
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-12"></a>            cell_fall(Timing_7_7) {
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-13"></a>                index_1 (&quot;0.00117378,0.00472397,0.0171859,0.0409838,0.0780596,0.130081,0.198535&quot;);
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-14"></a>                index_2 (&quot;0.365616,1.893040,3.786090,7.572170,15.144300,30.288700,60.577400&quot;);
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-15"></a>                values (&quot;0.0217822,0.0253224,0.0288237,0.0346827,0.0448323,0.0636086,0.100366&quot;, \
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-16"></a>                        &quot;0.0233179,0.0268545,0.0303556,0.0362159,0.0463659,0.0651426,0.101902&quot;, \
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-17"></a>                        &quot;0.0296429,0.0331470,0.0366371,0.0425000,0.0526603,0.0714467,0.108208&quot;, \
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-18"></a>                        &quot;0.0402311,0.0440292,0.0477457,0.0538394,0.0641187,0.0829203,0.119654&quot;, \
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-19"></a>                        &quot;0.0511250,0.0554077,0.0595859,0.0662932,0.0771901,0.0963434,0.133061&quot;, \
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-20"></a>                        &quot;0.0625876,0.0673198,0.0719785,0.0794046,0.0910973,0.110757,0.147656&quot;, \
</span><span id="__span-1-21"><a id="__codelineno-1-21" name="__codelineno-1-21" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-21"></a>                        &quot;0.0748282,0.0800098,0.0851434,0.0933663,0.106111,0.126669,0.163872&quot;);
</span><span id="__span-1-22"><a id="__codelineno-1-22" name="__codelineno-1-22" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-22"></a>            }
</span><span id="__span-1-23"><a id="__codelineno-1-23" name="__codelineno-1-23" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-23"></a>    }
</span><span id="__span-1-24"><a id="__codelineno-1-24" name="__codelineno-1-24" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-1-24"></a>}
</span></code></pre></div>
<p>首先要看 cell_fall 后面的 template 是 Timing_7_7，可以看到 variable_1 和 variable_2 对应的是 input_net_transition 和 total_output_net_capacitance。这里 cell_fall 指的是输出 pin ZN 从 1 变成 0 的时候，这个变化从 A1 的变化传播到 ZN 的时间，这个时间和输入的 transition 时间（大概是从 0 到 1、从 1 到 0 的时间，具体从多少百分比到多少百分比见设置）和输出的 capacitance 有关，所以是一个查找表，查找的时候找最近的点进行插值。输出的 capacitance 取决于 wire load 和连接了这个输出的其他单元的输入。</p>
<p>除了 cell_fall/cell_rise 两种类型，还有 fall_transition 和 rise_transition，这就是输出引脚的变化时间，又作为后继单元的输入 transition 时间。</p>
<p>接下来，还能看到功耗的数据：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-1"></a>power_lut_template (Power_7_7) {
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-2"></a>    variable_1 : input_transition_time;
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-3"></a>    variable_2 : total_output_net_capacitance;
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-4"></a>    index_1 (&quot;0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070&quot;);
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-5"></a>    index_2 (&quot;0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070&quot;);
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-6"></a>}
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-7"></a>internal_power () {
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-8"></a>    related_pin          : &quot;A1&quot;;
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-9"></a>    fall_power(Power_7_7) {
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-10"></a>        index_1 (&quot;0.00117378,0.00472397,0.0171859,0.0409838,0.0780596,0.130081,0.198535&quot;);
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-11"></a>        index_2 (&quot;0.365616,1.893040,3.786090,7.572170,15.144300,30.288700,60.577400&quot;);
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-12"></a>        values (&quot;2.707163,2.939134,3.111270,3.271119,3.366153,3.407657,3.420511&quot;, \
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-13"></a>                &quot;2.676697,2.905713,3.073189,3.236823,3.334156,3.373344,3.387400&quot;, \
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-14"></a>                &quot;2.680855,2.891263,3.047784,3.212948,3.315296,3.360694,3.377614&quot;, \
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-15"></a>                &quot;2.821141,3.032707,3.182020,3.338567,3.444608,3.488752,3.508229&quot;, \
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-16"></a>                &quot;3.129641,3.235525,3.357993,3.567372,3.743682,3.792092,3.808289&quot;, \
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-17"></a>                &quot;3.724304,3.738737,3.808381,3.980825,4.147999,4.278043,4.311323&quot;, \
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-18"></a>                &quot;4.526175,4.492292,4.510220,4.634217,4.814899,4.934862,5.047389&quot;);
</span><span id="__span-2-19"><a id="__codelineno-2-19" name="__codelineno-2-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-19"></a>    }
</span><span id="__span-2-20"><a id="__codelineno-2-20" name="__codelineno-2-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-20"></a>    rise_power(Power_7_7) {
</span><span id="__span-2-21"><a id="__codelineno-2-21" name="__codelineno-2-21" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-21"></a>        index_1 (&quot;0.00117378,0.00472397,0.0171859,0.0409838,0.0780596,0.130081,0.198535&quot;);
</span><span id="__span-2-22"><a id="__codelineno-2-22" name="__codelineno-2-22" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-22"></a>        index_2 (&quot;0.365616,1.893040,3.786090,7.572170,15.144300,30.288700,60.577400&quot;);
</span><span id="__span-2-23"><a id="__codelineno-2-23" name="__codelineno-2-23" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-23"></a>        values (&quot;1.823439,1.926997,1.963153,2.028865,1.957837,2.123314,2.075262&quot;, \
</span><span id="__span-2-24"><a id="__codelineno-2-24" name="__codelineno-2-24" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-24"></a>                &quot;1.796317,1.896145,1.960625,2.014112,2.050786,2.046472,1.972327&quot;, \
</span><span id="__span-2-25"><a id="__codelineno-2-25" name="__codelineno-2-25" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-25"></a>                &quot;1.811604,1.886741,1.955658,1.978263,1.965671,1.963736,2.071227&quot;, \
</span><span id="__span-2-26"><a id="__codelineno-2-26" name="__codelineno-2-26" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-26"></a>                &quot;1.997387,2.045930,2.092357,2.063643,2.099127,1.932089,2.131341&quot;, \
</span><span id="__span-2-27"><a id="__codelineno-2-27" name="__codelineno-2-27" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-27"></a>                &quot;2.367285,2.439718,2.440043,2.403446,2.305848,2.351146,2.195145&quot;, \
</span><span id="__span-2-28"><a id="__codelineno-2-28" name="__codelineno-2-28" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-28"></a>                &quot;2.916140,2.994325,3.044451,2.962881,2.836259,2.781564,2.633645&quot;, \
</span><span id="__span-2-29"><a id="__codelineno-2-29" name="__codelineno-2-29" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-29"></a>                &quot;3.687718,3.756085,3.789394,3.792984,3.773583,3.593022,3.405552&quot;);
</span><span id="__span-2-30"><a id="__codelineno-2-30" name="__codelineno-2-30" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-30"></a>    }
</span><span id="__span-2-31"><a id="__codelineno-2-31" name="__codelineno-2-31" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-2-31"></a>}
</span></code></pre></div>
<p>可以看到，这也是一个查找表，也是按照输出的 rise/fall 有不同的功耗。巧合的是，功耗的查找表的 index_1/index_2 和上面的时序查找表是一样的。除了 internal power，还有 leakage power，定义如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-1"></a>leakage_power_unit : &quot;1nW&quot;;
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-2"></a>/* ... */
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-3"></a>cell_leakage_power  : 50.353160;
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-4"></a>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-5"></a>leakage_power () {
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-6"></a>    when           : &quot;!A1 &amp; !A2&quot;;
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-7"></a>    value          : 40.690980;
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-8"></a>}
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-9"></a>leakage_power () {
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-10"></a>    when           : &quot;!A1 &amp; A2&quot;;
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-11"></a>    value          : 62.007550;
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-12"></a>}
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-13"></a>leakage_power () {
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-14"></a>    when           : &quot;A1 &amp; !A2&quot;;
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-15"></a>    value          : 41.294331;
</span><span id="__span-3-16"><a id="__codelineno-3-16" name="__codelineno-3-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-16"></a>}
</span><span id="__span-3-17"><a id="__codelineno-3-17" name="__codelineno-3-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-17"></a>leakage_power () {
</span><span id="__span-3-18"><a id="__codelineno-3-18" name="__codelineno-3-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-18"></a>    when           : &quot;A1 &amp; A2&quot;;
</span><span id="__span-3-19"><a id="__codelineno-3-19" name="__codelineno-3-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-19"></a>    value          : 57.419780;
</span><span id="__span-3-20"><a id="__codelineno-3-20" name="__codelineno-3-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-3-20"></a>}
</span></code></pre></div>
<p>可以看到，它的 leakage power 取决于输入的状态，单位是 1nW。</p>
<p>再来看 Flip Flop 的定义：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-1"></a>cell (DFFRS_X1) {
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-2"></a>    ff (&quot;IQ&quot; , &quot;IQN&quot;) {
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-3"></a>        next_state          : &quot;D&quot;;
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-4"></a>        clocked_on          : &quot;CK&quot;;
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-5"></a>        preset              : &quot;!SN&quot;;
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-6"></a>        clear               : &quot;!RN&quot;;
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-7"></a>        clear_preset_var1   : L;
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-8"></a>        clear_preset_var2   : L;
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-9"></a>    }
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-10"></a>    pin (D) {
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-11"></a>        direction       : input;
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-12"></a>        capacitance     : 1.148034;
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-13"></a>        fall_capacitance    : 1.081549;
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-14"></a>        rise_capacitance    : 1.148034;
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-15"></a>
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-16"></a>        timing () {
</span><span id="__span-4-17"><a id="__codelineno-4-17" name="__codelineno-4-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-17"></a>
</span><span id="__span-4-18"><a id="__codelineno-4-18" name="__codelineno-4-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-18"></a>            related_pin    : &quot;CK&quot;;
</span><span id="__span-4-19"><a id="__codelineno-4-19" name="__codelineno-4-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-19"></a>            timing_type    : hold_rising;
</span><span id="__span-4-20"><a id="__codelineno-4-20" name="__codelineno-4-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-20"></a>            when               : &quot;RN &amp; SN&quot;;
</span><span id="__span-4-21"><a id="__codelineno-4-21" name="__codelineno-4-21" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-21"></a>            sdf_cond       : &quot;RN_AND_SN === 1&#39;b1&quot;;
</span><span id="__span-4-22"><a id="__codelineno-4-22" name="__codelineno-4-22" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-22"></a>            fall_constraint(Hold_3_3) {
</span><span id="__span-4-23"><a id="__codelineno-4-23" name="__codelineno-4-23" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-23"></a>                index_1 (&quot;0.00117378,0.0449324,0.198535&quot;);
</span><span id="__span-4-24"><a id="__codelineno-4-24" name="__codelineno-4-24" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-24"></a>                index_2 (&quot;0.00117378,0.0449324,0.198535&quot;);
</span><span id="__span-4-25"><a id="__codelineno-4-25" name="__codelineno-4-25" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-25"></a>                values (&quot;0.002921,0.012421,0.011913&quot;, \
</span><span id="__span-4-26"><a id="__codelineno-4-26" name="__codelineno-4-26" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-26"></a>                        &quot;0.002707,0.008886,0.005388&quot;, \
</span><span id="__span-4-27"><a id="__codelineno-4-27" name="__codelineno-4-27" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-27"></a>                        &quot;0.139993,0.148595,0.137370&quot;);
</span><span id="__span-4-28"><a id="__codelineno-4-28" name="__codelineno-4-28" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-28"></a>            }
</span><span id="__span-4-29"><a id="__codelineno-4-29" name="__codelineno-4-29" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-29"></a>            rise_constraint(Hold_3_3) {
</span><span id="__span-4-30"><a id="__codelineno-4-30" name="__codelineno-4-30" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-30"></a>                index_1 (&quot;0.00117378,0.0449324,0.198535&quot;);
</span><span id="__span-4-31"><a id="__codelineno-4-31" name="__codelineno-4-31" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-31"></a>                index_2 (&quot;0.00117378,0.0449324,0.198535&quot;);
</span><span id="__span-4-32"><a id="__codelineno-4-32" name="__codelineno-4-32" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-32"></a>                values (&quot;0.004193,0.015978,0.019836&quot;, \
</span><span id="__span-4-33"><a id="__codelineno-4-33" name="__codelineno-4-33" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-33"></a>                        &quot;0.020266,0.031864,0.035343&quot;, \
</span><span id="__span-4-34"><a id="__codelineno-4-34" name="__codelineno-4-34" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-34"></a>                        &quot;0.099118,0.113075,0.120979&quot;);
</span><span id="__span-4-35"><a id="__codelineno-4-35" name="__codelineno-4-35" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-35"></a>            }
</span><span id="__span-4-36"><a id="__codelineno-4-36" name="__codelineno-4-36" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-36"></a>        }
</span><span id="__span-4-37"><a id="__codelineno-4-37" name="__codelineno-4-37" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-37"></a>    }
</span><span id="__span-4-38"><a id="__codelineno-4-38" name="__codelineno-4-38" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-4-38"></a>}
</span></code></pre></div>
<p>可以看到，这里的属性变成了 setup/hold 时间。</p>
<p>SRAM 也有类似的定义，通常是写在单独的 lib 文件中，根据 width 和 depth 生成，比如 <a href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/blob/master/flow/platforms/nangate45/lib/fakeram45_32x64.lib">fakeram45_32x64.lib</a>：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-1"></a>cell(fakeram45_32x64) {
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-2"></a>    area : 1754.536;
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-3"></a>    interface_timing : true;
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-4"></a>    memory() {
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-5"></a>        type : ram;
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-6"></a>        address_width : 5;
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-7"></a>        word_width : 64;
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-8"></a>    }
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-9"></a>    pin(clk)   {
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-10"></a>        direction : input;
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-11"></a>        min_period : 0.174 ;
</span><span id="__span-5-12"><a id="__codelineno-5-12" name="__codelineno-5-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-12"></a>        internal_power(){
</span><span id="__span-5-13"><a id="__codelineno-5-13" name="__codelineno-5-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-13"></a>            rise_power(scalar) {
</span><span id="__span-5-14"><a id="__codelineno-5-14" name="__codelineno-5-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-14"></a>                values (&quot;1498.650&quot;)
</span><span id="__span-5-15"><a id="__codelineno-5-15" name="__codelineno-5-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-15"></a>            }
</span><span id="__span-5-16"><a id="__codelineno-5-16" name="__codelineno-5-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-16"></a>            fall_power(scalar) {
</span><span id="__span-5-17"><a id="__codelineno-5-17" name="__codelineno-5-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-17"></a>                values (&quot;1498.650&quot;)
</span><span id="__span-5-18"><a id="__codelineno-5-18" name="__codelineno-5-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-18"></a>            }
</span><span id="__span-5-19"><a id="__codelineno-5-19" name="__codelineno-5-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-19"></a>        }
</span><span id="__span-5-20"><a id="__codelineno-5-20" name="__codelineno-5-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-20"></a>    }
</span><span id="__span-5-21"><a id="__codelineno-5-21" name="__codelineno-5-21" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-21"></a>    bus(wd_in)   {
</span><span id="__span-5-22"><a id="__codelineno-5-22" name="__codelineno-5-22" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-22"></a>        bus_type : fakeram45_32x64_DATA;
</span><span id="__span-5-23"><a id="__codelineno-5-23" name="__codelineno-5-23" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-23"></a>        direction : input;
</span><span id="__span-5-24"><a id="__codelineno-5-24" name="__codelineno-5-24" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-24"></a>        timing() {
</span><span id="__span-5-25"><a id="__codelineno-5-25" name="__codelineno-5-25" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-25"></a>            related_pin     : clk;
</span><span id="__span-5-26"><a id="__codelineno-5-26" name="__codelineno-5-26" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-26"></a>            timing_type     : setup_rising ;
</span><span id="__span-5-27"><a id="__codelineno-5-27" name="__codelineno-5-27" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-27"></a>            rise_constraint(scalar) {
</span><span id="__span-5-28"><a id="__codelineno-5-28" name="__codelineno-5-28" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-28"></a>                values (&quot;0.050&quot;);
</span><span id="__span-5-29"><a id="__codelineno-5-29" name="__codelineno-5-29" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-29"></a>            }
</span><span id="__span-5-30"><a id="__codelineno-5-30" name="__codelineno-5-30" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-30"></a>            fall_constraint(scalar) {
</span><span id="__span-5-31"><a id="__codelineno-5-31" name="__codelineno-5-31" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-31"></a>                values (&quot;0.050&quot;);
</span><span id="__span-5-32"><a id="__codelineno-5-32" name="__codelineno-5-32" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-32"></a>            }
</span><span id="__span-5-33"><a id="__codelineno-5-33" name="__codelineno-5-33" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-33"></a>        } 
</span><span id="__span-5-34"><a id="__codelineno-5-34" name="__codelineno-5-34" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-34"></a>        internal_power(){
</span><span id="__span-5-35"><a id="__codelineno-5-35" name="__codelineno-5-35" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-35"></a>            when : &quot;(we_in)&quot;;
</span><span id="__span-5-36"><a id="__codelineno-5-36" name="__codelineno-5-36" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-36"></a>            rise_power(scalar) {
</span><span id="__span-5-37"><a id="__codelineno-5-37" name="__codelineno-5-37" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-37"></a>                values (&quot;14.987&quot;);
</span><span id="__span-5-38"><a id="__codelineno-5-38" name="__codelineno-5-38" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-38"></a>            }
</span><span id="__span-5-39"><a id="__codelineno-5-39" name="__codelineno-5-39" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-39"></a>            fall_power(scalar) {
</span><span id="__span-5-40"><a id="__codelineno-5-40" name="__codelineno-5-40" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-40"></a>                values (&quot;14.987&quot;);
</span><span id="__span-5-41"><a id="__codelineno-5-41" name="__codelineno-5-41" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-41"></a>            }
</span><span id="__span-5-42"><a id="__codelineno-5-42" name="__codelineno-5-42" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-42"></a>        }
</span><span id="__span-5-43"><a id="__codelineno-5-43" name="__codelineno-5-43" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-43"></a>    }
</span><span id="__span-5-44"><a id="__codelineno-5-44" name="__codelineno-5-44" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-5-44"></a>}
</span></code></pre></div>
<p>也可以类似地看到，它的输入 setup/hold，功耗，面积等等信息。</p>
<h4 id="db-格式"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/#db-%C3%A6%C2%A0%C2%BC%C3%A5%C2%BC%C2%8F">DB 格式</a></h4>
<p>在给 Design Compiler 配置工艺库前，需要用 Library Compiler 先把 lib 格式转换为更紧凑的二进制 db 格式：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-6-1"></a><span class="nv">read_lib</span><span class="w"> </span>xxx.lib
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-6-2"></a><span class="nv">write_lib</span><span class="w"> </span><span class="o">-</span>format<span class="w"> </span>db<span class="w"> </span>xxx
</span></code></pre></div>
<p>实测部分 Liberty 文件会报错，不知道有没有修复的办法。另外，不同版本的 Library Compiler 生成的格式也不大一样，但都是兼容的。</p>
<p>在 Design Compiler 中，设置当前工艺库命令：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-7-1"></a><span class="nv">set_app_var</span><span class="w"> </span>target_library<span class="w"> </span>xxx.db
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-7-2"></a><span class="nv">set_link_var</span><span class="w"> </span>target_library<span class="w"> </span>xxx.db
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-7-3"></a><span class="c">## or</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-7-4"></a><span class="nv">set_app_var</span><span class="w"> </span>target_library<span class="w"> </span><span class="k">{</span><span class="nv">xxx.db</span><span class="w"> </span>yyy.db<span class="k">}</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-7-5"></a><span class="nv">set_link_var</span><span class="w"> </span>target_library<span class="w"> </span><span class="k">{</span><span class="nv">xxx.db</span><span class="w"> </span>yyy.db<span class="k">}</span>
</span></code></pre></div>
<h3 id="综合脚本"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/#%C3%A7%C2%BB%C2%BC%C3%A5%C2%90%C2%88%C3%A8%C2%84%C2%9A%C3%A6%C2%9C%C2%AC">综合脚本</a></h3>
<p>准备好工艺库以后，就可以开始编写综合脚本了，通常有这么些步骤：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-1"></a><span class="c">## step 1: read source code &amp; set top level module name</span>
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-2"></a><span class="nv">read_file</span><span class="w"> </span><span class="o">-</span>format<span class="w"> </span>verilog<span class="w"> </span>xxx.v
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-3"></a><span class="nv">read_file</span><span class="w"> </span><span class="o">-</span>format<span class="w"> </span>vhdl<span class="w"> </span>yyy.vhdl
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-4"></a><span class="nv">current_design</span><span class="w"> </span>xxx
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-5"></a>
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-6"></a><span class="c">## step 2: setup timing constraints</span>
</span><span id="__span-8-7"><a id="__codelineno-8-7" name="__codelineno-8-7" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-7"></a><span class="nv">create_clock</span><span class="w"> </span>clock<span class="w"> </span><span class="o">-</span>period<span class="w"> </span><span class="mf">1.0000</span><span class="w"> </span><span class="err">#</span><span class="w"> </span><span class="mi">1</span>GHz<span class="w"> </span>for<span class="w"> </span>example
</span><span id="__span-8-8"><a id="__codelineno-8-8" name="__codelineno-8-8" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-8"></a><span class="c">## other timing constraints:</span>
</span><span id="__span-8-9"><a id="__codelineno-8-9" name="__codelineno-8-9" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-9"></a><span class="c">## e.g. set_input_delay/set_output_delay</span>
</span><span id="__span-8-10"><a id="__codelineno-8-10" name="__codelineno-8-10" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-10"></a>
</span><span id="__span-8-11"><a id="__codelineno-8-11" name="__codelineno-8-11" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-11"></a><span class="c">## step 3: synthesis</span>
</span><span id="__span-8-12"><a id="__codelineno-8-12" name="__codelineno-8-12" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-12"></a><span class="nv">link</span>
</span><span id="__span-8-13"><a id="__codelineno-8-13" name="__codelineno-8-13" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-13"></a><span class="nv">uniquify</span>
</span><span id="__span-8-14"><a id="__codelineno-8-14" name="__codelineno-8-14" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-14"></a><span class="c">## use this if you want to ungroup all hierarchy</span>
</span><span id="__span-8-15"><a id="__codelineno-8-15" name="__codelineno-8-15" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-15"></a><span class="c">## ungroup -flatten -all</span>
</span><span id="__span-8-16"><a id="__codelineno-8-16" name="__codelineno-8-16" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-16"></a><span class="c">## use this to retime design</span>
</span><span id="__span-8-17"><a id="__codelineno-8-17" name="__codelineno-8-17" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-17"></a><span class="c">## set_optimize_registers</span>
</span><span id="__span-8-18"><a id="__codelineno-8-18" name="__codelineno-8-18" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-18"></a><span class="nv">compile_ultra</span>
</span><span id="__span-8-19"><a id="__codelineno-8-19" name="__codelineno-8-19" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-19"></a>
</span><span id="__span-8-20"><a id="__codelineno-8-20" name="__codelineno-8-20" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-20"></a><span class="c">## step 4: check &amp; report</span>
</span><span id="__span-8-21"><a id="__codelineno-8-21" name="__codelineno-8-21" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-21"></a><span class="nv">check_timing</span>
</span><span id="__span-8-22"><a id="__codelineno-8-22" name="__codelineno-8-22" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-22"></a><span class="nv">check_design</span>
</span><span id="__span-8-23"><a id="__codelineno-8-23" name="__codelineno-8-23" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-23"></a><span class="nv">report_design</span>
</span><span id="__span-8-24"><a id="__codelineno-8-24" name="__codelineno-8-24" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-24"></a><span class="nv">report_area</span><span class="w"> </span><span class="o">-</span>hierarchy
</span><span id="__span-8-25"><a id="__codelineno-8-25" name="__codelineno-8-25" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-25"></a><span class="nv">report_power</span><span class="w"> </span><span class="o">-</span>hierarchy
</span><span id="__span-8-26"><a id="__codelineno-8-26" name="__codelineno-8-26" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-26"></a><span class="nv">report_cell</span>
</span><span id="__span-8-27"><a id="__codelineno-8-27" name="__codelineno-8-27" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-27"></a><span class="nv">report_timing</span><span class="w"> </span><span class="o">-</span>delay_type<span class="w"> </span>max
</span><span id="__span-8-28"><a id="__codelineno-8-28" name="__codelineno-8-28" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-28"></a><span class="nv">report_timing</span><span class="w"> </span><span class="o">-</span>delay_type<span class="w"> </span>min
</span><span id="__span-8-29"><a id="__codelineno-8-29" name="__codelineno-8-29" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-29"></a><span class="nv">report_constraint</span><span class="w"> </span><span class="o">-</span>all_violators
</span><span id="__span-8-30"><a id="__codelineno-8-30" name="__codelineno-8-30" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-30"></a><span class="nv">report_qor</span>
</span><span id="__span-8-31"><a id="__codelineno-8-31" name="__codelineno-8-31" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-31"></a>
</span><span id="__span-8-32"><a id="__codelineno-8-32" name="__codelineno-8-32" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-32"></a><span class="c">## step 5: export</span>
</span><span id="__span-8-33"><a id="__codelineno-8-33" name="__codelineno-8-33" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-33"></a><span class="nv">write</span><span class="w"> </span><span class="o">-</span>format<span class="w"> </span>ddc<span class="w"> </span><span class="o">-</span>hierarchy<span class="w"> </span><span class="o">-</span>output<span class="w"> </span>xxx.ddc
</span><span id="__span-8-34"><a id="__codelineno-8-34" name="__codelineno-8-34" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-34"></a><span class="nv">write_sdc</span><span class="w"> </span><span class="o">-</span>version<span class="w"> </span><span class="mf">1.0</span><span class="w"> </span>xxx.sdf
</span><span id="__span-8-35"><a id="__codelineno-8-35" name="__codelineno-8-35" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-35"></a><span class="nv">write</span><span class="w"> </span><span class="o">-</span>format<span class="w"> </span>verilog<span class="w"> </span><span class="o">-</span>hierarchy<span class="w"> </span><span class="o">-</span>output<span class="w"> </span>xxx.syn.v
</span><span id="__span-8-36"><a id="__codelineno-8-36" name="__codelineno-8-36" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-8-36"></a><span class="nv">write_sdc</span><span class="w"> </span>xxx.sdc
</span></code></pre></div>
<p>根据需求，进行自定义的修改。综合完成后，可以看到生成的 <code>xxx.syn.v</code> 文件里都是一个个的 cell，比如：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-9-1"></a><span class="n">AND2X2</span><span class="w"> </span><span class="n">U3912</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="p">.</span><span class="n">A</span><span class="p">(</span><span class="n">n4416</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">n2168</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">n3469</span><span class="p">)</span><span class="w"> </span><span class="p">);</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-9-2"></a><span class="n">OAI21X1</span><span class="w"> </span><span class="n">U3913</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="p">.</span><span class="n">A</span><span class="p">(</span><span class="n">n2872</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">n4589</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">n2461</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Y</span><span class="p">(</span><span class="n">n3471</span><span class="p">)</span><span class="w"> </span><span class="p">);</span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2022/03/14/design-compiler-synthesis/#__codelineno-9-3"></a><span class="n">DFFPOSX1</span><span class="w"> </span><span class="n">clock_r_REG147_S1</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="p">.</span><span class="n">D</span><span class="p">(</span><span class="n">n7634</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">CLK</span><span class="p">(</span><span class="n">clock</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">Q</span><span class="p">(</span><span class="n">n7773</span><span class="p">)</span><span class="w"> </span><span class="p">);</span>
</span></code></pre></div>
<p>还有一些比较特殊的 cell，比如 TIEHI/TIELO 就是恒定输出 1/0，用于门控时钟的 CLKGATE/ICG 等，还有一些综合阶段不会出现的 cell，在后续阶段会使用。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/03/14/design-compiler-synthesis/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://vlsiuniverse.blogspot.com/2016/12/liberty-format-introduction.html">Liberty format: an introduction</a></li>
<li><a href="https://www.eng.biu.ac.il/temanad/files/2017/02/Lecture-4-Standard-Cell-Libraries.pdf">Digital VLSI Design Lecture 4: Standard Cell Libraries</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/03/14/design-compiler-synthesis/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-03-12 00:00:00">2022年3月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="openroad-flow-初尝试"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/">OpenROAD Flow 初尝试</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在尝试接触一些芯片前后端的知识。正好有现成的开源工具链 OpenROAD 来做这个事情，借此机会来学习一下整个流程。</p>
<h3 id="尝试过程"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#%C3%A5%C2%B0%C2%9D%C3%A8%C2%AF%C2%95%C3%A8%C2%BF%C2%87%C3%A7%C2%A8%C2%8B">尝试过程</a></h3>
<p>首先 clone 仓库 OpenROAD-flow-scripts，然后运行：<code>./build_openroad.sh</code>，脚本会克隆一些仓库，自动进行编译。</p>
<p>编译中会找不到一些库，比如可能需要安装这些依赖：<code>liblemon-dev libeigen3-dev libreadline-dev swig</code>，此外运行的时候还需要 <code>klayout</code> 依赖。</p>
<p>如果遇到解决 cmake 找不到 LEMON 的问题，这是一个 <a href="https://lemon.cs.elte.hu/trac/lemon/ticket/628">BUG</a>，可以运行下面的命令解决：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-0-1"></a><span class="nb">cd</span><span class="w"> </span>/usr/lib/x86_64-linux-gnu/cmake/lemon
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-0-2"></a>cp<span class="w"> </span>lemonConfig.cmake<span class="w"> </span>LEMONConfig.cmake
</span></code></pre></div>
<p>编译后整个目录大概有 4.8G，输出的二进制目录是 133M。</p>
<p>如果要跑一下样例里的 nangate45 工艺的 gcd 例子，运行：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-1-1"></a>cd flow
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-1-2"></a>make DESIGN_CONFIG=./designs/nangate45/gcd/config.mk
</span></code></pre></div>
<h3 id="分析-gcd-测例"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#%C3%A5%C2%88%C2%86%C3%A6%C2%9E%C2%90-gcd-%C3%A6%C2%B5%C2%8B%C3%A4%C2%BE%C2%8B">分析 GCD 测例</a></h3>
<p>这个测例的代码提供了这样一个接口：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-1"></a><span class="k">module</span><span class="w"> </span><span class="n">gcd</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-2"></a><span class="p">(</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-3"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-4"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w">  </span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">req_msg</span><span class="p">,</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-5"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">req_rdy</span><span class="p">,</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-6"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">req_val</span><span class="p">,</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-7"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-8"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w">  </span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">resp_msg</span><span class="p">,</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-9"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">resp_rdy</span><span class="p">,</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-10"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">resp_val</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-11"></a><span class="p">);</span>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/03/12/try-openroad-flow/#__codelineno-2-12"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>从名字可以推断出，外部通过 req 发送请求到 GCD 模块，然后模块计算出 GCD 后再返回结果。</p>
<p>根据日志可以看到，从 verilog 到最终的 gds 文件，经过了这些步骤：</p>
<ol>
<li>第一步用 yosys 综合（1_1_yosys），把 verilog 代码转化为网表，网表中的单元就是形如 <code>NAND2_X1</code> <code>DFF_X1</code> 等这样由工艺库定义的一些单元。</li>
<li>第二步进行 floorplan（2_1_floorplan），规划出芯片的大小，逻辑放在哪个位置，输入输出引脚放在什么位置（2_2_floorplan_io），还要考虑 SRAM 等宏或者 IP（2_4_mplace），电源网络 PDN（2_6_floorplan_pdn）</li>
<li>第三步是 Placement，就是把前面得到的一些 cell 放到芯片上的 (x,y) 坐标上</li>
<li>第四步是 Clock Tree Synthesis（4_1_cts），简称 CTS，生成时钟树</li>
<li>第五步是进行路由连线，OpenROAD 有两个路由：FastRoute（5_1_fastroute）和 TritonRoute（5_2_TritonRoute）</li>
<li>第六步输出结果到 gds 文件（6_1_merge）。</li>
</ol>
<p>这些步骤可以在仓库的 <code>flow/Makefile</code> 里面看得比较清晰，英文版摘抄如下：</p>
<ol>
<li>SYNTHESIS<ol>
<li>Run Synthesis using yosys</li>
</ol>
</li>
<li>FLOORPLAN<ol>
<li>Translate verilog to def</li>
<li>IO Placement (random)</li>
<li>Timing Driven Mixed Size Placement (tdms)</li>
<li>Macro Placement</li>
<li>Tapcell and Welltie insertion</li>
<li>PDN generation</li>
</ol>
</li>
<li>PLACE<ol>
<li>Global placement without placed IOs, timing-driven, and routability-driven</li>
<li>IO placement (non-random)</li>
<li>Global placement with placed IOs, timing-driven, and routability-driven</li>
<li>Resizing &amp; Buffering</li>
<li>Detail placement</li>
</ol>
</li>
<li>CTS(Clock Tree Synthesis)<ol>
<li>Run TritonCTS</li>
<li>Filler cell insertion</li>
</ol>
</li>
<li>ROUTING<ol>
<li>Run global route (FastRoute)</li>
<li>Run detailed route (TritonRoute)</li>
</ol>
</li>
</ol>
<p>最后生成的 gds，用 KLayout 打开，可以看到这个样子：</p>
<p><img alt="" src="/images/gcd_gds.png" /></p>
<p>日志里可以看到，预测的总功耗是 1.71 mW，面积占用是 703 um^2。</p>
<p>还跑了一下其他样例设计的 gds，比如 ibex：</p>
<p><img alt="" src="/images/ibex_gds.png" /></p>
<p>日志里可以看到，预测的总功耗是 10.1 mW，面积占用是 32176 um^2。</p>
<p>还有 tiny rocket：</p>
<p><img alt="" src="/images/tiny_rocket_gds.png" /></p>
<p>日志里可以看到，预测的总功耗是 36.8 mW，面积占用是 52786 um^2。</p>
<h3 id="工艺库常见术语"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#%C3%A5%C2%B7%C2%A5%C3%A8%C2%89%C2%BA%C3%A5%C2%BA%C2%93%C3%A5%C2%B8%C2%B8%C3%A8%C2%A7%C2%81%C3%A6%C2%9C%C2%AF%C3%A8%C2%AF%C2%AD">工艺库常见术语</a></h3>
<ul>
<li>slvt/lvt/rvt/hvt: super-low/low/regular/high V threshold 前者速度快：阈值电压低，同时漏电流大</li>
<li>ss/tt/ff: slow-slow/typical-typical/fast-fast 后者速度快：电压高，温度低，比如 SS（0.99V 125C）TT（1.10V 25C）FF（1.21V -40C）；有时候还会看到 ssg，可以理解为 ss 的比较精确的版本，因此没有那么悲观，延迟比 SS 低一些，详见 <a href="https://cloud.tencent.com/developer/article/1598417">STA | ssg 跟 ss corner 的区别——谬误更正版</a></li>
<li>c+数字：表示的是 channel length，c40 表示 40nm，数字越大速度越慢，能耗越低</li>
<li>数字+track：表示的是 track height，sc12 表示 12-track，数字越大速度越快</li>
</ul>
<p>ARM 的文档 <a href="https://developer.arm.com/documentation/102738/0100/Choosing-the-physical-IP-libraries">Choosing the physical IP libraries</a> 描述了 Channel length, Track height, Voltage threshold 等不同的选择。</p>
<p>综合来说，如果要更低的延迟，选择低 vt，小 c 和大 track，反之如果要更低的能耗，选择高 vt，大 c 和 小 track。</p>
<h3 id="ccs-vs-nldm"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#ccs-vs-nldm">CCS v.s. NLDM</a></h3>
<p>由于物理的特性比较复杂，工艺库里描述的也只是一个大致的模型，刻画了这些 cell 的特性，那么自然可以选取不同的模型。NLDM（上面举的例子就是 NLDM），CCS 就是常见的两个模型，相比之下，CCS 更精确，同时参数更多。更精确的还有直接用 SPICE 描述的电路。详细的对比可以看下面的参考文档。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/03/12/try-openroad-flow/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://theopenroadproject.org/2019/12/11/getting-started-with-openroad-app-part-1/">GETTING STARTED WITH OPENROAD APP – PART 1</a></li>
<li><a href="https://link.springer.com/book/10.1007/b117024">Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®</a></li>
<li><a href="https://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models">Comparing NLDM And CCS delay models</a></li>
<li><a href="https://chitlesh.ch/wordpress/liberty-ccs-ecsm-or-ndlm/">Introduction to Liberty : CCS, ECSM and NDLM</a></li>
<li><a href="https://blog.csdn.net/graymount/article/details/106010388">STA 概念：一文了解 NLDM 与 CCS</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/03/12/try-openroad-flow/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-03-09 00:00:00">2022年3月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 8 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="通过-jtag-对-vcu128-上的-rocket-chip-进行调试"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/">通过 JTAG 对 VCU128 上的 Rocket Chip 进行调试</a></h2>
<h3 id="前言"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A5%C2%89%C2%8D%C3%A8%C2%A8%C2%80">前言</a></h3>
<p>两年前，我尝试过用 BSCAN JTAG 来配置 Rocket Chip 的调试，但是这个方法不是很好用，具体来说，如果有独立的一组 JTAG 信号，配置起来会更方便，而且不用和 Vivado 去抢，OpenOCD 可以和 Vivado hw_server 同时运行和工作。但是，苦于 VCU128 上没有 PMOD 接口，之前一直没考虑过在 VCU128 上配置独立的 JTAG。然后最近研究了一下，终于解决了这个问题。</p>
<h3 id="寻找-jtag-接口"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A5%C2%AF%C2%BB%C3%A6%C2%89%C2%BE-jtag-%C3%A6%C2%8E%C2%A5%C3%A5%C2%8F%C2%A3">寻找 JTAG 接口</a></h3>
<p>前几天在研究别的问题的时候，看到 VCU128 文档中的这段话：</p>
<div class="language-text highlight"><pre><span></span><code>The FT4232HL U8 multi-function USB-UART on the VCU128 board provides three level-shifted
UART connections through the single micro-AB USB connector J2.
• Channel A is configured in JTAG mode to support the JTAG chain
• Channel B implements 4-wire UART0 (level-shifted) FPGA U1 bank 67 connections
• Channel C implements 4-wire UART1 (level-shifted) FPGA U1 bank 67 connections
• Channel D implements 2-wire (level-shifted) SYSCTLR U42 bank 501 connections
</code></pre></div>
<p>其中 Channel A 是到 FPGA 本身的 JTAG 接口，是给 Vivado 用的，如果是通过 BSCAN 的方式，也是在这个 Channel 上，但是需要经过 FPGA 自己的 TAP 再隧道到 BSCAN 上，比较麻烦。Channel B 和 C 是串口，Channel D 是连接 VCU128 上的 System Controller 的。之前的时候，都是直接用 Channel B 做串口，然后突发奇想：注意到这里是 4-wire UART，说明连接到 FPGA 是四条线，那是不是也可以拿来当 JTAG 用？</p>
<p>查询了一下 FT4232H 的文档，发现它的 Channel A 和 Channel B 是支持 MPSSE 模式的，在 MPSSE 模式下，可以当成 JTAG 使用：</p>
<table>
<thead>
<tr>
<th>Signal</th>
<th>Channel A</th>
<th>Channel B</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCK</td>
<td>12</td>
<td>22</td>
</tr>
<tr>
<td>TDI</td>
<td>13</td>
<td>23</td>
</tr>
<tr>
<td>TDO</td>
<td>14</td>
<td>24</td>
</tr>
<tr>
<td>TMS</td>
<td>15</td>
<td>25</td>
</tr>
</tbody>
</table>
<p>对照 VCU128 的 Schematic 看，虽然引脚的编号不大一样，可以发现，Channel A 和 B 分别对应了 ADBUS0-4 和 BDBUS 0-4，对应到 schematic 上的名字是：</p>
<ul>
<li>ADBUS0 - FT4232_TCK</li>
<li>ADBUS1 - FT4232_TDI</li>
<li>ADBUS2 - FMCP_HSPC_TDO</li>
<li>ADBUS3 - FT4232_TMS</li>
</ul>
<p>这一组是直接连到 FPGA 上专用的 JTAG 引脚，其中 TDO 是连接了额外的逻辑，可以把 FMC 接口上的 JTAG 连接成 daisy chain。</p>
<ul>
<li>ADBUS0 - FTDI_UART0_TXD_LS - UART0_RXD - BP26 -&gt; TCK</li>
<li>ADBUS1 - FTDI_UART0_RXD_LS - UART0_TXD - BN26 -&gt; TDI</li>
<li>ADBUS2 - FTDI_UART0_RTS_B_LS - UART0_RTS_B - BP22 -&gt; TDO</li>
<li>ADBUS3 - FTDI_UART0_CTS_B_LS - UART0_CTS_B - BP23 -&gt; TMS</li>
</ul>
<p>这里的 RXD/TXD 名字交换也是很容易看错，要小心，只要记住 FT4232H 要求的顺序一定是 TCK-TDI-TDO-TMS 即可。对应到 vivado 内的 xdc 就是这么写：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-0-1"></a><span class="nv">set_property</span><span class="w"> </span><span class="o">-</span>dict<span class="w"> </span><span class="k">{</span><span class="nv">PACKAGE_PIN</span><span class="w"> </span>BP26<span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS18<span class="k">}</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TCK<span class="k">]</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-0-2"></a><span class="nv">set_property</span><span class="w"> </span><span class="o">-</span>dict<span class="w"> </span><span class="k">{</span><span class="nv">PACKAGE_PIN</span><span class="w"> </span>BN26<span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS18<span class="k">}</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDI<span class="k">]</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-0-3"></a><span class="nv">set_property</span><span class="w"> </span><span class="o">-</span>dict<span class="w"> </span><span class="k">{</span><span class="nv">PACKAGE_PIN</span><span class="w"> </span>BP22<span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS18<span class="k">}</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDO<span class="k">]</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-0-4"></a><span class="nv">set_property</span><span class="w"> </span><span class="o">-</span>dict<span class="w"> </span><span class="k">{</span><span class="nv">PACKAGE_PIN</span><span class="w"> </span>BP23<span class="w"> </span>IOSTANDARD<span class="w"> </span>LVCMOS18<span class="k">}</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TMS<span class="k">]</span>
</span></code></pre></div>
<p>接下来，我们要把 Rocket Chip 的 JTAG 信号接出来。</p>
<h3 id="配置-rocket-chip-的-jtag"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A9%C2%85%C2%8D%C3%A7%C2%BD%C2%AE-rocket-chip-%C3%A7%C2%9A%C2%84-jtag">配置 Rocket Chip 的 JTAG</a></h3>
<p>配置 Rocket Chip 的 JTAG，大概需要如下几步：</p>
<ol>
<li>给 Config 加上 WithJtagDTM，以 JTAG 作为 DTM 模块</li>
<li>给 Subsystem 加上 HasPeripheryDebug</li>
<li>给 SubsystemModuleImp 加上 HasPeripheryDebugModuleImp</li>
<li>把 JTAG 信号连到自己的顶层模块上</li>
</ol>
<p>最后一步的相关代码，首先，按照 spec 要求，把 DM 输出的 ndreset 信号连到整个 Rocket 的 reset 上：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-1-1"></a><span class="c1">// ndreset can reset all harts</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-1-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">childReset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reset</span><span class="p">.</span><span class="n">asBool</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">target</span><span class="p">.</span><span class="n">debug</span><span class="p">.</span><span class="n">map</span><span class="p">(</span><span class="n">_</span><span class="p">.</span><span class="n">ndreset</span><span class="p">).</span><span class="n">getOrElse</span><span class="p">(</span><span class="kc">false</span><span class="p">.</span><span class="nc">B</span><span class="p">)</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-1-3"></a><span class="n">target</span><span class="p">.</span><span class="n">reset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">childReset</span>
</span></code></pre></div>
<p>接着，把 JTAG 的信号连到顶层：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-2-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">systemJtag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">target</span><span class="p">.</span><span class="n">debug</span><span class="p">.</span><span class="n">get</span><span class="p">.</span><span class="n">systemjtag</span><span class="p">.</span><span class="n">get</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-2-2"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TCK</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TCK</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-2-3"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TMS</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TMS</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-2-4"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDI</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDI</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-2-5"></a><span class="n">io</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDO</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">systemJtag</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDO</span>
</span></code></pre></div>
<p>除了 JTAG 信号以外，还需要配置 IDCODE 相关的变量：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-3-1"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">mfr_id</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">p</span><span class="p">(</span><span class="nc">JtagDTMKey</span><span class="p">).</span><span class="n">idcodeManufId</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">11</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-3-2"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">part_number</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">p</span><span class="p">(</span><span class="nc">JtagDTMKey</span><span class="p">).</span><span class="n">idcodePartNum</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">16</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-3-3"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">version</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">p</span><span class="p">(</span><span class="nc">JtagDTMKey</span><span class="p">).</span><span class="n">idcodeVersion</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span></code></pre></div>
<p>最后这一部分比较关键：首先，JTAG 部分的 reset 是独立于其余部分的，这里简单期间就连到了外部的 reset，其实可以改成 FPGA program 的时候进行 reset，然后等时钟来了就释放，实现方法可以参考文末的链接。resetctrl 是给 DM 知道哪些核心被 reset 了，最后是调用 rocket chip 自带的函数。这里踩的一个坑是，传给 systemJtag.reset 一定得是异步的，因为这个时钟域的时钟都是 jtag 的 TCK 信号，所以很可能错过一开始的 reset 信号，所以这里要用异步的 reset。</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-1"></a><span class="c1">// MUST use async reset here</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-2"></a><span class="c1">// otherwise the internal logic(e.g. TLXbar) might not function</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-3"></a><span class="c1">// if reset deasserted before TCK rises</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-4"></a><span class="n">systemJtag</span><span class="p">.</span><span class="n">reset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">reset</span><span class="p">.</span><span class="n">asAsyncReset</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-5"></a><span class="n">target</span><span class="p">.</span><span class="n">resetctrl</span><span class="p">.</span><span class="n">foreach</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">rc</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-6"></a><span class="w">  </span><span class="n">rc</span><span class="p">.</span><span class="n">hartIsInReset</span><span class="p">.</span><span class="n">foreach</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">_</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">childReset</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-7"></a><span class="p">}</span>
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-4-8"></a><span class="nc">Debug</span><span class="p">.</span><span class="n">connectDebugClockAndReset</span><span class="p">(</span><span class="n">target</span><span class="p">.</span><span class="n">debug</span><span class="p">,</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span>
</span></code></pre></div>
<h3 id="配置-jtag-相关的约束"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A9%C2%85%C2%8D%C3%A7%C2%BD%C2%AE-jtag-%C3%A7%C2%9B%C2%B8%C3%A5%C2%85%C2%B3%C3%A7%C2%9A%C2%84%C3%A7%C2%BA%C2%A6%C3%A6%C2%9D%C2%9F">配置 JTAG 相关的约束</a></h3>
<p>这部分是参考了 pulp 的 VCU118 中 jtag 信号的约束文件。照着抄就行：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-1"></a><span class="nv">create_clock</span><span class="w"> </span><span class="o">-</span>period<span class="w"> </span><span class="mf">100.000</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>jtag_TCK<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TCK<span class="k">]</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-2"></a><span class="nv">set_input_jitter</span><span class="w"> </span>jtag_TCK<span class="w"> </span><span class="mf">1.000</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-3"></a><span class="nv">set_property</span><span class="w"> </span>CLOCK_DEDICATED_ROUTE<span class="w"> </span>FALSE<span class="w"> </span><span class="k">[</span><span class="nv">get_nets</span><span class="w"> </span>jtag_TCK_IBUF_inst<span class="o">/</span>O<span class="k">]</span>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-4"></a><span class="nv">set_input_delay</span><span class="w"> </span><span class="o">-</span>clock<span class="w"> </span>jtag_TCK<span class="w"> </span><span class="o">-</span>clock_fall<span class="w"> </span><span class="mf">5.000</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDI<span class="k">]</span>
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-5"></a><span class="nv">set_input_delay</span><span class="w"> </span><span class="o">-</span>clock<span class="w"> </span>jtag_TCK<span class="w"> </span><span class="o">-</span>clock_fall<span class="w"> </span><span class="mf">5.000</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TMS<span class="k">]</span>
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-6"></a><span class="nv">set_output_delay</span><span class="w"> </span><span class="o">-</span>clock<span class="w"> </span>jtag_TCK<span class="w"> </span><span class="mf">5.000</span><span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDO<span class="k">]</span>
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-7"></a><span class="nv">set_max_delay</span><span class="w"> </span><span class="o">-</span>to<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDO<span class="k">]</span><span class="w"> </span><span class="mf">20.000</span>
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-8"></a><span class="nv">set_max_delay</span><span class="w"> </span><span class="o">-</span>from<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TMS<span class="k">]</span><span class="w"> </span><span class="mf">20.000</span>
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-9"></a><span class="nv">set_max_delay</span><span class="w"> </span><span class="o">-</span>from<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span>jtag_TDI<span class="k">]</span><span class="w"> </span><span class="mf">20.000</span>
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-10"></a><span class="nv">set_clock_groups</span><span class="w"> </span><span class="o">-</span>asynchronous<span class="w"> </span><span class="o">-</span>group<span class="w"> </span><span class="k">[</span><span class="nv">get_clocks</span><span class="w"> </span>jtag_TCK<span class="k">]</span><span class="w"> </span><span class="o">-</span>group<span class="w"> </span><span class="k">[</span><span class="nv">get_clocks</span><span class="w"> </span><span class="o">-</span>of_objects<span class="w"> </span><span class="k">[</span><span class="nv">get_pins</span><span class="w"> </span>system_i<span class="o">/</span>clk_wiz_0<span class="o">/</span>inst<span class="o">/</span>mmcme4_adv_inst<span class="o">/</span>CLKOUT1<span class="k">]]</span>
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-5-11"></a><span class="nv">set_property</span><span class="w"> </span>ASYNC_REG<span class="w"> </span>TRUE<span class="w"> </span><span class="k">[</span><span class="nv">get_cells</span><span class="w"> </span><span class="o">-</span>hier<span class="w"> </span><span class="o">-</span>regexp<span class="w"> </span><span class="s2">&quot;system_i/rocketchip_wrapper_0/.*/cdc_reg_reg.*&quot;</span><span class="k">]</span>
</span></code></pre></div>
<p>和原版本稍微改了一下，一个区别是 <code>set_clock_groups</code> 的时候，第二个时钟参数用的是 Clocking Wizard 的输出，同时也是 Rocket Chip 自己的时钟输入；另一个区别是用的 ASYNC_REG 查询语句不大一样。我没有具体分析过这些约束为什么这么写，不确定这些约束是否都合理，是否都是需要的，没有测试过不带这些约束会不会出问题。</p>
<h3 id="运行-openocd-和-gdb"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A8%C2%BF%C2%90%C3%A8%C2%A1%C2%8C-openocd-%C3%A5%C2%92%C2%8C-gdb">运行 OpenOCD 和 GDB</a></h3>
<p>最后，采用如下的 OpenOCD 配置来连接：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-1"></a><span class="c">## openocd config</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-2"></a><span class="c">## use ftdi channel 1</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-3"></a><span class="c">## vcu128 uart0 as jtag</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-4"></a><span class="nv">adapter</span><span class="w"> </span>speed<span class="w"> </span><span class="mi">10000</span>
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-5"></a><span class="nv">adapter</span><span class="w"> </span>driver<span class="w"> </span>ftdi
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-6"></a><span class="nv">ftdi_vid_pid</span><span class="w"> </span><span class="mh">0x0403</span><span class="w"> </span><span class="mh">0x6011</span><span class="w"> </span><span class="err">#</span><span class="w"> </span>FT4232H
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-7"></a><span class="nv">ftdi_layout_init</span><span class="w"> </span><span class="mh">0x0008</span><span class="w"> </span><span class="mh">0x000b</span><span class="w"> </span><span class="err">#</span><span class="w"> </span>Output:<span class="w"> </span>TCK<span class="w"> </span>TDI<span class="w"> </span>TMS
</span><span id="__span-6-8"><a id="__codelineno-6-8" name="__codelineno-6-8" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-8"></a><span class="nv">ftdi_tdo_sample_edge</span><span class="w"> </span>falling
</span><span id="__span-6-9"><a id="__codelineno-6-9" name="__codelineno-6-9" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-9"></a><span class="nv">ftdi_channel</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="err">#</span><span class="w"> </span>channel<span class="w"> </span>B
</span><span id="__span-6-10"><a id="__codelineno-6-10" name="__codelineno-6-10" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-10"></a><span class="nv">reset_config</span><span class="w"> </span>none
</span><span id="__span-6-11"><a id="__codelineno-6-11" name="__codelineno-6-11" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-11"></a>
</span><span id="__span-6-12"><a id="__codelineno-6-12" name="__codelineno-6-12" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-12"></a><span class="k">set</span><span class="w"> </span>_CHIPNAME<span class="w"> </span>riscv
</span><span id="__span-6-13"><a id="__codelineno-6-13" name="__codelineno-6-13" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-13"></a><span class="nv">jtag</span><span class="w"> </span>newtap<span class="w"> </span><span class="nv">$_CHIPNAME</span><span class="w"> </span>cpu<span class="w"> </span><span class="o">-</span>irlen<span class="w"> </span><span class="mi">5</span>
</span><span id="__span-6-14"><a id="__codelineno-6-14" name="__codelineno-6-14" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-14"></a>
</span><span id="__span-6-15"><a id="__codelineno-6-15" name="__codelineno-6-15" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-15"></a><span class="k">set</span><span class="w"> </span>_TARGETNAME<span class="w"> </span><span class="nv">$_CHIPNAME.cpu</span>
</span><span id="__span-6-16"><a id="__codelineno-6-16" name="__codelineno-6-16" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-16"></a>
</span><span id="__span-6-17"><a id="__codelineno-6-17" name="__codelineno-6-17" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-17"></a><span class="nv">target</span><span class="w"> </span>create<span class="w"> </span><span class="nv">$_TARGETNAME.0</span><span class="w"> </span>riscv<span class="w"> </span><span class="o">-</span>chain-position<span class="w"> </span><span class="nv">$_TARGETNAME</span>
</span><span id="__span-6-18"><a id="__codelineno-6-18" name="__codelineno-6-18" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-6-18"></a><span class="nv">$_TARGETNAME.0</span><span class="w"> </span><span class="nv">configure</span><span class="w"> </span><span class="o">-</span>work-area-phys<span class="w"> </span><span class="mh">0x80000000</span><span class="w"> </span><span class="o">-</span>work-area-size<span class="w"> </span><span class="mi">10000</span><span class="w"> </span><span class="o">-</span>work-area-backup<span class="w"> </span><span class="mi">1</span>
</span></code></pre></div>
<p>然后就可以连接到 Rocket Chip 上：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-1"></a>&gt;<span class="w"> </span>openocd<span class="w"> </span>-f<span class="w"> </span>openocd.cfg
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.11.0-rc2
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-6"></a>Info<span class="w"> </span>:<span class="w"> </span>auto-selecting<span class="w"> </span>first<span class="w"> </span>available<span class="w"> </span>session<span class="w"> </span>transport<span class="w"> </span><span class="s2">&quot;jtag&quot;</span>.<span class="w"> </span>To<span class="w"> </span>override<span class="w"> </span>use<span class="w"> </span><span class="s1">&#39;transport select &lt;transport&gt;&#39;</span>.
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-7"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">6666</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>tcl<span class="w"> </span>connections
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-8"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">4444</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>telnet<span class="w"> </span>connections
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-9"></a>Info<span class="w"> </span>:<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span><span class="m">10000</span><span class="w"> </span>kHz
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-10"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>riscv.cpu<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x10000913<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x489<span class="w"> </span><span class="o">(</span>SiFive<span class="w"> </span>Inc<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x0000,<span class="w"> </span>ver:<span class="w"> </span>0x1<span class="o">)</span>
</span><span id="__span-7-11"><a id="__codelineno-7-11" name="__codelineno-7-11" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-11"></a>Info<span class="w"> </span>:<span class="w"> </span><span class="nv">datacount</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="nv">progbufsize</span><span class="o">=</span><span class="m">16</span>
</span><span id="__span-7-12"><a id="__codelineno-7-12" name="__codelineno-7-12" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-12"></a>Info<span class="w"> </span>:<span class="w"> </span>Disabling<span class="w"> </span>abstract<span class="w"> </span><span class="nb">command</span><span class="w"> </span>reads<span class="w"> </span>from<span class="w"> </span>CSRs.
</span><span id="__span-7-13"><a id="__codelineno-7-13" name="__codelineno-7-13" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-13"></a>Info<span class="w"> </span>:<span class="w"> </span>Examined<span class="w"> </span>RISC-V<span class="w"> </span>core<span class="p">;</span><span class="w"> </span>found<span class="w"> </span><span class="m">1</span><span class="w"> </span>harts
</span><span id="__span-7-14"><a id="__codelineno-7-14" name="__codelineno-7-14" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-14"></a>Info<span class="w"> </span>:<span class="w">  </span>hart<span class="w"> </span><span class="m">0</span>:<span class="w"> </span><span class="nv">XLEN</span><span class="o">=</span><span class="m">64</span>,<span class="w"> </span><span class="nv">misa</span><span class="o">=</span>0x800000000094112d
</span><span id="__span-7-15"><a id="__codelineno-7-15" name="__codelineno-7-15" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-15"></a>Info<span class="w"> </span>:<span class="w"> </span>starting<span class="w"> </span>gdb<span class="w"> </span>server<span class="w"> </span><span class="k">for</span><span class="w"> </span>riscv.cpu.0<span class="w"> </span>on<span class="w"> </span><span class="m">3333</span>
</span><span id="__span-7-16"><a id="__codelineno-7-16" name="__codelineno-7-16" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-16"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">3333</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>gdb<span class="w"> </span>connections
</span><span id="__span-7-17"><a id="__codelineno-7-17" name="__codelineno-7-17" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-17"></a>&gt;<span class="w"> </span>riscv64-unknown-elf-gdb
</span><span id="__span-7-18"><a id="__codelineno-7-18" name="__codelineno-7-18" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-18"></a><span class="o">(</span>gdb<span class="o">)</span><span class="w"> </span>target<span class="w"> </span>remote<span class="w"> </span>localhost:3333
</span><span id="__span-7-19"><a id="__codelineno-7-19" name="__codelineno-7-19" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-19"></a>Remote<span class="w"> </span>debugging<span class="w"> </span>using<span class="w"> </span>localhost:3333
</span><span id="__span-7-20"><a id="__codelineno-7-20" name="__codelineno-7-20" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#__codelineno-7-20"></a>0x00000000800001a4<span class="w"> </span><span class="k">in</span><span class="w"> </span>??<span class="w"> </span><span class="o">()</span>
</span></code></pre></div>
<p>可以看到调试功能都正常了。</p>
<h3 id="总结"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93">总结</a></h3>
<p>调试这个功能大概花了一天的时间，主要遇到了下面这些问题：</p>
<ol>
<li>调试模块的 reset 信号需要是异步的，这个是通过仿真（Remote Bitbang 连接 OpenOCD）调试出来的</li>
<li>看 schematic 的时候 rxd/txd 搞反了，后来仔细对比才找到了正确的对应关系</li>
<li>OpenOCD 配置的 irlen 一开始写的不对，dmcontrol 读出来是 0，一直以为是有别的问题，结果改了 irlen 后立马就成功了，这个问题可以让 OpenOCD 自动推断 irlen 来发现</li>
</ol>
<h3 id="参考"><a class="toclink" href="../../hardware/2022/03/09/rocket-chip-jtag-debug/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83">参考</a></h3>
<ul>
<li><a href="https://www.xilinx.com/support/documentation/boards_and_kits/vcu128/ug1302-vcu128-eval-bd.pdf">VCU128 User Guide</a></li>
<li><a href="https://ftdichip.com/wp-content/uploads/2020/08/DS_FT4232H.pdf">FT4232H</a></li>
<li><a href="https://github.com/sequencer/rocket-doc/blob/e55f7af549c5859b3c8f5a52c81c4c802153ed60/sanitytests/vcu118/src/DesignKeyWrapper.scala">DesignKeyWrapper from 中国 Chisel 之父 @sequencer</a></li>
<li><a href="https://github.com/pulp-platform/pulp/blob/770b4e1d69baf7daceaadcb301ba7212a4310577/fpga/pulp-vcu118/constraints/vcu118.xdc">pulp VCU118 constraints</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/03/09/rocket-chip-jtag-debug/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-01-05 00:00:00">2022年1月5日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="分析-rocket-chip-中-diplomacy-系统"><a class="toclink" href="../../hardware/2022/01/05/diplomacy/">分析 Rocket Chip 中 Diplomacy 系统</a></h2>
<h3 id="概念"><a class="toclink" href="../../hardware/2022/01/05/diplomacy/#%C3%A6%C2%A6%C2%82%C3%A5%C2%BF%C2%B5">概念</a></h3>
<p>Diplomacy 主要实现了两个功能：</p>
<ol>
<li>把整个总线结构在代码中表现出来</li>
<li>自动配置总线中各个端口的参数</li>
</ol>
<p>具体来说，第一点实现了类似 Vivado Board Design 中连线的功能，第二点则是保证总线两端的参数一致，可以连接起来。</p>
<p>Diplomacy 为了表示总线的结构，每个模块可以对应一个 Node，Node 和 Node 之间连接形成一个图。Node 的类型主要有以下几个：</p>
<ol>
<li>Client：对应 AXI 里面的 Master，发起请求</li>
<li>Manager：对应 AXI 里面的 Slave，处理请求</li>
<li>Adapter：对应 AXI Width Converter/Clock Converter/AXI4 to AXI3/AXI4 to AHB bridge 等，会修改 AXI 的参数，然后每个输入对应一个输出</li>
<li>Nexus：对应 AXI Crossbar，多个输入和多个输出</li>
</ol>
<p>每个 Node 可能作为 Manager 连接上游的 Client，这个叫做入边（Inward Edge）；同样地，也可以作为 Client 连接下游的 Manager，这个是出边（Outward Edge）。想象成一个 DAG，从若干个 Client 流向 Manager。</p>
<p>连接方式采用的是 <code>:=</code> <code>:=*</code> <code>:*=</code> <code>:*=*</code> 操作符，左侧是 Client，右侧是 Manager。</p>
<h3 id="rocket-chip-总线结构"><a class="toclink" href="../../hardware/2022/01/05/diplomacy/#rocket-chip-%C3%A6%C2%80%C2%BB%C3%A7%C2%BA%C2%BF%C3%A7%C2%BB%C2%93%C3%A6%C2%9E%C2%84">Rocket Chip 总线结构</a></h3>
<p>Rocket Chip 主要有以下几个总线：</p>
<ol>
<li>sbus: System Bus</li>
<li>mbus: Memory Bus</li>
<li>cbus: Control Bus</li>
<li>pbus: Periphery Bus</li>
<li>fbus: Frontend Bus</li>
</ol>
<p>图示可以见参考文档中的链接，不过链接中的结构和实际的有一些区别。目前的 Rocket Chip 内存结构大致是这样：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/01/05/diplomacy/#__codelineno-0-1"></a>fbus -&gt; sbus -&gt; mbus
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/01/05/diplomacy/#__codelineno-0-2"></a>tile --/    \-&gt; cbus -&gt; pbus
</span></code></pre></div>
<p>主要是 pbus 的位置从连接 sbus 移动到了连接 cbus。</p>
<p>相关代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-1"></a><span class="cm">/** Parameterization of a topology containing three additional, optional buses for attaching MMIO devices. */</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-2"></a><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">HierarchicalBusTopologyParams</span><span class="p">(</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-3"></a><span class="w">  </span><span class="n">pbus</span><span class="p">:</span><span class="w"> </span><span class="nc">PeripheryBusParams</span><span class="p">,</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-4"></a><span class="w">  </span><span class="n">fbus</span><span class="p">:</span><span class="w"> </span><span class="nc">FrontBusParams</span><span class="p">,</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-5"></a><span class="w">  </span><span class="n">cbus</span><span class="p">:</span><span class="w"> </span><span class="nc">PeripheryBusParams</span><span class="p">,</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-6"></a><span class="w">  </span><span class="n">xTypes</span><span class="p">:</span><span class="w"> </span><span class="nc">SubsystemCrossingParams</span><span class="p">,</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-7"></a><span class="w">  </span><span class="n">driveClocksFromSBus</span><span class="p">:</span><span class="w"> </span><span class="nc">Boolean</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-8"></a><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">TLBusWrapperTopology</span><span class="p">(</span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-9"></a><span class="w">  </span><span class="n">instantiations</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">List</span><span class="p">(</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-10"></a><span class="w">    </span><span class="p">(</span><span class="nc">PBUS</span><span class="p">,</span><span class="w"> </span><span class="n">pbus</span><span class="p">),</span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-11"></a><span class="w">    </span><span class="p">(</span><span class="nc">FBUS</span><span class="p">,</span><span class="w"> </span><span class="n">fbus</span><span class="p">),</span>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-12"></a><span class="w">    </span><span class="p">(</span><span class="nc">CBUS</span><span class="p">,</span><span class="w"> </span><span class="n">cbus</span><span class="p">)),</span>
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-13"></a><span class="w">  </span><span class="n">connections</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">List</span><span class="p">(</span>
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-14"></a><span class="w">    </span><span class="p">(</span><span class="nc">SBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">CBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">TLBusWrapperConnection</span><span class="w">  </span><span class="p">.</span><span class="n">crossTo</span><span class="p">(</span><span class="n">xTypes</span><span class="p">.</span><span class="n">sbusToCbusXType</span><span class="p">,</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">driveClocksFromSBus</span><span class="p">)</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="kc">true</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">None</span><span class="p">)),</span>
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-15"></a><span class="w">    </span><span class="p">(</span><span class="nc">CBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">PBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">TLBusWrapperConnection</span><span class="w">  </span><span class="p">.</span><span class="n">crossTo</span><span class="p">(</span><span class="n">xTypes</span><span class="p">.</span><span class="n">cbusToPbusXType</span><span class="p">,</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">driveClocksFromSBus</span><span class="p">)</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="kc">true</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">None</span><span class="p">)),</span>
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-16"></a><span class="w">    </span><span class="p">(</span><span class="nc">FBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">SBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">TLBusWrapperConnection</span><span class="p">.</span><span class="n">crossFrom</span><span class="p">(</span><span class="n">xTypes</span><span class="p">.</span><span class="n">fbusToSbusXType</span><span class="p">,</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">driveClocksFromSBus</span><span class="p">)</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="kc">false</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">None</span><span class="p">)))</span>
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="../../hardware/2022/01/05/diplomacy/#__codelineno-1-17"></a><span class="p">)</span>
</span></code></pre></div>
<p>当然了，也有简化版的 JustOneBusTopology，那就只有 SystemBus 了。如果再配置了 CoherentBusTopology，那么 SBUS 和 MBUS 之间还有一层 L2:</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-1"></a><span class="cm">/** Parameterization of a topology containing a banked coherence manager and a bus for attaching memory devices. */</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-2"></a><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">CoherentBusTopologyParams</span><span class="p">(</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-3"></a><span class="w">  </span><span class="n">sbus</span><span class="p">:</span><span class="w"> </span><span class="nc">SystemBusParams</span><span class="p">,</span><span class="w"> </span><span class="c1">// TODO remove this after better width propagation</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-4"></a><span class="w">  </span><span class="n">mbus</span><span class="p">:</span><span class="w"> </span><span class="nc">MemoryBusParams</span><span class="p">,</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-5"></a><span class="w">  </span><span class="n">l2</span><span class="p">:</span><span class="w"> </span><span class="nc">BankedL2Params</span><span class="p">,</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-6"></a><span class="w">  </span><span class="n">sbusToMbusXType</span><span class="p">:</span><span class="w"> </span><span class="nc">ClockCrossingType</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">NoCrossing</span><span class="p">,</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-7"></a><span class="w">  </span><span class="n">driveMBusClockFromSBus</span><span class="p">:</span><span class="w"> </span><span class="nc">Boolean</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-8"></a><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">TLBusWrapperTopology</span><span class="p">(</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-9"></a><span class="w">  </span><span class="n">instantiations</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">l2</span><span class="p">.</span><span class="n">nBanks</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="nc">Nil</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">List</span><span class="p">(</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-10"></a><span class="w">    </span><span class="p">(</span><span class="nc">MBUS</span><span class="p">,</span><span class="w"> </span><span class="n">mbus</span><span class="p">),</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-11"></a><span class="w">    </span><span class="p">(</span><span class="nc">L2</span><span class="p">,</span><span class="w"> </span><span class="nc">CoherenceManagerWrapperParams</span><span class="p">(</span><span class="n">mbus</span><span class="p">.</span><span class="n">blockBytes</span><span class="p">,</span><span class="w"> </span><span class="n">mbus</span><span class="p">.</span><span class="n">beatBytes</span><span class="p">,</span><span class="w"> </span><span class="n">l2</span><span class="p">.</span><span class="n">nBanks</span><span class="p">,</span><span class="w"> </span><span class="nc">L2</span><span class="p">.</span><span class="n">name</span><span class="p">,</span><span class="w"> </span><span class="n">sbus</span><span class="p">.</span><span class="n">dtsFrequency</span><span class="p">)(</span><span class="n">l2</span><span class="p">.</span><span class="n">coherenceManager</span><span class="p">)))),</span>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-12"></a><span class="w">  </span><span class="n">connections</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">l2</span><span class="p">.</span><span class="n">nBanks</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="nc">Nil</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">List</span><span class="p">(</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-13"></a><span class="w">    </span><span class="p">(</span><span class="nc">SBUS</span><span class="p">,</span><span class="w"> </span><span class="nc">L2</span><span class="p">,</span><span class="w">   </span><span class="nc">TLBusWrapperConnection</span><span class="p">(</span><span class="n">driveClockFromMaster</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="kc">true</span><span class="p">),</span><span class="w"> </span><span class="n">nodeBinding</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BIND_STAR</span><span class="p">)()),</span>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-14"></a><span class="w">    </span><span class="p">(</span><span class="nc">L2</span><span class="p">,</span><span class="w">  </span><span class="nc">MBUS</span><span class="p">,</span><span class="w">  </span><span class="nc">TLBusWrapperConnection</span><span class="p">.</span><span class="n">crossTo</span><span class="p">(</span>
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-15"></a><span class="w">      </span><span class="n">xType</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">sbusToMbusXType</span><span class="p">,</span>
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-16"></a><span class="w">      </span><span class="n">driveClockFromMaster</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">driveMBusClockFromSBus</span><span class="p">)</span><span class="w"> </span><span class="nc">Some</span><span class="p">(</span><span class="kc">true</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="nc">None</span><span class="p">,</span>
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-17"></a><span class="w">      </span><span class="n">nodeBinding</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BIND_QUERY</span><span class="p">))</span>
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-18"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-2-19"><a id="__codelineno-2-19" name="__codelineno-2-19" href="../../hardware/2022/01/05/diplomacy/#__codelineno-2-19"></a><span class="p">)</span>
</span></code></pre></div>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2022/01/05/diplomacy/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://chipyard.readthedocs.io/en/latest/TileLink-Diplomacy-Reference/index.html">TileLink and Diplomacy Reference</a></li>
<li><a href="https://chipyard.readthedocs.io/en/latest/Generators/Rocket-Chip.html#memory-system">Rocket Chip - Memory System</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2022/01/05/diplomacy/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2022-01-03 00:00:00">2022年1月3日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="chisel3-cookbook"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/">Chisel3 Cookbook</a></h2>
<h3 id="chisel-版本选择"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/#chisel-%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC%C3%A9%C2%80%C2%89%C3%A6%C2%8B%C2%A9">Chisel 版本选择</a></h3>
<p>尽量选择较新版本的 Chisel。Chisel v3.5 完善了编译器插件，使得生成的代码中会包括更多变量名信息。</p>
<h3 id="去掉输出-verilog-文件中的寄存器随机初始化"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/#%C3%A5%C2%8E%C2%BB%C3%A6%C2%8E%C2%89%C3%A8%C2%BE%C2%93%C3%A5%C2%87%C2%BA-verilog-%C3%A6%C2%96%C2%87%C3%A4%C2%BB%C2%B6%C3%A4%C2%B8%C2%AD%C3%A7%C2%9A%C2%84%C3%A5%C2%AF%C2%84%C3%A5%C2%AD%C2%98%C3%A5%C2%99%C2%A8%C3%A9%C2%9A%C2%8F%C3%A6%C2%9C%C2%BA%C3%A5%C2%88%C2%9D%C3%A5%C2%A7%C2%8B%C3%A5%C2%8C%C2%96">去掉输出 Verilog 文件中的寄存器随机初始化</a></h3>
<p>版本：FIRRTL &gt;= 1.5.0-RC2</p>
<p>代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-1"></a><span class="k">new</span><span class="w"> </span><span class="nc">ChiselStage</span><span class="p">().</span><span class="n">execute</span><span class="p">(</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-2"></a><span class="w">  </span><span class="nc">Array</span><span class="p">(</span><span class="s">&quot;-X&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;verilog&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;-o&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">s&quot;</span><span class="si">${</span><span class="n">name</span><span class="si">}</span><span class="s">.v&quot;</span><span class="p">),</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-3"></a><span class="w">  </span><span class="nc">Seq</span><span class="p">(</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-4"></a><span class="w">    </span><span class="nc">ChiselGeneratorAnnotation</span><span class="p">(</span><span class="n">genModule</span><span class="p">),</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-5"></a><span class="w">    </span><span class="nc">CustomDefaultRegisterEmission</span><span class="p">(</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-6"></a><span class="w">      </span><span class="n">useInitAsPreset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">false</span><span class="p">,</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-7"></a><span class="w">      </span><span class="n">disableRandomization</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-8"></a><span class="w">    </span><span class="p">)</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-9"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-0-10"></a><span class="p">)</span>
</span></code></pre></div>
<p>设置 disableRandomization=true 即可。useInitAsPreset 不建议开启。</p>
<h3 id="关闭-firrtl-优化输出尽可能与源代码一致的-verilog"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/#%C3%A5%C2%85%C2%B3%C3%A9%C2%97%C2%AD-firrtl-%C3%A4%C2%BC%C2%98%C3%A5%C2%8C%C2%96%C3%A8%C2%BE%C2%93%C3%A5%C2%87%C2%BA%C3%A5%C2%B0%C2%BD%C3%A5%C2%8F%C2%AF%C3%A8%C2%83%C2%BD%C3%A4%C2%B8%C2%8E%C3%A6%C2%BA%C2%90%C3%A4%C2%BB%C2%A3%C3%A7%C2%A0%C2%81%C3%A4%C2%B8%C2%80%C3%A8%C2%87%C2%B4%C3%A7%C2%9A%C2%84-verilog">关闭 FIRRTL 优化，输出尽可能与源代码一致的 Verilog</a></h3>
<p>设置 Chisel 生成 MinimumVerilog：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-1"></a><span class="k">new</span><span class="w"> </span><span class="nc">ChiselStage</span><span class="p">().</span><span class="n">execute</span><span class="p">(</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-2"></a><span class="w">  </span><span class="nc">Array</span><span class="p">(</span><span class="s">&quot;-X&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;mverilog&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;-o&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">s&quot;</span><span class="si">${</span><span class="n">name</span><span class="si">}</span><span class="s">.v&quot;</span><span class="p">),</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-3"></a><span class="w">  </span><span class="nc">Seq</span><span class="p">(</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-4"></a><span class="w">    </span><span class="nc">ChiselGeneratorAnnotation</span><span class="p">(</span><span class="n">genModule</span><span class="p">)</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-5"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-1-6"></a><span class="p">)</span>
</span></code></pre></div>
<p>此时代码中会保留更多原始 Chisel 代码的元素。</p>
<h3 id="重命名-axi4-为标准命名"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/#%C3%A9%C2%87%C2%8D%C3%A5%C2%91%C2%BD%C3%A5%C2%90%C2%8D-axi4-%C3%A4%C2%B8%C2%BA%C3%A6%C2%A0%C2%87%C3%A5%C2%87%C2%86%C3%A5%C2%91%C2%BD%C3%A5%C2%90%C2%8D">重命名 AXI4 为标准命名</a></h3>
<p>Rocket Chip 中 AXI4Bundle 直接生成的名字和标准写法不同，可以利用 Chisel3 3.5.0 的 DataView 功能进行重命名：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-1"></a><span class="c1">// https://www.chisel-lang.org/chisel3/docs/explanations/dataview.html</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-2"></a><span class="c1">// use standard names</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-3"></a><span class="k">class</span><span class="w"> </span><span class="nc">StandardAXI4BundleBundle</span><span class="p">(</span><span class="kd">val</span><span class="w"> </span><span class="n">addrBits</span><span class="p">:</span><span class="w"> </span><span class="nc">Int</span><span class="p">,</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">dataBits</span><span class="p">:</span><span class="w"> </span><span class="nc">Int</span><span class="p">,</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">idBits</span><span class="p">:</span><span class="w"> </span><span class="nc">Int</span><span class="p">)</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-4"></a><span class="w">    </span><span class="k">extends</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-5"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWREADY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-6"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-7"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">idBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-8"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWADDR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">addrBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-9"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWLEN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-10"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWSIZE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">3</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-11"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWBURST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">2</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-12"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWLOCK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-13"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWCACHE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-14"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWPROT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">3</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-15"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">AWQOS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-16"></a>
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-17"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">WREADY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-18"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">WVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-19"><a id="__codelineno-2-19" name="__codelineno-2-19" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-19"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">WDATA</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">dataBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-20"><a id="__codelineno-2-20" name="__codelineno-2-20" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-20"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">WSTRB</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">((</span><span class="n">dataBits</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">8</span><span class="p">).</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-21"><a id="__codelineno-2-21" name="__codelineno-2-21" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-21"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">WLAST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-22"><a id="__codelineno-2-22" name="__codelineno-2-22" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-22"></a>
</span><span id="__span-2-23"><a id="__codelineno-2-23" name="__codelineno-2-23" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-23"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">BREADY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-24"><a id="__codelineno-2-24" name="__codelineno-2-24" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-24"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">BVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-25"><a id="__codelineno-2-25" name="__codelineno-2-25" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-25"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">BID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">idBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-26"><a id="__codelineno-2-26" name="__codelineno-2-26" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-26"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">BRESP</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">2</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-27"><a id="__codelineno-2-27" name="__codelineno-2-27" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-27"></a>
</span><span id="__span-2-28"><a id="__codelineno-2-28" name="__codelineno-2-28" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-28"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARREADY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-29"><a id="__codelineno-2-29" name="__codelineno-2-29" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-29"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-30"><a id="__codelineno-2-30" name="__codelineno-2-30" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-30"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">idBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-31"><a id="__codelineno-2-31" name="__codelineno-2-31" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-31"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARADDR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">addrBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-32"><a id="__codelineno-2-32" name="__codelineno-2-32" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-32"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARLEN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-33"><a id="__codelineno-2-33" name="__codelineno-2-33" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-33"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARSIZE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">3</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-34"><a id="__codelineno-2-34" name="__codelineno-2-34" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-34"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARBURST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">2</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-35"><a id="__codelineno-2-35" name="__codelineno-2-35" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-35"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARLOCK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-36"><a id="__codelineno-2-36" name="__codelineno-2-36" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-36"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARCACHE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-37"><a id="__codelineno-2-37" name="__codelineno-2-37" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-37"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARPROT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">3</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-38"><a id="__codelineno-2-38" name="__codelineno-2-38" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-38"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ARQOS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-39"><a id="__codelineno-2-39" name="__codelineno-2-39" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-39"></a>
</span><span id="__span-2-40"><a id="__codelineno-2-40" name="__codelineno-2-40" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-40"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RREADY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Output</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-41"><a id="__codelineno-2-41" name="__codelineno-2-41" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-41"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-42"><a id="__codelineno-2-42" name="__codelineno-2-42" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-42"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">idBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-43"><a id="__codelineno-2-43" name="__codelineno-2-43" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-43"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RDATA</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="n">dataBits</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-44"><a id="__codelineno-2-44" name="__codelineno-2-44" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-44"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RRESP</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">2</span><span class="p">.</span><span class="nc">W</span><span class="p">))</span>
</span><span id="__span-2-45"><a id="__codelineno-2-45" name="__codelineno-2-45" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-45"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">RLAST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Input</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span>
</span><span id="__span-2-46"><a id="__codelineno-2-46" name="__codelineno-2-46" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-46"></a><span class="p">}</span>
</span><span id="__span-2-47"><a id="__codelineno-2-47" name="__codelineno-2-47" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-47"></a>
</span><span id="__span-2-48"><a id="__codelineno-2-48" name="__codelineno-2-48" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-48"></a><span class="k">object</span><span class="w"> </span><span class="nc">StandardAXI4BundleBundle</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-49"><a id="__codelineno-2-49" name="__codelineno-2-49" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-49"></a><span class="w">  </span><span class="k">implicit</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">axiView</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">DataView</span><span class="p">[</span><span class="nc">StandardAXI4BundleBundle</span><span class="p">,</span><span class="w"> </span><span class="nc">AXI4Bundle</span><span class="p">](</span>
</span><span id="__span-2-50"><a id="__codelineno-2-50" name="__codelineno-2-50" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-50"></a><span class="w">    </span><span class="n">vab</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-2-51"><a id="__codelineno-2-51" name="__codelineno-2-51" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-51"></a><span class="w">      </span><span class="k">new</span><span class="w"> </span><span class="nc">AXI4Bundle</span><span class="p">(</span>
</span><span id="__span-2-52"><a id="__codelineno-2-52" name="__codelineno-2-52" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-52"></a><span class="w">        </span><span class="nc">AXI4BundleParameters</span><span class="p">(</span><span class="n">vab</span><span class="p">.</span><span class="n">addrBits</span><span class="p">,</span><span class="w"> </span><span class="n">vab</span><span class="p">.</span><span class="n">dataBits</span><span class="p">,</span><span class="w"> </span><span class="n">vab</span><span class="p">.</span><span class="n">idBits</span><span class="p">)</span>
</span><span id="__span-2-53"><a id="__codelineno-2-53" name="__codelineno-2-53" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-53"></a><span class="w">      </span><span class="p">),</span>
</span><span id="__span-2-54"><a id="__codelineno-2-54" name="__codelineno-2-54" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-54"></a><span class="w">    </span><span class="c1">// AW</span>
</span><span id="__span-2-55"><a id="__codelineno-2-55" name="__codelineno-2-55" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-55"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWREADY</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span>
</span><span id="__span-2-56"><a id="__codelineno-2-56" name="__codelineno-2-56" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-56"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWVALID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
</span><span id="__span-2-57"><a id="__codelineno-2-57" name="__codelineno-2-57" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-57"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">id</span><span class="p">,</span>
</span><span id="__span-2-58"><a id="__codelineno-2-58" name="__codelineno-2-58" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-58"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWADDR</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
</span><span id="__span-2-59"><a id="__codelineno-2-59" name="__codelineno-2-59" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-59"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWLEN</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">len</span><span class="p">,</span>
</span><span id="__span-2-60"><a id="__codelineno-2-60" name="__codelineno-2-60" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-60"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWSIZE</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">size</span><span class="p">,</span>
</span><span id="__span-2-61"><a id="__codelineno-2-61" name="__codelineno-2-61" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-61"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWBURST</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">burst</span><span class="p">,</span>
</span><span id="__span-2-62"><a id="__codelineno-2-62" name="__codelineno-2-62" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-62"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWLOCK</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span>
</span><span id="__span-2-63"><a id="__codelineno-2-63" name="__codelineno-2-63" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-63"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWCACHE</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">cache</span><span class="p">,</span>
</span><span id="__span-2-64"><a id="__codelineno-2-64" name="__codelineno-2-64" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-64"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWPROT</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">prot</span><span class="p">,</span>
</span><span id="__span-2-65"><a id="__codelineno-2-65" name="__codelineno-2-65" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-65"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">AWQOS</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">qos</span><span class="p">,</span>
</span><span id="__span-2-66"><a id="__codelineno-2-66" name="__codelineno-2-66" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-66"></a><span class="w">    </span><span class="c1">// W</span>
</span><span id="__span-2-67"><a id="__codelineno-2-67" name="__codelineno-2-67" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-67"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">WREADY</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span>
</span><span id="__span-2-68"><a id="__codelineno-2-68" name="__codelineno-2-68" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-68"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">WVALID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
</span><span id="__span-2-69"><a id="__codelineno-2-69" name="__codelineno-2-69" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-69"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">WDATA</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">data</span><span class="p">,</span>
</span><span id="__span-2-70"><a id="__codelineno-2-70" name="__codelineno-2-70" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-70"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">WSTRB</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">strb</span><span class="p">,</span>
</span><span id="__span-2-71"><a id="__codelineno-2-71" name="__codelineno-2-71" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-71"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">WLAST</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">last</span><span class="p">,</span>
</span><span id="__span-2-72"><a id="__codelineno-2-72" name="__codelineno-2-72" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-72"></a><span class="w">    </span><span class="c1">// B</span>
</span><span id="__span-2-73"><a id="__codelineno-2-73" name="__codelineno-2-73" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-73"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">BREADY</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span>
</span><span id="__span-2-74"><a id="__codelineno-2-74" name="__codelineno-2-74" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-74"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">BVALID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
</span><span id="__span-2-75"><a id="__codelineno-2-75" name="__codelineno-2-75" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-75"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">BID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">id</span><span class="p">,</span>
</span><span id="__span-2-76"><a id="__codelineno-2-76" name="__codelineno-2-76" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-76"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">BRESP</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">resp</span><span class="p">,</span>
</span><span id="__span-2-77"><a id="__codelineno-2-77" name="__codelineno-2-77" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-77"></a><span class="w">    </span><span class="c1">// AR</span>
</span><span id="__span-2-78"><a id="__codelineno-2-78" name="__codelineno-2-78" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-78"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARREADY</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span>
</span><span id="__span-2-79"><a id="__codelineno-2-79" name="__codelineno-2-79" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-79"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARVALID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
</span><span id="__span-2-80"><a id="__codelineno-2-80" name="__codelineno-2-80" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-80"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">id</span><span class="p">,</span>
</span><span id="__span-2-81"><a id="__codelineno-2-81" name="__codelineno-2-81" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-81"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARADDR</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
</span><span id="__span-2-82"><a id="__codelineno-2-82" name="__codelineno-2-82" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-82"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARLEN</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">len</span><span class="p">,</span>
</span><span id="__span-2-83"><a id="__codelineno-2-83" name="__codelineno-2-83" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-83"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARSIZE</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">size</span><span class="p">,</span>
</span><span id="__span-2-84"><a id="__codelineno-2-84" name="__codelineno-2-84" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-84"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARBURST</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">burst</span><span class="p">,</span>
</span><span id="__span-2-85"><a id="__codelineno-2-85" name="__codelineno-2-85" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-85"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARLOCK</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span>
</span><span id="__span-2-86"><a id="__codelineno-2-86" name="__codelineno-2-86" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-86"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARCACHE</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">cache</span><span class="p">,</span>
</span><span id="__span-2-87"><a id="__codelineno-2-87" name="__codelineno-2-87" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-87"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARPROT</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">prot</span><span class="p">,</span>
</span><span id="__span-2-88"><a id="__codelineno-2-88" name="__codelineno-2-88" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-88"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">ARQOS</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">ar</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">qos</span><span class="p">,</span>
</span><span id="__span-2-89"><a id="__codelineno-2-89" name="__codelineno-2-89" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-89"></a><span class="w">    </span><span class="c1">// R</span>
</span><span id="__span-2-90"><a id="__codelineno-2-90" name="__codelineno-2-90" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-90"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RREADY</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">ready</span><span class="p">,</span>
</span><span id="__span-2-91"><a id="__codelineno-2-91" name="__codelineno-2-91" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-91"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RVALID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
</span><span id="__span-2-92"><a id="__codelineno-2-92" name="__codelineno-2-92" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-92"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RID</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">id</span><span class="p">,</span>
</span><span id="__span-2-93"><a id="__codelineno-2-93" name="__codelineno-2-93" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-93"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RDATA</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">data</span><span class="p">,</span>
</span><span id="__span-2-94"><a id="__codelineno-2-94" name="__codelineno-2-94" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-94"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RRESP</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">resp</span><span class="p">,</span>
</span><span id="__span-2-95"><a id="__codelineno-2-95" name="__codelineno-2-95" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-95"></a><span class="w">    </span><span class="n">_</span><span class="p">.</span><span class="nc">RLAST</span><span class="w"> </span><span class="o">-&gt;</span><span class="w"> </span><span class="n">_</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">bits</span><span class="p">.</span><span class="n">last</span>
</span><span id="__span-2-96"><a id="__codelineno-2-96" name="__codelineno-2-96" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-96"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-2-97"><a id="__codelineno-2-97" name="__codelineno-2-97" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-97"></a><span class="w">  </span><span class="k">implicit</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">axiView2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">StandardAXI4BundleBundle</span><span class="p">.</span><span class="n">axiView</span><span class="p">.</span><span class="n">invert</span><span class="p">(</span><span class="n">ab</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-2-98"><a id="__codelineno-2-98" name="__codelineno-2-98" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-98"></a><span class="w">    </span><span class="k">new</span><span class="w"> </span><span class="nc">StandardAXI4BundleBundle</span><span class="p">(</span>
</span><span id="__span-2-99"><a id="__codelineno-2-99" name="__codelineno-2-99" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-99"></a><span class="w">      </span><span class="n">ab</span><span class="p">.</span><span class="n">params</span><span class="p">.</span><span class="n">addrBits</span><span class="p">,</span>
</span><span id="__span-2-100"><a id="__codelineno-2-100" name="__codelineno-2-100" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-100"></a><span class="w">      </span><span class="n">ab</span><span class="p">.</span><span class="n">params</span><span class="p">.</span><span class="n">dataBits</span><span class="p">,</span>
</span><span id="__span-2-101"><a id="__codelineno-2-101" name="__codelineno-2-101" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-101"></a><span class="w">      </span><span class="n">ab</span><span class="p">.</span><span class="n">params</span><span class="p">.</span><span class="n">idBits</span>
</span><span id="__span-2-102"><a id="__codelineno-2-102" name="__codelineno-2-102" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-102"></a><span class="w">    </span><span class="p">)</span>
</span><span id="__span-2-103"><a id="__codelineno-2-103" name="__codelineno-2-103" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-103"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-2-104"><a id="__codelineno-2-104" name="__codelineno-2-104" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-104"></a><span class="p">}</span>
</span><span id="__span-2-105"><a id="__codelineno-2-105" name="__codelineno-2-105" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-105"></a>
</span><span id="__span-2-106"><a id="__codelineno-2-106" name="__codelineno-2-106" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-106"></a><span class="c1">// usage</span>
</span><span id="__span-2-107"><a id="__codelineno-2-107" name="__codelineno-2-107" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-107"></a><span class="kd">val</span><span class="w"> </span><span class="nc">MEM</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IO</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">StandardAXI4BundleBundle</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span><span class="w"> </span><span class="mi">64</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">))</span>
</span><span id="__span-2-108"><a id="__codelineno-2-108" name="__codelineno-2-108" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-2-108"></a><span class="nc">MEM</span><span class="w"> </span><span class="o">&lt;&gt;</span><span class="w"> </span><span class="n">target</span><span class="p">.</span><span class="n">mem_axi4</span><span class="p">.</span><span class="n">head</span><span class="p">.</span><span class="n">viewAs</span><span class="p">[</span><span class="nc">StandardAXI4BundleBundle</span><span class="p">]</span>
</span></code></pre></div>
<h3 id="给所有模块添加名称前缀"><a class="toclink" href="../../hardware/2022/01/03/chisel3-cookbook/#%C3%A7%C2%BB%C2%99%C3%A6%C2%89%C2%80%C3%A6%C2%9C%C2%89%C3%A6%C2%A8%C2%A1%C3%A5%C2%9D%C2%97%C3%A6%C2%B7%C2%BB%C3%A5%C2%8A%C2%A0%C3%A5%C2%90%C2%8D%C3%A7%C2%A7%C2%B0%C3%A5%C2%89%C2%8D%C3%A7%C2%BC%C2%80">给所有模块添加名称前缀</a></h3>
<p>有些时候，我们希望给所有模块添加一个名称前缀，防止可能出现的冲突。</p>
<p>在 Chisel 3 中，可以使用自定义 FIRRTL Transform 来实现这个功能。这一部分的实现参考了 <a href="https://github.com/chipsalliance/chisel3/issues/1059#issuecomment-814353578">chisel issue #1059</a>：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-1"></a><span class="k">import</span><span class="w"> </span><span class="nn">firrtl</span><span class="p">.</span><span class="n">_</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-2"></a><span class="k">import</span><span class="w"> </span><span class="nn">firrtl</span><span class="p">.</span><span class="nn">annotations</span><span class="p">.</span><span class="nc">NoTargetAnnotation</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-3"></a><span class="k">import</span><span class="w"> </span><span class="nn">firrtl</span><span class="p">.</span><span class="nn">options</span><span class="p">.</span><span class="nc">Dependency</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-4"></a><span class="k">import</span><span class="w"> </span><span class="nn">firrtl</span><span class="p">.</span><span class="nn">passes</span><span class="p">.</span><span class="nc">PassException</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-5"></a><span class="k">import</span><span class="w"> </span><span class="nn">firrtl</span><span class="p">.</span><span class="nn">transforms</span><span class="p">.</span><span class="nc">DedupModules</span>
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-6"></a>
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-7"></a><span class="c1">// adapted from https://github.com/chipsalliance/chisel3/issues/1059#issuecomment-814353578</span>
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-8"></a>
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-9"></a><span class="cm">/** Specifies a global prefix for all module names. */</span>
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-10"></a><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">ModulePrefix</span><span class="p">(</span><span class="n">prefix</span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">NoTargetAnnotation</span>
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-11"></a>
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-12"></a><span class="cm">/** FIRRTL pass to add prefix to module names</span>
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-13"></a><span class="cm">  */</span>
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-14"></a><span class="k">object</span><span class="w"> </span><span class="nc">PrefixModulesPass</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Transform</span><span class="w"> </span><span class="k">with</span><span class="w"> </span><span class="nc">DependencyAPIMigration</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-15"></a><span class="w">  </span><span class="c1">// we run after deduplication to save some work</span>
</span><span id="__span-3-16"><a id="__codelineno-3-16" name="__codelineno-3-16" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-16"></a><span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">prerequisites</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Seq</span><span class="p">(</span><span class="nc">Dependency</span><span class="p">[</span><span class="nc">DedupModules</span><span class="p">])</span>
</span><span id="__span-3-17"><a id="__codelineno-3-17" name="__codelineno-3-17" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-17"></a>
</span><span id="__span-3-18"><a id="__codelineno-3-18" name="__codelineno-3-18" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-18"></a><span class="w">  </span><span class="c1">// we do not invalidate the results of any prior passes</span>
</span><span id="__span-3-19"><a id="__codelineno-3-19" name="__codelineno-3-19" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-19"></a><span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">invalidates</span><span class="p">(</span><span class="n">a</span><span class="p">:</span><span class="w"> </span><span class="nc">Transform</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">false</span>
</span><span id="__span-3-20"><a id="__codelineno-3-20" name="__codelineno-3-20" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-20"></a>
</span><span id="__span-3-21"><a id="__codelineno-3-21" name="__codelineno-3-21" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-21"></a><span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="k">protected</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">execute</span><span class="p">(</span><span class="n">state</span><span class="p">:</span><span class="w"> </span><span class="nc">CircuitState</span><span class="p">):</span><span class="w"> </span><span class="nc">CircuitState</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-22"><a id="__codelineno-3-22" name="__codelineno-3-22" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-22"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">prefixes</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">state</span><span class="p">.</span><span class="n">annotations</span><span class="p">.</span><span class="n">collect</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="n">a</span><span class="p">:</span><span class="w"> </span><span class="nc">ModulePrefix</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-3-23"><a id="__codelineno-3-23" name="__codelineno-3-23" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-23"></a><span class="w">      </span><span class="n">a</span><span class="p">.</span><span class="n">prefix</span>
</span><span id="__span-3-24"><a id="__codelineno-3-24" name="__codelineno-3-24" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-24"></a><span class="w">    </span><span class="p">}.</span><span class="n">distinct</span>
</span><span id="__span-3-25"><a id="__codelineno-3-25" name="__codelineno-3-25" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-25"></a><span class="w">    </span><span class="n">prefixes</span><span class="w"> </span><span class="k">match</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-26"><a id="__codelineno-3-26" name="__codelineno-3-26" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-26"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="nc">Seq</span><span class="p">()</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-3-27"><a id="__codelineno-3-27" name="__codelineno-3-27" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-27"></a><span class="w">        </span><span class="n">logger</span><span class="p">.</span><span class="n">info</span><span class="p">(</span><span class="s">&quot;[PrefixModulesPass] No ModulePrefix annotation found.&quot;</span><span class="p">)</span>
</span><span id="__span-3-28"><a id="__codelineno-3-28" name="__codelineno-3-28" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-28"></a><span class="w">        </span><span class="n">state</span>
</span><span id="__span-3-29"><a id="__codelineno-3-29" name="__codelineno-3-29" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-29"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="nc">Seq</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">state</span>
</span><span id="__span-3-30"><a id="__codelineno-3-30" name="__codelineno-3-30" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-30"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="nc">Seq</span><span class="p">(</span><span class="n">prefix</span><span class="p">)</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-3-31"><a id="__codelineno-3-31" name="__codelineno-3-31" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-31"></a><span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">c</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">state</span><span class="p">.</span><span class="n">circuit</span><span class="p">.</span><span class="n">mapModule</span><span class="p">(</span><span class="n">onModule</span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">))</span>
</span><span id="__span-3-32"><a id="__codelineno-3-32" name="__codelineno-3-32" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-32"></a><span class="w">        </span><span class="n">state</span><span class="p">.</span><span class="n">copy</span><span class="p">(</span><span class="n">circuit</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c</span><span class="p">.</span><span class="n">copy</span><span class="p">(</span><span class="n">main</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">prefix</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">c</span><span class="p">.</span><span class="n">main</span><span class="p">))</span>
</span><span id="__span-3-33"><a id="__codelineno-3-33" name="__codelineno-3-33" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-33"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="n">other</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-3-34"><a id="__codelineno-3-34" name="__codelineno-3-34" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-34"></a><span class="w">        </span><span class="k">throw</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">PassException</span><span class="p">(</span>
</span><span id="__span-3-35"><a id="__codelineno-3-35" name="__codelineno-3-35" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-35"></a><span class="w">          </span><span class="s">s&quot;[PrefixModulesPass] found more than one prefix annotation: </span><span class="si">$</span><span class="n">other</span><span class="s">&quot;</span>
</span><span id="__span-3-36"><a id="__codelineno-3-36" name="__codelineno-3-36" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-36"></a><span class="w">        </span><span class="p">)</span>
</span><span id="__span-3-37"><a id="__codelineno-3-37" name="__codelineno-3-37" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-37"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-3-38"><a id="__codelineno-3-38" name="__codelineno-3-38" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-38"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-3-39"><a id="__codelineno-3-39" name="__codelineno-3-39" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-39"></a>
</span><span id="__span-3-40"><a id="__codelineno-3-40" name="__codelineno-3-40" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-40"></a><span class="w">  </span><span class="k">private</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">onModule</span><span class="p">(</span><span class="n">m</span><span class="p">:</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">DefModule</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">):</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">DefModule</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-3-41"><a id="__codelineno-3-41" name="__codelineno-3-41" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-41"></a><span class="w">    </span><span class="n">m</span><span class="w"> </span><span class="k">match</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-42"><a id="__codelineno-3-42" name="__codelineno-3-42" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-42"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="n">e</span><span class="p">:</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">ExtModule</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">e</span><span class="p">.</span><span class="n">copy</span><span class="p">(</span><span class="n">name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">prefix</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">e</span><span class="p">.</span><span class="n">name</span><span class="p">)</span>
</span><span id="__span-3-43"><a id="__codelineno-3-43" name="__codelineno-3-43" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-43"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="n">mod</span><span class="p">:</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">Module</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-3-44"><a id="__codelineno-3-44" name="__codelineno-3-44" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-44"></a><span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">prefix</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">mod</span><span class="p">.</span><span class="n">name</span>
</span><span id="__span-3-45"><a id="__codelineno-3-45" name="__codelineno-3-45" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-45"></a><span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">body</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">onStmt</span><span class="p">(</span><span class="n">mod</span><span class="p">.</span><span class="n">body</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">)</span>
</span><span id="__span-3-46"><a id="__codelineno-3-46" name="__codelineno-3-46" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-46"></a><span class="w">        </span><span class="n">mod</span><span class="p">.</span><span class="n">copy</span><span class="p">(</span><span class="n">name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">name</span><span class="p">,</span><span class="w"> </span><span class="n">body</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">body</span><span class="p">)</span>
</span><span id="__span-3-47"><a id="__codelineno-3-47" name="__codelineno-3-47" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-47"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-3-48"><a id="__codelineno-3-48" name="__codelineno-3-48" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-48"></a>
</span><span id="__span-3-49"><a id="__codelineno-3-49" name="__codelineno-3-49" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-49"></a><span class="w">  </span><span class="k">private</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">onStmt</span><span class="p">(</span><span class="n">s</span><span class="p">:</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">Statement</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">):</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">Statement</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">s</span><span class="w"> </span><span class="k">match</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-50"><a id="__codelineno-3-50" name="__codelineno-3-50" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-50"></a><span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">i</span><span class="p">:</span><span class="w"> </span><span class="n">ir</span><span class="p">.</span><span class="nc">DefInstance</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">i</span><span class="p">.</span><span class="n">copy</span><span class="p">(</span><span class="n">module</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">prefix</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">i</span><span class="p">.</span><span class="n">module</span><span class="p">)</span>
</span><span id="__span-3-51"><a id="__codelineno-3-51" name="__codelineno-3-51" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-51"></a><span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">other</span><span class="w">             </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">other</span><span class="p">.</span><span class="n">mapStmt</span><span class="p">(</span><span class="n">onStmt</span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">))</span>
</span><span id="__span-3-52"><a id="__codelineno-3-52" name="__codelineno-3-52" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-52"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-3-53"><a id="__codelineno-3-53" name="__codelineno-3-53" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-3-53"></a><span class="p">}</span>
</span></code></pre></div>
<p>实现思路就是遍历 IR，找到所有的 Module 并改名，再把所有模块例化也做一次替换。最后在生成 Verilog 的时候添加 Annotation 即可：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-1"></a><span class="k">new</span><span class="w"> </span><span class="nc">ChiselStage</span><span class="p">().</span><span class="n">execute</span><span class="p">(</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-2"></a><span class="w">  </span><span class="nc">Array</span><span class="p">(</span><span class="s">&quot;-o&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">s&quot;</span><span class="si">${</span><span class="n">name</span><span class="si">}</span><span class="s">.v&quot;</span><span class="p">),</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-3"></a><span class="w">  </span><span class="nc">Seq</span><span class="p">(</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-4"></a><span class="w">    </span><span class="nc">ChiselGeneratorAnnotation</span><span class="p">(</span><span class="n">genModule</span><span class="p">),</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-5"></a><span class="w">    </span><span class="nc">RunFirrtlTransformAnnotation</span><span class="p">(</span><span class="nc">Dependency</span><span class="p">(</span><span class="nc">PrefixModulesPass</span><span class="p">)),</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-6"></a><span class="w">    </span><span class="nc">ModulePrefix</span><span class="p">(</span><span class="n">prefix</span><span class="p">)</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-4-7"></a><span class="w">  </span><span class="p">)</span>
</span></code></pre></div>
<p>如果使用新的 MLIR FIRRTL Compiler，则可以利用 <code>sifive.enterprise.firrtl.NestedPrefixModulesAnnotation</code> annotation，让 firtool 来进行 <a href="https://github.com/llvm/circt/blob/fc6b00fd20d8a50f17a908cc681c8cf3a4d1c000/lib/Dialect/FIRRTL/Transforms/PrefixModules.cpp">prefix 操作</a>：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-1"></a><span class="k">package</span><span class="w"> </span><span class="n">sifive</span><span class="w"> </span><span class="err">{</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-2"></a><span class="w">  </span><span class="k">package</span><span class="w"> </span><span class="n">enterprise</span><span class="w"> </span><span class="err">{</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-3"></a><span class="w">    </span><span class="k">package</span><span class="w"> </span><span class="n">firrtl</span><span class="w"> </span><span class="err">{</span>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-4"></a><span class="w">      </span><span class="k">import</span><span class="w"> </span><span class="nn">_root_</span><span class="p">.</span><span class="nn">firrtl</span><span class="p">.</span><span class="nn">annotations</span><span class="p">.</span><span class="n">_</span>
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-5"></a>
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-6"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">NestedPrefixModulesAnnotation</span><span class="p">(</span>
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-7"></a><span class="w">          </span><span class="kd">val</span><span class="w"> </span><span class="n">target</span><span class="p">:</span><span class="w"> </span><span class="nc">Target</span><span class="p">,</span>
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-8"></a><span class="w">          </span><span class="n">prefix</span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">,</span>
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-9"></a><span class="w">          </span><span class="n">inclusive</span><span class="p">:</span><span class="w"> </span><span class="nc">Boolean</span>
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-10"></a><span class="w">      </span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">SingleTargetAnnotation</span><span class="p">[</span><span class="nc">Target</span><span class="p">]</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-11"></a>
</span><span id="__span-5-12"><a id="__codelineno-5-12" name="__codelineno-5-12" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-12"></a><span class="w">        </span><span class="k">def</span><span class="w"> </span><span class="nf">duplicate</span><span class="p">(</span><span class="n">n</span><span class="p">:</span><span class="w"> </span><span class="nc">Target</span><span class="p">):</span><span class="w"> </span><span class="nc">Annotation</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-5-13"><a id="__codelineno-5-13" name="__codelineno-5-13" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-13"></a><span class="w">          </span><span class="nc">NestedPrefixModulesAnnotation</span><span class="p">(</span><span class="n">target</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">,</span><span class="w"> </span><span class="n">inclusive</span><span class="p">)</span>
</span><span id="__span-5-14"><a id="__codelineno-5-14" name="__codelineno-5-14" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-14"></a><span class="w">      </span><span class="p">}</span>
</span><span id="__span-5-15"><a id="__codelineno-5-15" name="__codelineno-5-15" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-15"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-5-16"><a id="__codelineno-5-16" name="__codelineno-5-16" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-16"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-5-17"><a id="__codelineno-5-17" name="__codelineno-5-17" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-17"></a><span class="p">}</span>
</span><span id="__span-5-18"><a id="__codelineno-5-18" name="__codelineno-5-18" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-18"></a>
</span><span id="__span-5-19"><a id="__codelineno-5-19" name="__codelineno-5-19" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-19"></a><span class="k">object</span><span class="w"> </span><span class="nc">AddPrefix</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-20"><a id="__codelineno-5-20" name="__codelineno-5-20" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-20"></a><span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">apply</span><span class="p">(</span><span class="n">module</span><span class="p">:</span><span class="w"> </span><span class="nc">Module</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">,</span><span class="w"> </span><span class="n">inclusive</span><span class="p">:</span><span class="w"> </span><span class="nc">Boolean</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-21"><a id="__codelineno-5-21" name="__codelineno-5-21" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-21"></a><span class="w">    </span><span class="n">annotate</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">ChiselAnnotation</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-22"><a id="__codelineno-5-22" name="__codelineno-5-22" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-22"></a><span class="w">      </span><span class="k">def</span><span class="w"> </span><span class="nf">toFirrtl</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-5-23"><a id="__codelineno-5-23" name="__codelineno-5-23" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-23"></a><span class="w">        </span><span class="k">new</span><span class="w"> </span><span class="nc">NestedPrefixModulesAnnotation</span><span class="p">(</span><span class="n">module</span><span class="p">.</span><span class="n">toTarget</span><span class="p">,</span><span class="w"> </span><span class="n">prefix</span><span class="p">,</span><span class="w"> </span><span class="n">inclusive</span><span class="p">)</span>
</span><span id="__span-5-24"><a id="__codelineno-5-24" name="__codelineno-5-24" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-24"></a><span class="w">    </span><span class="p">})</span>
</span><span id="__span-5-25"><a id="__codelineno-5-25" name="__codelineno-5-25" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-25"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-5-26"><a id="__codelineno-5-26" name="__codelineno-5-26" href="../../hardware/2022/01/03/chisel3-cookbook/#__codelineno-5-26"></a><span class="p">}</span>
</span></code></pre></div>
<p>这个方法的灵感来自 @sequencer。唯一的缺点就是比较 Hack，建议 SiFive 把相关的类也开源出来用。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2022/01/03/chisel3-cookbook/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-17 00:00:00">2021年12月17日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 15 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学缓存一致性协议分析"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/">「教学」缓存一致性协议分析</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/cache_coherence_protocol.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近在《高等计算机系统结构》课程中学习缓存一致性协议算法，这里用自己的语言来组织一下相关知识的讲解。</p>
<h3 id="write-invalidate-和-write-update"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#write-invalidate-%C3%A5%C2%92%C2%8C-write-update">Write-invalidate 和 Write-update</a></h3>
<p>最基础的缓存一致性思想有两种：</p>
<ol>
<li>Write-invalidate：写入数据的时候，将其他 Cache 中这条 Cache Line 设为 Invalid</li>
<li>Write-update：写入数据的时候，把新的结果写入到有这条 Cache Line 的其他 Cache</li>
</ol>
<h3 id="write-once-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#write-once-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">Write-once 协议</a></h3>
<p>Write-once 协议定义了四个状态：</p>
<ol>
<li>Invalid：表示这个块不合法</li>
<li>Valid：表示这个块合法，并可能是共享的，同时数据没有修改</li>
<li>Reserved：表示这个块合法，不是共享的，同时数据没有更改</li>
<li>Dirty：表示这个块合法，不是共享的，数据做了修改，和内存不同。</li>
</ol>
<p>可见，当一个缓存状态在 R 或者 D，其他缓存只能是 I；而缓存状态是 V 的时候，可以有多个缓存在 V 状态。</p>
<p>Write-once 协议的特点是，第一次写的时候，会写入到内存（类似 Write-through），连续写入则只写到缓存中，类似 Write-back。</p>
<p>当 Read hit 的时候，状态不变。</p>
<div class="language-text highlight"><pre><span></span><code>Read hit: The information is supplied by the current cache. No state change.
</code></pre></div>
<p>当 Read miss 的时候，会查看所有缓存，如果有其他缓存处于 Valid/Reserved/Dirty 状态，就从其他缓存处读取数据，然后设为 Valid，其他缓存也设为 Valid。如果其他缓存处于 Dirty 状态，还要把数据写入内存。</p>
<div class="language-text highlight"><pre><span></span><code>Read miss: The data is read from main memory. The read is snooped by other caches; if any of them have the line in the Dirty state, the read is interrupted long enough to write the data back to memory before it is allowed to continue. Any copies in the Dirty or Reserved states are set to the Valid state.
</code></pre></div>
<p>当 Write hit 的时候，如果是 Valid 状态，首先写入内存，把其他 Cache 都设为 Invalid，进入 Reserved 状态，这意味着第一次写是 Write-through。如果是 Reserved/Dirty 状态，则不修改内存，进入 Dirty 状态，这表示后续的写入都是 Write-back。</p>
<div class="language-text highlight"><pre><span></span><code>Write hit: If the information in the cache is in Dirty or Reserved state, the cache line is updated in place and its state is set to Dirty without updating memory. If the information is in Valid state, a write-through operation is executed updating the block and the memory and the block state is changed to Reserved. Other caches snoop the write and set their copies to Invalid.
</code></pre></div>
<p>当 Write miss 的时候，这个行为 Wikipedia 上和上课讲的不一样。按照 Wikipedia 的说法，首先按照 Read miss 处理，再按照 Write hit 处理，类似于 Write Allocate 的思路。如果是这样的话，那么首先从其他缓存或者内存读取数据，然后把其他缓存都设为 Invalid，把更新后的数据写入内存，进入 Reserved 状态。相当于 Write miss 的时候，也是按照 Write-through 实现。</p>
<div class="language-text highlight"><pre><span></span><code>Write miss: A partial cache line write is handled as a read miss (if necessary to fetch the unwritten portion of the cache line) followed by a write hit. This leaves all other caches in the Invalid state, and the current cache in the Reserved state.
</code></pre></div>
<p>教材上则是 Write miss 的时候按照 Write-back 处理。如果其他缓存都是 Invalid 时，从内存里读取数据，然后写入到缓存中，进入 Dirty 状态。如果其他缓存是 Valid/Reserved/Dirty 状态，就从其他缓存里读取数据，让其他缓存都进入 Invalid 状态，然后更新自己的数据，进入 Dirty 状态。</p>
<h3 id="msi-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#msi-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">MSI 协议</a></h3>
<p>MSI 协议比较简单，它定义了三个状态：</p>
<ol>
<li>Modified：表示数据已经修改，和内存里不一致</li>
<li>Shared：数据和内存一致，可以有一到多个缓存同时处在 Shared 状态</li>
<li>Invalid：不在缓存中</li>
</ol>
<p>当 Read hit 的时候，状态不变。</p>
<p>当 Read miss 的时候，检查其他缓存的状态，如果都是 Invalid，就从内存里读取，然后进入 Shared 状态。如果有 Shared，就从其他缓存处读取。如果有 Dirty，那就要把其他缓存的数据写入内存和本地缓存，然后进入 Shared 状态。</p>
<p>当 Write hit 的时候，如果现在是 Shared 状态，则要让其他的 Shared 缓存进入 Invalid 状态，然后更新数据，进入 Modified 状态。如果是 Modified 状态，那就修改数据，状态保持不变。</p>
<p>当 Write miss 的时候，如果有其他缓存处于 Modified/Shared 状态，那就从其他缓存处读取数据，并让其他缓存进入 Invalid 状态，然后修改本地数据，进入 Modified 状态。如果所有缓存都是 Invalid 状态，那就从内存读入，然后修改缓存数据，进入 Modified 状态。</p>
<h3 id="mesi-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#mesi-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">MESI 协议</a></h3>
<p>MESI 协议定义了四种状态：</p>
<ol>
<li>Modified：数据与内存不一致，并且只有一个缓存有数据</li>
<li>Exclusive：数据与内存一致，并且只有一个缓存有数据</li>
<li>Shared：数据与内存一致，可以有多个缓存同时有数据</li>
<li>Invalid：不在缓存中</li>
</ol>
<p>当 Read hit 的时候，状态不变。</p>
<p>当 Read miss 的时候，首先会检查其他缓存的状态，如果有数据，就从其他缓存读取数据，并且都进入 Shared 状态，如果其他缓存处于 Modified 状态，还需要把数据写入内存；如果其他缓存都没有数据，就从内存里读取，然后进入 Exclusive 状态。</p>
<p>当 Write hit 的时候，进入 Modified 状态，同时让其他缓存进入 Invalid 状态。</p>
<p>当 Write miss 的时候，检查其他缓存的状态，如果有数据，就从其他缓存读取，否则从内存读取。然后，其他缓存都进入 Invalid 状态，本地缓存更新数据，进入 Modified 状态。</p>
<p>值得一提的是，Shared 状态不一定表示只有一个缓存有数据：比如本来有两个缓存都是 Shared 状态，然后其中一个因为缓存替换变成了 Invalid，那么另一个是不会受到通知变成 Exclusive 的。Exclusive 的设置是为了减少一些总线请求，比如当数据只有一个核心访问的时候，只有第一次 Read miss 会发送总线请求，之后一直在 Exclusive/Modified 状态中，不需要发送总线请求。</p>
<h3 id="moesi-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#moesi-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">MOESI 协议</a></h3>
<p>MOESI 定义了五个状态：</p>
<ol>
<li>Modified：数据经过修改，并且只有一个缓存有这个数据</li>
<li>Owned：同时有多个缓存有这个数据，但是只有这个缓存可以修改数据</li>
<li>Exclusive：数据没有修改，并且只有一个缓存有这个数据</li>
<li>Shared：同时有多个缓存有这个数据，但是不能修改数据</li>
<li>Invalid：不在缓存中</li>
</ol>
<p>状态中，M 和 E 是独占的，所有缓存里只能有一个。此外，可以同时有多个 S，或者多个 S 加一个 O，但是不能同时有多个 O。</p>
<p>它的状态转移与 MESI 类似，区别在于：当核心写入 Owned 状态的缓存时，有两种方式：1）通知其他 Shared 的缓存更新数据；2）把其他 Shared 缓存设为 Invalid，然后本地缓存进入 Modified 状态。在 Read miss 的时候，则可以从 Owned 缓存读取数据，进入 Shared 状态，而不用写入内存。它相比 MESI 的好处是，减少了写回内存的次数。</p>
<p>AMD64 文档里采用的就是 MOESI 协议。AMBA ACE 协议其实也是 MOESI 协议，只不过换了一些名称，表示可以兼容 MEI/MESI/MOESI 中的一个协议。ACE 对应关系如下：</p>
<ol>
<li>UniqueDirty: Modified</li>
<li>SharedDirty: Owned</li>
<li>UniqueClean: Exclusive</li>
<li>SharedClean: Shared</li>
<li>Invalid: Invalid</li>
</ol>
<p>需要注意的是，SharedClean 并不代表它的数据和内存一致，比如说和 SharedDirty 缓存一致，它只是说缓存替换的时候，不需要写回内存。</p>
<h3 id="dragon-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#dragon-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">Dragon 协议</a></h3>
<p>Dragon 协议是一个基于更新的协议，意味着写入缓存的时候，会把更新的数据同步到拥有这个缓存行的其他核心。它定义了四个状态：</p>
<ol>
<li>Exclusive clean(E)：独占，并且数据和内存一致</li>
<li>Shared clean(Sc)：数据同时存在多个缓存中，并且自己不是最后一个写入该缓存数据的</li>
<li>Shared modified(Sm)：数据同时存在多个缓存中，并且自己设最后一个写入该缓存数据的，类似于前面 MOESI 协议的 Owner 状态</li>
<li>Modify(M)：独占，并且数据和内存不一致</li>
</ol>
<p>可以看到，E 和 M 都是独占的，如果出现了多个缓存有同一个缓存行，那就是若干个 Sc 和一个 Sm。</p>
<p>当 Read miss 的时候，在总线上检查是否有缓存已经有这个缓存行的数据，如果没有，则从内存读取并转到 Exclusive clean 状态；如果已经在其他缓存中，则从其他缓存读取，将其他缓存转移到 Shared clean/Shared modified 状态，然后该缓存转移到 Shared clean 状态。</p>
<p>当 Write miss 的时候，同样检查其他缓存的状态，如果是第一个访问的，就从内存读取，更新数据，然后转到 Modify 状态；如果不是第一个访问的，就进入 Shared modified 状态，并且让原来 Shared modified 的缓存进入 Shared clean 状态。</p>
<p>当 Write hit 的时候，如果状态是 Shared modified，这时候需要通知其他缓存更新数据；如果状态是 Shared clean，则要通知其他缓存更新数据的同时，让原来 Shared modified 的缓存进入 Shared clean 状态；如果状态是 Exclusive clean，则进入 Modify 状态。</p>
<p>在这里，Shared modified 的缓存负责在换出的时候，写入数据到内存中。</p>
<h3 id="ace-协议"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#ace-%C3%A5%C2%8D%C2%8F%C3%A8%C2%AE%C2%AE">ACE 协议</a></h3>
<p>ACE 协议在 AXI 的基础上，添加了三个 channel：</p>
<ol>
<li>AC: Coherent address channel, Input to master: ACADDR, ACSNOOP, ACPROT</li>
<li>CR: Coherent response channel, Output from master: CRRESP</li>
<li>CD: Coherent data channel, Output from master: CDDATA, CDLAST</li>
</ol>
<p>此外，已有的 Channel 也添加了信号：</p>
<ol>
<li>ARSNOOP[3:0]/ARBAR[1:0]/ARDOMAIN[1:0]</li>
<li>AWSNOOP[3:0]/AWBAR[1:0]/AWDOMAIN[1:0]/AWUNIQUE</li>
<li>RRESP[3:2]</li>
<li>RACK/WACK</li>
</ol>
<p>ACE-lite 只在已有 Channel 上添加了新信号，没有添加新的 Channel。因此它内部不能有 Cache，但是可以访问一致的缓存内容。</p>
<p>当 Read miss 的时候，首先 AXI master 发送 read transaction 给 Interconnect，Interconnect 向保存了这个缓存行的缓存发送 AC 请求，如果有其他 master 提供了数据，就向请求的 master 返回数据；如果没有其他 master 提供数据，则向内存发起读请求，并把结果返回给 master，最后 master 提供 RACK 信号。</p>
<p>当 Write miss 的时候，也是类似地，AXI master 发送 MakeUnique 请求给 Interconnect，Interconnect 向保存了该缓存行的缓存发送请求，要求其他 master 状态改为 Invalid；当所有 master 都已经 invalidate 成功，就向原 AXI master 返回结果。</p>
<h3 id="基于目录的缓存一致性"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#%C3%A5%C2%9F%C2%BA%C3%A4%C2%BA%C2%8E%C3%A7%C2%9B%C2%AE%C3%A5%C2%BD%C2%95%C3%A7%C2%9A%C2%84%C3%A7%C2%BC%C2%93%C3%A5%C2%AD%C2%98%C3%A4%C2%B8%C2%80%C3%A8%C2%87%C2%B4%C3%A6%C2%80%C2%A7">基于目录的缓存一致性</a></h3>
<p>上面的缓存一致性协议中，经常有这么一个操作：向所有有这个缓存行的缓存发送/接受消息。简单的方法是直接广播，然后接受端自己判断是否处理。但是这个方法在核心很多的时候会导致广播流量太大，因此需要先保存下来哪些缓存会有这个缓存的信息，然后对这些缓存点对点地发送。这样就可以节省一些网络流量。</p>
<p>那么，怎么记录这个信息呢？一个简单的办法（Full bit vector format）是，有一个全局的表，对每个缓存行，都记录一个大小为 N（N 为核心数）的位向量，1 表示对应的核心中有这个缓存行。但这个方法保存数据量太大：缓存行数正比于 N，还要再乘以一次 N，总容量是 O(N^2) 的。</p>
<p>一个稍微好一些的方法（Coarse bit vector format）是，我把核心分组，比如按照 NUMA 节点进行划分，此时每个缓存行都保存一个大小为 M（M 为 NUMA 数量）的位向量，只要这个 NUMA 节点里有这个缓存行，对应位就取 1。这样相当于是以牺牲一部分流量为代价（NUMA 节点内部广播），来节省一些目录的存储空间。</p>
<p>但实际上，通常情况下，一个缓存行通常只会在很少的核心中保存，所以这里有很大的优化空间。比如说，可以设置一个缓存行同时出现的缓存数量上限 (Limited pointer format)，然后保存核心的下标而不是位向量，这样的存储空间就是 O(Nlog2N)。但是呢，这样限制了缓存行同时出现的次数，如果超过了上限，需要替换掉已有的缓存，可能在一些场景下性能会降低。</p>
<p>还有一种方式，就是链表 (Chained directory format)。目录中保存最后一次访问的核心编号，然后每个核心的缓存里，保存了下一个保存了这个缓存行的核心编号，或者表示链表终止。这样存储空间也是 O(Nlog2N)，不过发送消息的延迟更长，因为要串行遍历一遍，而不能同时发送。类似地，可以用二叉树 (Number-balanced binary tree format) 来组织：每个缓存保存两个指针，指向左子树和右子树，然后分别遍历，目的还是加快遍历的速度，可以同时发送消息给多个核心。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/17/cache-coherency-protocol/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Cache_coherence">Cache coherence</a></li>
<li><a href="https://en.wikipedia.org/wiki/MSI_protocol">MSI protocol</a></li>
<li><a href="https://en.wikipedia.org/wiki/Write-once_(cache_coherence)">Write-once (cache coherence)</a></li>
<li><a href="https://en.wikipedia.org/wiki/MESI_protocol">MESI protocol</a></li>
<li><a href="https://en.wikipedia.org/wiki/MOESI_protocol">MOESI protocol</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dragon_protocol">Dragon protocol</a></li>
<li><a href="https://blogs.synopsys.com/vip-central/2014/12/23/a-strategy-to-verify-an-axi-ace-compliant-interconnect-part-2-of-4/">A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Directory-based_cache_coherence">Directory-based cache coherence</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/17/cache-coherency-protocol/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-13 00:00:00">2021年12月13日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="dram-在-kintex-7-fpga-上内部-vref-的性能问题"><a class="toclink" href="../../hardware/2021/12/13/dram-fpga-vref-problem/">DRAM 在 Kintex 7 FPGA 上内部 Vref 的性能问题</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/12/13/dram-fpga-vref-problem/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近我们设计的 Kintex 7 FPGA 开发板在测试 DDR SDRAM 的时候遇到了一个问题，因为采用了 Internel VREF，MIG 在配置的时候限制了频率只能是 400 MHz，对应 800 MT/s，这样无法达到 DDR 的最好性能。</p>
<h3 id="原理"><a class="toclink" href="../../hardware/2021/12/13/dram-fpga-vref-problem/#%C3%A5%C2%8E%C2%9F%C3%A7%C2%90%C2%86">原理</a></h3>
<p>首先，VREF 在 DDR 中是用来区分低电平和高电平的。在 JESD79-4B 标准中，可以看到，对于直流信号，电压不小于 VREF+0.075V 时表示高电平，而电压不高于 VREF-0.075V 时表示低电平。VREF 本身应该介于 VDD 的 0.49 倍到 0.51 倍之间。</p>
<p>在连接 FPGA 的时候，有两种选择：</p>
<ul>
<li>Internal VREF: 从 FPGA 输出 VREF 信号到 DRAM</li>
<li>External VREF：接入 FPGA 以外的 VREF</li>
</ul>
<p>对于 7 Series 的 FPGA，Xilinx 要求如下：</p>
<div class="language-text highlight"><pre><span></span><code>For DDR3 SDRAM interfaces running at or below 800 Mb/s (400 MHz),
users have the option of selecting Internal VREF to save two I/O
pins or using external VREF. VREF is required for banks containing
DDR3 interface input pins (DQ/DQS).
</code></pre></div>
<p>进一步，Xilinx 在 UltraScale 文档下解释了背后的原因：</p>
<div class="language-text highlight"><pre><span></span><code>The UltraScale internal VREF circuit includes enhancements compared
to the 7 Series internal VREF circuit. Whereas 7 Series MIG had datarate
limitations on internal VREF usage (see (Xilinx Answer 42036)), internal
VREF is recommended in UltraScale. The VREF for 7 Series had coarse steps
of VREF value that were based on VCCAUX. This saved pins but limited the
performance because VCCAUX did not track with VCCO as voltage went up and
down. Not being able to track with VCCO enforced the performance
limitations of internal VREF in MIG 7 Series. UltraScale includes several
changes to internal VREF including a much finer resolution of VREF for DDR4
read VREF training. Additionally, internal VREF is based on the VCCO supply
enabling it to track with VCCO. Internal VREF is not subject to PCB and
Package inductance and capacitance. These changes in design now give internal
VREF the highest performance.
</code></pre></div>
<p>用中文简单来说：</p>
<ol>
<li>7 Series FPGA 中，Internal VREF 可以节省引脚，代价是 VREF 不会随着 VCCO 变化而变化（而是随着 VCCAUX 变化而变化），当 DRAM 频率提高的时候，可能无法满足 VREF 约等于 VDD 一半的要求</li>
<li>UltraScale FPGA 中，Internal VREF 是随着 VCCO 变化而变化的，并且会比 External VREF 性能更好；因此 UltraScale FPGA 的 DDR4 只支持 Internal VREF。</li>
</ol>
<p>以 MA703FA-35T 开发板为例，它使用的 FPGA 是 Artix7 35T，内存是 DDR3，采用的是 External VREF。它采用了 <a href="https://www.ti.com/lit/ds/symlink/tps51200.pdf">TPS51200 Sink and Source DDR Termination Regulator</a> 芯片，将芯片的 REFOUT 芯片接到 DRAM 的 VREFDQ 和 VREFCA 引脚上。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/13/dram-fpga-vref-problem/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://support.xilinx.com/s/article/42036?language=en_US">MIG 7 Series - Internal/External VREF Guidelines</a></li>
<li><a href="https://support.xilinx.com/s/article/64410?language=en_US">UltraScale/UltraScale+ Memory IP - Can either external or internal VREF be used?</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/13/dram-fpga-vref-problem/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-12 00:00:00">2021年12月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学dram-结构和特性"><a class="toclink" href="../../hardware/2021/12/12/dram/">「教学」DRAM 结构和特性</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/sdram.html">知识库</a>中。</p>
<h3 id="dram-是如何组织的"><a class="toclink" href="../../hardware/2021/12/12/dram/#dram-%C3%A6%C2%98%C2%AF%C3%A5%C2%A6%C2%82%C3%A4%C2%BD%C2%95%C3%A7%C2%BB%C2%84%C3%A7%C2%BB%C2%87%C3%A7%C2%9A%C2%84">DRAM 是如何组织的</a></h3>
<p>DRAM 分成很多层次：Bank Group，Bank，Row，Column，从大到小，容量也是各级别的乘积。</p>
<p>举例子：</p>
<ul>
<li>4 Bank Group</li>
<li>4 Bank per Bank Group</li>
<li>32,768 Row per Bank</li>
<li>1024 Column per Row</li>
<li>4 Bits per Column</li>
</ul>
<p>那么总大小就是 <code>4*4*32768*1024*4=2 Gb</code>。</p>
<h3 id="访问模式"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A8%C2%AE%C2%BF%C3%A9%C2%97%C2%AE%C3%A6%C2%A8%C2%A1%C3%A5%C2%BC%C2%8F">访问模式</a></h3>
<p>DRAM 的访问模式决定了访问内存的实际带宽。对于每次访问，需要这样的操作：</p>
<ol>
<li>用 ACT(Bank Activate) 命令打开某个 Bank Group 下面的某个 Bank 的某个 Row，此时整个 Row 的数据都会复制到 Sense Amplifier 中。这一步叫做 RAS（Row Address Strobe）</li>
<li>用 RD(Read)/WR(Write) 命令按照 Column 访问数据。这一步叫做 CAS（Column Address Strobe）。</li>
<li>在访问其他 Row 之前，需要用 PRE(Single Bank Precharge) 命令将 Sense Amplifier 中整个 Row 的数据写回 Row 中。</li>
</ol>
<p>可以看到，如果访问连续的地址，就可以省下 ACT 命令的时间，可以连续的进行 RD/WR 命令操作。</p>
<p>除了显式 PRE 以外，还可以在某次读写之后自动进行 PRE：WRA(Write with Auto-Precharge) 和 RDA(Read with Auto-Precharge)。</p>
<p>总结一下上面提到的六种命令：</p>
<ol>
<li>ACT: Bank Activate，激活一个 Row，用于接下来的访问</li>
<li>PRE: Single Bank Precharge，与 ACT 是逆操作，解除 Row 的激活状态</li>
<li>RD: Read，读取当前 Row 的某个 Column 数据</li>
<li>RDA: Read with Auto-Precharge，读取后执行 Precharge</li>
<li>WR: Write，写入当前 Row 的某个 Column 数据</li>
<li>WRA: Write with Auto-Precharge，写入后执行 Precharge</li>
</ol>
<p>除此之外，还有一些常用命令：</p>
<ol>
<li>REF: Refresh，需要定期执行，保证 DRAM 数据不会丢失。</li>
</ol>
<h3 id="参数"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A5%C2%8F%C2%82%C3%A6%C2%95%C2%B0">参数</a></h3>
<p>DRAM 有很多参数，以服务器上的内存 <a href="https://in.micron.com/products/dram-modules/rdimm/part-catalog/mta36asf2g72pz-2g3">MTA36ASF2G72PZ-2G3A3</a> 为例子：</p>
<ul>
<li>16GB 容量，DDR4 SDRAM RDIMM</li>
<li>PC4-2400</li>
<li>Row address: 64K A[15:0]</li>
<li>Column address: 1K A[9:0]</li>
<li>Device bank group address: 4 BG[1:0]</li>
<li>Device bank address per group: 4 BA[1:0]</li>
<li>Device configuration: 4Gb (1Gig x 4), 16 banks</li>
<li>Module rank address: 2 CS_n[1:0]</li>
<li>Configuration: 2Gig x 72</li>
<li>Module Bandwidth: 19.2 GB/s=2400 MT/s * 8B/T</li>
<li>Memory Clock: 0.83ns(1200 MHz)</li>
<li>Data Rate: 2400 MT/s</li>
<li>Clock Cycles: CL-nRCD-nRP = 17-17-17</li>
</ul>
<p>容量：每个 DRAM 颗粒 <code>64K*1K*4*4*4=4Gb</code>，不考虑 ECC，一共有 <code>16*2=32</code> 个这样的颗粒，实际容量是 16 GB。32 个颗粒分为两组，每组 16 个颗粒，两组之间通过 CS_n 片选信号区分。每组 16 个颗粒，每个颗粒 4 位 DQ 数据信号，合并起来就是 64 位，如果考虑 ECC 就是 72 位。</p>
<p>再举一个 FPGA 开发板上内存的例子：<a href="https://www.micron.com/products/dram/ddr4-sdram/part-catalog/mt40a512m16ly-075">MT40A512M16LY-075E</a>，参数如下：</p>
<ol>
<li>Data Rate: 2666 MT/s, Clock Frequency: 1333 MHz, tCK=0.750ns=750ps</li>
<li>Target CL-nRCD-nRP: 18-18-18</li>
<li>tAA(Internal READ command to first data)=<code>13.50ns(=18*0.750)</code></li>
<li>tRCD(ACTIVATE to internal READ or WRITE delay time)=<code>13.50ns(=18*0.750)</code></li>
<li>tRP(PRECHARGE command period)=<code>13.50ns(=18*0.750)</code></li>
<li>tRAS(ACTIVATE-to-PRECHARGE command period)=32ns</li>
<li>512 Meg x 16</li>
<li>Number of bank groups: 2</li>
<li>Bank count per group: 4</li>
<li>Row addressing: 64K</li>
<li>Column addressing: 1K</li>
<li>Page size: 2KB=2K*16b</li>
</ol>
<p>总大小：<code>2*4*64K*1K*16=1GB</code>。这个开发板用了 5 个 DRAM 芯片，只采用了其中的 4.5 个芯片：最后一个芯片只用了 8 位数据，这样就是 <code>4.5*16=72</code> 位的数据线，对应 64 位+ECC。</p>
<h3 id="时序"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">时序</a></h3>
<p>可以看到，上面的 DRAM Datasheet 里提到了三个时序参数：</p>
<ol>
<li>CL=17: CAS Latency，从发送读请求到第一个数据的延迟周期数</li>
<li>RCD=17: ACT to internal read or write delay time，表示从 ACT 到读/写需要的延迟周期数</li>
<li>RP=17: Row Precharge Time，表示 Precharge 后需要延迟周期数</li>
</ol>
<p>如果第一次访问一个 Row 中的数据，并且之前没有已经打开的 Row，那么要执行 ACT 和 RD 命令，需要的周期数是 RCD+CL；如果之前已经有打开了的 Row，那么要执行 PRE，ACT 和 RD 命令，需要的周期数是 RP+RCD+CL。但如果是连续访问，虽然还需要 CL 的延迟，但是可以流水线起来，充分利用 DDR 的带宽。</p>
<p>如果把这个换算到 CPU 角度的内存访问延迟的话，如果每次访问都是最坏情况，那么需要 17+17+17=51 个 DRAM 时钟周期，考虑 DRAM 时钟是 1200MHz，那就是 42.5ns，这个相当于是 DRAM 内部的延迟，实际上测得的是 100ns 左右。</p>
<p>更严格来说，读延迟 READ Latency = AL + CL + PL，其中 AL 和 PL 是可以配置的，CL 是固有的，所以简单可以认为 READ Latency = CL。同理 WRITE Latency = AL + CWL + PL，可以简单认为 WRITE Latency = CWL。CWL 也是可以配置的，不同的 DDR 速率对应不同的 CWL，范围从 1600 MT/s 的 CWL=9 到 3200 MT/s 的 CWL=20，具体见 JESD79-4B 标准的 Table 7 CWL (CAS Write Latency)。</p>
<h3 id="波形"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A6%C2%B3%C2%A2%C3%A5%C2%BD%C2%A2">波形</a></h3>
<p>用 Micron 提供的 <a href="https://media-www.micron.com/-/media/client/global/documents/products/sim-model/dram/ddr4/ddr4_verilog_models.zip?rev=caf27a5eaf6b4a9f81eb894a874a4492">Verilog Model</a> 进行仿真，可以看到如下的波形图：</p>
<p><img alt="" src="/images/ddr4_waveform.png" /></p>
<p>首先看第一个命令，ACT_n=0, ADDR=0x009C, CAS_n_A15=0, CKE=1-&gt;1, CS_n=0, RAS_n_A16=0, WE_n_A14=1，查阅标准可知这是 ACT(Bank Activate) 命令。接着第二个命令，ACT_n=1, ADDR=0x0400, CAS_n_A15=0, CKE=1-&gt;1, CS_n=0, RAS_n_A16=1, WE_n_A14=1, A10=1, 这是 RDA(Read with Auto Precharge) 命令。若干个周期后，读取的数据从 DQ 上输出，一共 8 个字节的数据。</p>
<h3 id="刷新"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A5%C2%88%C2%B7%C3%A6%C2%96%C2%B0">刷新</a></h3>
<p>DRAM 的一个特点是需要定期刷新。有一个参数 tREFI，表示刷新的时间周期，这个值通常是 7.8us，在温度大于 85 摄氏度时是 3.9 us（见 JESD79-4B Table 131）。在刷新之前，所有的 bank 都需要 Precharge 完成并等待 RP 的时间，这时候所有的 Bank 都是空闲的，再执行 REF(Refresh) 命令。等待 tRFC(Refresh Cycle) 时间后，可以继续正常使用。</p>
<p>为了更好的性能，DDR4 标准允许推迟一定次数的刷新，但是要在之后补充，保证平均下来依然满足每过 tREFI 时间至少一次刷新。</p>
<h3 id="地址映射"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A5%C2%9C%C2%B0%C3%A5%C2%9D%C2%80%C3%A6%C2%98%C2%A0%C3%A5%C2%B0%C2%84">地址映射</a></h3>
<p>如果研究 DRAM 内存控制器，比如 <a href="https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf">FPGA 上的 MIG</a>，可以发现它可以配置不同的地址映射方式，例如：</p>
<ul>
<li>ROW_COLUMN_BANK</li>
<li>ROW_BANK_COLUMN</li>
<li>BANK_ROW_COLUMN</li>
<li>ROW_COLUMN_LRANK_BANK</li>
<li>ROW_LRANK_COLUMN_BANK</li>
<li>ROW_COLUMN_BANK_INTLV</li>
</ul>
<p>就是将地址的不同部分映射到 DRAM 的几个地址：Row，Column，Bank。可以想象，不同的地址映射方式针对不同的访存模式会有不同的性能。对于连续的内存访问，ROW_COLUMN_BANK 方式是比较适合的，因为连续的访问会分布到不同的 Bank 上，这样性能就会更好。</p>
<p>此外，如果访问会连续命中同一个 Page，那么直接读写即可；反之如果每次读写几乎都不会命中同一个 Page，那么可以设置 Auto Precharge，即读写以后自动 Precharge，减少了下一次访问前因为 Row 不同导致的 PRE 命令。一个思路是在对每个 Page 的最后一次访问采用 Auto Precharge。</p>
<h3 id="传输速率"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A4%C2%BC%C2%A0%C3%A8%C2%BE%C2%93%C3%A9%C2%80%C2%9F%C3%A7%C2%8E%C2%87">传输速率</a></h3>
<p>DDR SDRAM 的传输速率计算方式如下：</p>
<div class="language-text highlight"><pre><span></span><code>Memory Speed (MT/s) * 64 (bits/transfer)
</code></pre></div>
<p>例如一个 DDR4-3200 的内存，带宽就是 <code>3200 * 64 = 204.8 Gb/s = 25.6 GB/s</code>。但前面已经看到，除了传输数据，还需要进行很多命令，实际上很难达到 100% 的带宽。然后 CPU 可以连接多个 channel 的 DRAM，再考虑多个 CPU Socket，系统的总带宽就是</p>
<div class="language-text highlight"><pre><span></span><code>Memory Speed (MT/s) * 64 (bits/transfer) * Channels * Sockets
</code></pre></div>
<p>使用 MLC 等工具进行测试，计算实际与理论的比值，我测试得到的大概在 70%-90% 之间。</p>
<h3 id="hbm"><a class="toclink" href="../../hardware/2021/12/12/dram/#hbm">HBM</a></h3>
<p>HBM 相比前面的 DDR SDRAM，它堆叠了多个 DRAM，提供多个 channel 并且提高了位宽。例如 <a href="https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/dram/hbm2e/8gb_and_16gb_hbm2e_dram.pdf">Micron HBM with ECC</a>，堆叠了 4/8 层 DRAM，提供 8 个 channel，每个 channel 的数据宽度是 128 位，以 3200 MT/s 计算，一个 HBM 芯片的传输速率最大是：</p>
<div class="language-text highlight"><pre><span></span><code>3200 (MT/s) * 128 (bits/transfer) * 8 (Channels) = 3276.8 Gb/s = 409.6 GB/s
</code></pre></div>
<p>所以一片 HBM 的传输速率就相当于 16 个传统的 DDR SDRAM：8 个 Channel 加双倍的位宽。128 位实际上就是把两片 64-bit DDR SDRAM 并起来了，可以当成一个 128 位的用，也可以在 Pseudo Channel 模式下，当成共享地址和命令信号的两个 DDR SDRAM 用。</p>
<p>Xilinx 的 Virtex Ultrascale Plus HBM FPGA 提供了 <code>1800 (MT/s) * 128 (bits/transfer) * 8 (Channels) = 230.4 GB/s</code> 的带宽，如果用了两片 HBM 就是 460.8 GB/s。暴露给 FPGA 逻辑的是 16 个 256 位的 AXI3 端口，AXI 频率 450 MHz，内存频率 900 MHz。可以看到，每个 AXI3 就对应了一个 HBM 的 pseudo channel。每个 pseudo channel 是 64 位，但是 AXI 端口是 256 位：在速率不变的情况下，从 450MHz 到 900MHz，再加上 DDR，相当于频率翻了四倍，所以位宽要从 64 位翻四倍到 256 位。</p>
<p>当然了，HBM 的高带宽的代价就是引脚数量很多。根据 <a href="https://www.jedec.org/system/files/docs/JESD238A.pdf">HBM3 JESD238A</a>，每个 Channel 要 120 个 pin，一共 16 个 channel（HBM2 是 8 channel，每个 channel 128 位；HBM3 是 16 channel，每个 channel 64 位），然后还有其他的 52 个 pin，这些加起来就 1972 个 pin 了。所以一般在 Silicon Interposer 上连接，而不是传统的在 PCB 上走线（图源 <a href="https://picture.iczhiku.com/resource/ieee/WYifSuFTZuHLFcMV.pdf">A 1.2V 20nm 307GB/s HBM DRAM with At-Speed Wafer-Level I/O Test Scheme and Adaptive Refresh Considering Temperature Distribution</a>）：</p>
<p><img alt="" src="/images/hbm_stack.png" /></p>
<p>所以在 HBM3 标准里，用 Microbump 来描述 HBM 的 pin。</p>
<p>可以理解为把原来插在主板上的内存条，通过堆叠，变成一个 HBM Die，然后紧密地连接到 CPU 中。但是另一方面，密度上去了，价格也更贵了。</p>
<p>A100 显卡 40GB PCIe 版本提供了 1555 GB/s 的内存带宽。根据倍数关系，可以猜测是 5 个 8GB 的 HBM，每个提供 <code>1555 / 5 = 311 GB/s</code> 的带宽，那么时钟频率就是 <code>311 (GB/s) * 8 (bits/byte) / 128 (bits/transfer) / 8 (channels) / 2 (DDR) = 1215 MHz</code>，这与 <code>nvidia-smi -q</code> 看到的结果是一致的。</p>
<p>进一步，A100 80GB PCIe 版本提供了 1935 GB/s 的带宽，按照同样的方法计算，可得时钟频率是 <code>1935 (GB/s) / 5 * 8 (bits/byte) / 128 (bits/transfer) / 8 (channels) / 2(DDR) = 1512 MHz</code>，与 <a href="https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/a100/pdf/PB-10577-001_v02.pdf">Product Brief</a> 一致。频率的提高是因为从 HBM2 升级到了 HBM2e。</p>
<p>A100 文档中的 Memory bus width 5120 的计算方式也就清楚了：<code>128 (bits/transfer) * 8 (channels) * 5 (stacks) = 5120 (bits)</code>。</p>
<p>H100 SXM5 升级到了 HBM3，内存容量依然是 80GB，但是时钟频率提高，内存带宽是 <code>2619 (MHz) * 2 (DDR) * 128 (bits/transfer) * 8 (channels) * 5 (stacks) / 8 (bits/byte) = 3352 GB/s</code>。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/12/dram/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li>Memory systems: Cache, DRAM &amp; Disk</li>
<li><a href="https://zhuanlan.zhihu.com/p/262052220">译文：DDR4 SDRAM - Understanding the Basics（上）</a></li>
<li><a href="https://zhuanlan.zhihu.com/p/263080272">译文：DDR4 SDRAM - Understanding the Basics（下）</a></li>
<li><a href="https://github.com/RAMGuide/TheRamGuide-WIP-/raw/main/DDR5%20Spec%20JESD79-5.pdf">JEDEC STANDARD DDR5 SDRAM JESD79-5</a></li>
<li><a href="http://www.softnology.biz/pdf/JESD79-4B.pdf">JEDEC STANDARD DDR4 SDRAM JESD79-4B</a></li>
<li><a href="https://documents.pub/document/jesd79-3e-ddr3-sdram-specification.html">JEDEC STANDARD DDR3 SDRAM JESD79-3E</a></li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/12/dram/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-12 00:00:00">2021年12月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 14 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学risc-v-debug-协议"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/">「教学」RISC-V Debug 协议</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前用过一些 RISC-V 核心，但是遇到调试相关的内容的时候就两眼一抹黑，不知道原理，出了问题也不知道如何排查，趁此机会研究一下工作原理。</p>
<h3 id="架构"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#%C3%A6%C2%9E%C2%B6%C3%A6%C2%9E%C2%84">架构</a></h3>
<p>为了调试 RISC-V 核心，需要很多部件一起工作。按 RISC-V Debug Spec 所述，有这么几部分：</p>
<ol>
<li>Debugger: GDB，连接到 OpenOCD 启动的 GDB Server</li>
<li>Debug Translator: OpenOCD，向 GDB 提供 Server 实现，同时会通过 FTDI 等芯片控制 JTAG</li>
<li>Debug Transport Hardware: 比如 FTDI 的芯片，可以提供 USB 接口，让 OpenOCD 控制 JTAG 信号 TMS/TDI/TCK 的变化，并读取 TDO</li>
<li>Debug Transport Module: 在芯片内部的 JTAG 控制器（TAP），符合 JTAG 标准</li>
<li>Debug Module Interface：RISC-V 自定义的一系列寄存器，通过这些寄存器来控制 Debug Module 的行为</li>
<li>Debug Module：调试器，控制 RISC-V 核心，同时也支持直接访问总线，也有内部的 Program Buffer</li>
</ol>
<p>可以看到，DMI 是实际的调试接口，而 JTAG 可以认为是一个传输协议。</p>
<h3 id="jtag"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#jtag">JTAG</a></h3>
<p>首先什么是 JTAG？简单来说，它工作流程是这样的：</p>
<ol>
<li>JTAG TAP 维护了一个状态机，由 TMS 信号控制</li>
<li>当状态机进入 CaptureDR/CaptureIR 状态的时候，加载数据到 DR/IR 中</li>
<li>在 ShiftDR/ShiftIR 状态下，寄存器从 TDI 移入，从 TDO 移出</li>
<li>当进入 UpdateDR/UpdateIR 状态的时候，把 DR/IR 的结果输出到其他单元</li>
</ol>
<p>具体来说，JTAG 定义了两类寄存器：IR 和 DR。可以把 JTAG 理解成一个小的总线，我通过 IR 选择总线上的设备，通过 DR 向指定的设备上进行数据传输。比如在 RISC-V Debug Spec 里面，规定了以下的 5 位 IR 地址定义：</p>
<ol>
<li>0x00/0x1f: BYPASS</li>
<li>0x01: IDCODE</li>
<li>0x10: dtmcs</li>
<li>0x11: dmi</li>
</ol>
<p>可以类比为有四个设备：BYPASS，IDCODE，dtmcs，dmi，对应了一些地址。如果要选择 dtmcs 这个设备，就在 ShiftIR 阶段向 TDI 输入二进制的 00001 即可。选择地址以后，再向 DR 写入时，操作的就是 dtmcs 设备。</p>
<p>那么，每个设备是怎么操作的呢？假如我已经通过 IR 设置了当前设备是 dtmcs，然后进入 ShiftDR 模式时，JTAG 会同时输入和输出。输入的就是当前要输入的数据，输出的就是原来寄存器里的结果，这个结果可能是固定的，也可能是表示上一次输入对应的结果。</p>
<p>举个例子：IDCODE 设备，在 CaptureDR 阶段的时候，DR 总会被设为一个固定的 IDCODE，表示设备的 ID；在 Shift 的时候，这个 IDCODE 就会一位一位从 TDO 中输出，而 TDI 输入的数据都会被忽略掉。BYPASS 设备则是一个 1 位的寄存器，直接从 TDI 到寄存器，寄存器到 TDO，数据就这么流过去了。</p>
<p>那么，在 RISC-V Debug 里面，JTAG 是怎么用的呢？我们可以这么类比一下：CaptureDR 相当于读取寄存器到缓冲区，然后 ShiftDR 在读取缓冲区的同时写入缓冲区，最后 UpdateDR 则是把缓冲区中的数据写入到寄存器中。这和 MMIO 有点类似，只不过每次操作不是单独的写和读，而是一次操作等于先读后写。</p>
<p>还是来看例子。dtmcs 这个设备表示的是 DTM 当前的状态，它有 32 位，读取的时候可以得到 DMI 的状态和配置，写入的时候可以 reset DMI。以 OpenOCD 代码 <code>dtmcontrol_scan</code> 为例子，它做了这么几个事情：</p>
<ol>
<li>首先设置 IR 为 0x10，对应 dtmcs。</li>
<li>向 DR 中写入数据，同时读取数据。</li>
<li>设置 IR 为 0x11，对应 dmi，因为 dmi 操作是比较多的，所以它默认恢复到 dmi。</li>
</ol>
<p>如果我只想读取 dtmcs 寄存器，那么只要设置写入数据为 0 即可，因为寄存器的设计里考虑到，如果写入全 0 是没有副作用的。同理，如果只想写入 dtmcs 寄存器，直接写入即可，因为设计的时候也保证读入寄存器的值是没有副作用的。这样，就在一个一读一写的操作中，实现了读或者写的功能。</p>
<p>那么，dmi 寄存器的用途是什么呢？我们前面提到过，JTAG 其实是一个传输层，而 DMI 又定义了一系列的寄存器，这会让人有点混乱，为啥到处都是寄存器？又是 JTAG 的 IR/DR，又是 dmi，dmi 又有一堆寄存器，这是什么关系？</p>
<p>首先我们来看 dmi 寄存器的定义。它由三部分组成：地址、数据和操作。由于 JTAG 每次操作是一读一写，虽然寄存器定义差不多，但是读和写的含义是不同的。</p>
<p>比如读的时候，它表示的是上一次 dmi 请求的结果。地址还是上一次请求的地址，数据则是上一次请求的结果，操作字段 0 表示成功，2 表示失败，3 表示还没执行完。而写的时候，地址和数据表示了对哪个寄存器写入什么数据，操作字段 0 表示无操作，1 表示读，2 表示写。</p>
<p>可以看到，如果想操作 dmi 定义的寄存器，需要如下几个步骤，这也是 OpenOCD <code>dmi_op_timeout</code> 要做的事情：</p>
<ol>
<li>设置 IR 为 0x11，对应 DMI。</li>
<li>向 DR 写入请求的地址 + 数据 + 操作，丢弃读取的结果。</li>
<li>等待若干个周期。</li>
<li>向 DR 写入全 0，对应无操作，同时读取结果，这个结果就对应上面的请求。</li>
</ol>
<p>可以预期，如果首先写入了一个写操作，那么第二次 DR scan 得到的结果就是是否成功写入；如果首先写入了一个读操作，那么第二次 DR scan 得到的结果就是目标寄存器的值。</p>
<p>可能看起来还是很绕，确实很绕，因为这里有一个封装的过程。首先，DMI 本身定义了一些寄存器，这些寄存器读/写都有一定的含义，比如控制某一个 RISC-V 核心暂停等等。接着，JTAG 需要传输 DMI 的读取和写入操作，同时还要考虑读写尚未完成的情况，怎么办？结论就是通过 DR 来实现，写入 DR 时，按照 DR 中的操作数，对应到 DMI 的写入/读取；然后读取 DR 的时候，按照 DMI 的状态，告诉 OpenOCD 目前是否已经完成了上一次 DMI 操作，和操作的结果。</p>
<h3 id="dmi"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#dmi">DMI</a></h3>
<p>讲完 JTAG 以后，终于来到了 DMI。其实 DMI 就是一系列的寄存器，类似于 MMIO 设备，只不过访问方式不是我们通常的内存读写，而是通过 JTAG 的方式进行。它有很多个寄存器，摘录如下：</p>
<ol>
<li>dmcontrol 0x10: Debug Module Control</li>
<li>dmstatus 0x11: Debug Module Status</li>
<li>hartinfo 0x12: Hart Info</li>
<li>hartsum 0x13: Hart Summary</li>
<li>command 0x16: Abstract Control and Status</li>
<li>data0 0x04: Abstract Data 0</li>
<li>progbuf0 0x20: Program Buffer 0</li>
<li>sbcs 0x38: System Bus Access Control and Status</li>
<li>sbaddress0 0x39: System Bus Address 31:0</li>
<li>sbdata0 0x3c: System Bus Data 31:0</li>
</ol>
<p>OpenOCD 的 <code>examine</code> 函数对 DMI 初始化并进行一些参数的获取。它的操作如下：</p>
<ol>
<li>调用 dtmcontrol_scan，读取 JTAG 里的 dtmcs，可以得到 JTAG-DMI 的配置信息</li>
<li>向 dmcontrol 写入，进行复位</li>
<li>向 dmcontrol 写入，启用调试模块</li>
<li>从 hartinfo 读取 hart 信息</li>
<li>检查各个 hart 的状态</li>
</ol>
<p>类似地，其他各种调试操作都是对这些 DMI 寄存器的读和写进行。RISC-V Debug Spec 附录里还提到了如何实现调试器的一些功能。</p>
<p>比如要读取 CPU 的寄存器（比如通用寄存器，CSR 等等）的话，有如下的方式：</p>
<p>第一种是 Abstract Command，直接向 DMI 写入要寄存器编号，就可以实现读/写。</p>
<p>第二种是 Program Buffer。它是一块小的代码存储，可以通过 DMI 向其中写入指令，比如 <code>csrw s0, mstatus; ebreak</code>，然后设置 s0 寄存器的值，再执行 Program Buffer 里的代码。</p>
<p>以 OpenOCD 代码为例，<code>register_read_abstract</code> 做了以下操作：</p>
<ol>
<li>找到要读取的寄存器对应的 Abstract Register Number</li>
<li>进行 transfer 命令，DM 会读取对应寄存器到 data0 中</li>
<li>从 data0 中读取寄存器内容</li>
</ol>
<p>如果要读取内存的话，也有两种方法。一种是直接向 DMI 写入要读取的总线地址，然后再向指定的寄存器中读取数据。第二种还是利用 Program Buffer，写入一条 <code>lw s0, 0(s0)</code> 指令，然后先向 s0 写入地址，执行 Program Buffer 后，再把 s0 寄存器的值读出来。</p>
<h3 id="abstract-command-实现"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#abstract-command-%C3%A5%C2%AE%C2%9E%C3%A7%C2%8E%C2%B0">Abstract Command 实现</a></h3>
<p>那么，如何实现上面提到的 Abstract Command（比如读写寄存器，读写内存等）呢？Debug Spec 里面提到一种 Execution-Based 的方式，即在 Debug mode 下，核心依然在执行代码，只不过执行的是调试用的特殊代码。它做的就是轮询 Debug Module 等待命令，接受到命令以后，就去读写寄存器/内存，然后通过 data0-12 来传输数据。</p>
<p>这里还有一个比较特别的点，就是读取寄存器的时候，寄存器的编号是直接记录在指令中的，所以可以让 Debug Module 动态生成指令，然后让核心刷新 ICache 然后跳转过去。另外，还可以利用 dscratch0/dscratch1 寄存器来保存 gpr，然后用 dret 退出的时候再恢复，这样就有两个 gpr 可以用来实现功能了，实际上这已经够用了（一个技巧是，把地址设为 0 附近，然后直接用 zero 寄存器加偏移来寻址）。</p>
<h3 id="单步调试实现"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#%C3%A5%C2%8D%C2%95%C3%A6%C2%AD%C2%A5%C3%A8%C2%B0%C2%83%C3%A8%C2%AF%C2%95%C3%A5%C2%AE%C2%9E%C3%A7%C2%8E%C2%B0">单步调试实现</a></h3>
<p>在 dcsr 中，有一个值 step 表示是否在单步调试状态。设 step 为 1 的时候，如果不在 debug mode 中，只需要记录以及执行的指令数，当执行了一条指令后，视为下一个指令发生了进入 debug mode 的异常，这样就实现了单步调试。</p>
<h3 id="软件断点实现"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#%C3%A8%C2%BD%C2%AF%C3%A4%C2%BB%C2%B6%C3%A6%C2%96%C2%AD%C3%A7%C2%82%C2%B9%C3%A5%C2%AE%C2%9E%C3%A7%C2%8E%C2%B0">软件断点实现</a></h3>
<p>调试器为了打断点，一种简单的方式是，往断点处写入 ebreak 指令，然后设置 dcsr 的 ebreakm/s/u，表示在这些特权集里，ebreak 是进入 debug mode，而不是原来的处理过程。然后，程序运行到 ebreak 指令的时候，进入 debug mode，openocd 发现核心进入 halted 状态后，让 gdb 继续进行调试。</p>
<p>硬件方面的实现方法就是，在遇到 ebreak 的时候，判断一下当前的特权集，结合 ebreakm/s/u 判断跳转到什么状态。此外，由于它会写入指令到内存，所以还需要执行 fence.i 指令，而 OpenOCD 需要依赖 progbuf 来执行 fence.i 指令，所以为了让这个方案工作，还得实现 Program Buffer。</p>
<p>当然了，软件断点也有局限性，比如内存不可写，比如 ROM，不能覆盖里面的指令，这样就有可能出问题。而且硬件断点性能也更好，不需要来回这样写指令。</p>
<h3 id="semihosting"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#semihosting">Semihosting</a></h3>
<p>ARM 有一种 semihosting 机制，就是处理器执行一种特定的指令序列，然后调试器看到整个序列的时候，不是进入 GDB 调试状态，而是去进行一些操作，比如输出信息，读写文件等等，然后结果通过 JTAG 写回去。OpenOCD 给 RISC-V 也做了类似的 semihosting 机制，只不过触发的指令序列不大一样，但是机制是类似的。</p>
<p>如果用过 Rocket Chip 仿真的或者以前的 ucb-bar/fpga-zynq 项目的话，会知道还有一个目的有些类似的东西：HTIF + fesvr，它是通过 fromhost/tohost 两组地址来进行通信，但是这个方法缺点是需要 poll tohost/fromhost 地址的内容，相对来说比较麻烦。</p>
<h3 id="program-buffer"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#program-buffer">Program Buffer</a></h3>
<p>此外，debug spec 还有一个可选的功能，就是 Program Buffer，调试器可以往里面插入自定义的指令，然后结合 abstract command 进行操作。这样就可以做一些比较高效的操作，比如 OpenOCD 实现的批量写入内存：</p>
<div class="language-asm highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2021/12/12/riscv-debug/#__codelineno-0-1"></a><span class="nf">sw</span><span class="w"> </span><span class="no">s1</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">(</span><span class="no">a0</span><span class="p">)</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2021/12/12/riscv-debug/#__codelineno-0-2"></a><span class="nf">addi</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="no">a0</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2021/12/12/riscv-debug/#__codelineno-0-3"></a><span class="nf">ebreak</span>
</span></code></pre></div>
<p>并且设置 abstractauto，然后重复的操作是往 s1 里面写入新的数据，然后跳转到 program buffer，进行上面的 sw 操作，这样就可以一次 dmi 请求完成一次内存的写入，比较高效。</p>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/12/riscv-debug/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ol>
<li>RISC-V Debug Spec 0.13</li>
<li>IEEE Standard for JTAG 1149.1-2013</li>
<li>OpenOCD 相关代码</li>
</ol>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/12/riscv-debug/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-06 00:00:00">2021年12月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="manycore-处理器架构分析"><a class="toclink" href="../../hardware/2021/12/06/manycore/">Manycore 处理器架构分析</a></h2>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/06/manycore/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/architecture-and-technology/many-integrated-core/intel-many-integrated-core-architecture.html">Intel® Many Integrated Core Architecture (Intel® MIC Architecture) - Advanced</a></li>
<li><a href="https://ieeexplore.ieee.org/abstract/document/7476487">Intel® Xeon Phi coprocessor (codename Knights Corner)</a></li>
<li><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7453080">https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7453080</a></li>
<li><a href="https://www.alcf.anl.gov/files/HC27.25.710-Knights-Landing-Sodani-Intel.pdf">Knights Landing (KNL): 2nd Generation Intel® Xeon Phi™ Processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fujitsu_A64FX">Fujitsu A64FX</a></li>
<li><a href="https://www.fujitsu.com/global/about/resources/news/press-releases/2018/0822-02.html">Fujitsu Presents Post-K CPU Specifications</a></li>
<li><a href="https://web.archive.org/web/20201205202434/https://hotchips.org/hc30/2conf/2.13_Fujitsu_HC30.Fujitsu.Yoshida.rev1.2.pdf">Fujitsu High Performance CPU for the Post-K Computer</a></li>
<li><a href="https://www.top500.org/system/179807/">SUPERCOMPUTER FUGAKU - SUPERCOMPUTER FUGAKU, A64FX 48C 2.2GHZ, TOFU INTERCONNECT D</a></li>
<li><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=9229635">Preliminary Performance Evaluation of the Fujitsu A64FX Using HPC Applications</a></li>
<li><a href="https://www.fujitsu.com/downloads/SUPER/a64fx/a64fx_datasheet.pdf">FUJITSU Processor A64FX</a></li>
<li><a href="https://images.nvidia.cn/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf">NVIDIA A100 Tensor Core GPU Architecture</a></li>
<li><a href="https://images.nvidia.cn/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf">NVIDIA TESLA V100 GPU ARCHITECTURE</a></li>
<li><a href="https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/a100/pdf/nvidia-a100-datasheet-us-nvidia-1758950-r4-web.pdf">NVIDIA A100 TENSOR CORE GPU</a></li>
</ul>
<h3 id="xeon-phi---intel-mic"><a class="toclink" href="../../hardware/2021/12/06/manycore/#xeon-phi---intel-mic">Xeon Phi - Intel MIC</a></h3>
<p>MIC: Many Integrated Core Architecture</p>
<p>Knights Corner:</p>
<p>4 路 SMT，AVX512 指令，32 KB L1I，32 KB L1D，每核心 512KB L2，乱序执行，一条 512 位计算流水线，每个周期双精度性能 <code>512 / 64 * 2 = 16 FLOP/cycle</code>。61 核 1.053GHz 双精度性能是 <code>16 * 61 * 1.053 = 1028 GFLOPS</code>。</p>
<p>向量寄存器分为四组，每组 128 位，两个 DP/四个 SP。SP 和 DP 计算共享乘法器，来优化面积。</p>
<p>Knights Landing:</p>
<p>核心：4 路 SMT，AVX512 指令，乱序执行，两条 512 位计算流水线，每个周期双精度性能 <code>512 / 64 * 2 * 2 = 32 FLOP/cycle</code>，如果是 64 核 1.3 GHz，总双精度性能是 <code>32 * 64 * 1.3 = 2662 GFLOPS</code>。一共 36 个 Tile，每个 Tile 有 2 Core + 2 VPU/core + 1MB 16-way L2，最大 72 个核心。</p>
<p>内存：6-channel 384GB DDR4 2400 RAM（理论 <code>2400 * 6 * 8 = 115.2 GB/s</code>），8-16GB 3D MCDRAM（400+ GB/s）。</p>
<h3 id="fujitsu-a64fx"><a class="toclink" href="../../hardware/2021/12/06/manycore/#fujitsu-a64fx">Fujitsu A64FX</a></h3>
<p>内存：4 组，每组 8GB HBM2，带宽 256 GB/s（<code>1024 bit * 2G</code>），总共 32GB HBM2，带宽 1TB/s。Cache Line 大小 256 B。</p>
<p>核心：4 个 NUMA Node（Core Memory Group），每个 NUMA Node 包括 12 计算核，有 8MB 16 路的 L2 Cache。总共 48 计算核，4 辅助核。</p>
<p>指令集：ARMv8.2+SVE，512 位向量宽度，乱序执行，两个浮点流水线和两个整数流水线，每个周期双精度性能 <code>512 / 64 * 2 * 2 = 32 FLOP/cycle</code>，主频 2.2 GHz，按主频算理论双精度浮点性能 <code>32 * 2.2 * 48 = 3.4 TFLOPS</code>。文档里写的是双精度浮点性能 2.7 TFLOPS，单精度 5.4 TFLOPS，半精度 10.8 TFLOPS，8 位整数 21.6 TOPS，应该是按照实际测出来的算。TOP 500 配置是 7630848 核，对应 <code>7630848 / 48 = 158976</code> 个节点，Rpeak 是 <code>537212 TFLOPS</code>，那么每个节点是 <code>537212 / 158976 = 3.38 TFLOPS</code>，和上面的 3.4 接近。Linpack 跑出来的 Rmax 是 442010 TFLOPS，每个节点是 <code>442010 / 158976 = 2.78 TFLOPS</code>，和文档里说的比较接近。</p>
<p>部分主要特性：</p>
<ul>
<li>Four-operand FMA: ARM FMA 指令只能是 <code>R0=R0+R1*R2</code>，A64FX 可以合并 <code>R0=R3,R0=R0+R1*R2</code> 两条为一条 <code>R0=R3+R1*R2</code> 指令</li>
<li>Gather/Scatter: 非连续访存，同一个 128B 内连续的 lane 可以合并访问，如果数据有局部性的话，可以得到两倍带宽</li>
</ul>
<h3 id="nvidia-gpu"><a class="toclink" href="../../hardware/2021/12/06/manycore/#nvidia-gpu">NVIDIA GPU</a></h3>
<table>
<thead>
<tr>
<th>型号</th>
<th>工艺</th>
<th>Peak DP(TFLOPS)</th>
<th>功耗 (W)</th>
<th>性能功耗比 (TFLOPS/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P100</td>
<td>16 nm FinFET+</td>
<td>4.7</td>
<td>250</td>
<td>0.019</td>
</tr>
<tr>
<td>V100</td>
<td>12 nm FFN</td>
<td>7</td>
<td>250-300</td>
<td>0.023-0.028</td>
</tr>
<tr>
<td>A100</td>
<td>7 nm N7</td>
<td>9.7</td>
<td>250-400</td>
<td>0.024-0.039</td>
</tr>
</tbody>
</table>
<table>
<thead>
<tr>
<th>型号</th>
<th>内存容量 (GB)</th>
<th>内存带宽 (GB/s)</th>
<th>内存类型</th>
<th>L2 缓存大小</th>
<th>寄存器堆大小</th>
</tr>
</thead>
<tbody>
<tr>
<td>P100</td>
<td>12-16</td>
<td>549-732</td>
<td>4096 bit HBM2</td>
<td>4096 KB</td>
<td>14336 KB</td>
</tr>
<tr>
<td>V100</td>
<td>16-32</td>
<td>900</td>
<td>4096 bit HBM2</td>
<td>6144 KB</td>
<td>20480 KB</td>
</tr>
<tr>
<td>A100</td>
<td>40-80</td>
<td>1555-2039</td>
<td>5120 bit HBM2</td>
<td>40960 KB</td>
<td>27648 KB</td>
</tr>
</tbody>
</table>
<table>
<thead>
<tr>
<th>型号</th>
<th>SM 数量</th>
<th>CUDA 核心数</th>
<th>FP64 核心数</th>
<th>SM 频率 (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P100</td>
<td>56</td>
<td>3584</td>
<td>1792</td>
<td>1328</td>
</tr>
<tr>
<td>V100</td>
<td>80</td>
<td>5120</td>
<td>2560</td>
<td>1380</td>
</tr>
<tr>
<td>A100</td>
<td>108</td>
<td>6912</td>
<td>3456</td>
<td>1410</td>
</tr>
</tbody>
</table>
<ul>
<li>CUDA 核心数 = SM 数量 * 64</li>
<li>FP64 核心数 = SM 数量 * 32</li>
<li>Peak DP = FP64 核心数 * SM 频率 * 2</li>
<li>寄存器堆大小 = SM 数量 * 256 KB</li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/06/manycore/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-12-04 00:00:00">2021年12月4日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="sunway-处理器架构分析"><a class="toclink" href="../../hardware/2021/12/04/sunway/">Sunway 处理器架构分析</a></h2>
<h3 id="参考文档"><a class="toclink" href="../../hardware/2021/12/04/sunway/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83%C3%A6%C2%96%C2%87%C3%A6%C2%A1%C2%A3">参考文档</a></h3>
<ul>
<li><a href="https://crad.ict.ac.cn/CN/10.7544/issn1000-1239.2021.20201041">高性能众核处理器申威 26010</a></li>
<li><a href="https://cjc.ict.ac.cn/online/onlinepaper/lyy-202065163512.pdf">稀疏矩阵向量乘法在申威众核架构上的性能优化</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sunway_SW26010">Sunway SW26010</a></li>
<li><a href="https://link.springer.com/content/pdf/10.1007/s11432-016-5588-7.pdf">The Sunway TaihuLight supercomputer: system and applications</a></li>
<li><a href="https://www.netlib.org/utk/people/JackDongarra/PAPERS/sunway-report-2016.pdf">Report on the Sunway TaihuLight System</a></li>
<li><a href="https://dl.acm.org/doi/pdf/10.1145/3458817.3487399">Closing the “Quantum Supremacy” Gap: Achieving Real-Time Simulation of a Random Quantum Circuit Using a New Sunway Supercomputer</a></li>
<li><a href="https://dl.acm.org/doi/pdf/10.1145/3458817.3476161">SW_Qsim: A Minimize-Memory Quantum Simulator with High-Performance on a New Sunway Supercomputer</a></li>
<li><a href="https://dl.acm.org/doi/pdf/10.1145/3126908.3126910">18.9-Pflops Nonlinear Earthquake Simulation on Sunway TaihuLight: Enabling Depiction of 18-Hz and 8-Meter Scenarios</a></li>
<li><a href="https://www.nextplatform.com/2021/02/10/a-sneak-peek-at-chinas-sunway-exascale-supercomputer/">A FIRST PEEK AT CHINA’S SUNWAY EXASCALE SUPERCOMPUTER</a></li>
<li><a href="https://www.nextplatform.com/2021/03/10/the-nitty-gritty-of-the-sunway-exascale-system-network-and-storage/">THE NITTY GRITTY OF THE SUNWAY EXASCALE SYSTEM NETWORK AND STORAGE</a></li>
<li><a href="https://www.sciengine.com/publisher/scp/journal/SCIS/64/4/10.1007/s11432-020-3104-7?slug=fulltext">Sunway supercomputer architecture towards exascale computing: analysis and practice</a></li>
</ul>
<h3 id="sw26010"><a class="toclink" href="../../hardware/2021/12/04/sunway/#sw26010">SW26010</a></h3>
<p>Sunway TaihuLight 的层次：</p>
<ol>
<li>1 Sunway TaihuLight = 40 Cabinet</li>
<li>1 Cabinet = 4 Super nodes</li>
<li>1 Super node = 256 nodes</li>
<li>1 node = 4 core groups</li>
<li>1 core group = 1 MPE(management processing element) + 8*8 CPE(computer processing element)</li>
</ol>
<p>MPE 双精度性能：<code>16 FLOP/cycle * 1.45 GHz = 23.2 GFlops</code>
CPE 双精度性能：<code>8 FLOP/cycle * 1.45 GHz = 11.6 GFlops</code>
CPE 单精度性能：<code>8 FLOP/cycle * 1.45 GHz = 11.6 GFlops</code>
单节点双精度性能：<code>4 * 8 * 8 * 11.6 + 4 * 23.2 = 3.0624 TFlops</code>
Sunway TaihuLight 双精度性能：<code>40 * 4 * 256 * 3.0624 = 125.435904 PFlops</code></p>
<p>MPE: 32KB L1I, 32 KB L1D, 256 KB L2(中文文献里写的是 512 KB)。乱序执行，4 译码，7 发射（5 整数 2 浮点）。指令预取，分支预测，寄存器重命名，预测执行。5 条整数流水线，2 条 256 位 SIMD 浮点流水线。</p>
<p>CPE：16KB L1I，无 DCache，有 64KB 可重构局部数据存储器（SPM scratch pad memory/LDM local data memory）。2 译码 2 发射，乱序执行，1 条 256 位 SIMD 流水线，1 条整数流水线。不同精度的 SIMD 宽度不同，单精度浮点运算 128 位（4 个单精度），双精度浮点运算 256 位（4 个双精度）。从 SPM 每个周期可以读取 32 字节的数据（正好一个 SIMD 寄存器）。</p>
<p>每个 core group 中还有一个 MC（Memory Controller），连接 8GB DDR3 memory，每个 MC 内存带宽 <code>128 bit * 2133 MT/s = 34.128 GB/s</code>，单节点内存带宽 <code>4 * 34.128 = 136.512 GB/s</code>。在 Stream Triad 测试，每个 core group 用 DMA 从内存到 SPM 传输数据带宽为 22.6 GB/s，而全局读写 gload/gstore 带宽只有 1.5 GB/s。访问全局内存需要 120+ 个周期。</p>
<p>8x8 矩阵中的从核可以在同行和同列方向上进行低延迟和高带宽的数据传递：2 个从核点对点通信延迟不超过 11 个周期，单个 core group 寄存器通信集合带宽达到 637 GB/s。</p>
<p>28nm 工艺流片，芯片 die 面积超过 500 mm^2，峰值功耗 292.7W，峰值能效比达 10.559 GFLOPS∕W（HPL 6.05 GFLOPS/W）。</p>
<h3 id="sw26010psw26016pro"><a class="toclink" href="../../hardware/2021/12/04/sunway/#sw26010psw26016pro">SW26010P(SW26016pro)</a></h3>
<p>SW26010P 是升级版 SW26010，目前信息还比较少，从上面的论文里可以推断出的区别：</p>
<ol>
<li>每个 node 从 4 个 core group 升级到 6 个，一共有 <code>6 * (8 * 8 + 1) = 390</code> 个核心。峰值双精度浮点性能 <code>6 * 8 * 8 * 11.6 + 6 * 23.2 = 4.5936 TFlops</code>。SIMD 宽度扩展到 512 位，但可能没有增加双精度浮点计算部件：单精度浮点性能 14 TFlops，半精度浮点性能 53 TFlops。</li>
<li>每个 MC 连接了 16 GB DDR4 内存，带宽是 <code>128 bit * 3200 MT/s = 51.2 GB/s</code>；单节点总内存 96 GB，总内存带宽 <code>51.2 * 6 = 307.2 GB/s</code>。</li>
<li>每个 CPE 的局部存储（LDM）从 64KB 升级到 256KB。</li>
<li>CPE 之间的通信可以通过 RMA 进行，而之前的 SW26010 只能在同一行/列之间进行寄存器通信。</li>
</ol>
<h3 id="sw52020"><a class="toclink" href="../../hardware/2021/12/04/sunway/#sw52020">SW52020</a></h3>
<p>在新闻稿和 Sunway supercomputer architecture towards exascale computing: analysis and practice 文章中出现，没有在今年发出来的论文里实际采用，名称可能是新闻稿自己编的，我猜可能没有实际采用，而是做了 SW26010P。和 SW26010 区别：</p>
<ol>
<li>Core Group 从 4 个提升到了 8 个，所以每个 node 有 <code>8 * (8 * 8 + 1) = 520</code> 个核心。</li>
<li>MPE 和 CPE 向量宽度从 256 位扩展到了 512 位。添加了 16 位半精度浮点支持。</li>
<li>每个 node 提供超过 12 TFlops 的双精度浮点性能。应该是靠两倍的 Core Group，乘上两倍的向量计算宽度，达到四倍的性能。</li>
</ol>

    <nav class="md-post__action">
      <a href="../../hardware/2021/12/04/sunway/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-10-18 00:00:00">2021年10月18日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="移植系统到-rocket-chip-on-vcu128"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/">移植系统到 Rocket Chip on VCU128</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近需要在 VCU128 上搭建一个 SOC，然后想到可以把 OpenSBI、U-Boot 和 Linux 移植到这个平台上方便测试，于是又开始折腾这些东西。代码仓库都已经开源：</p>
<ul>
<li><a href="https://github.com/jiegec/rocket-chip-vcu128">rocket-chip-vcu128</a></li>
<li><a href="https://github.com/jiegec/opensbi/tree/rocket-chip-vcu128">opensbi</a></li>
<li><a href="https://github.com/jiegec/u-boot/tree/rocket-chip-vcu128">u-boot</a></li>
<li><a href="https://github.com/jiegec/linux/tree/rocket-chip-vcu128">linux</a></li>
</ul>
<h3 id="rocket-chip-on-vcu128"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#rocket-chip-on-vcu128">Rocket Chip on VCU128</a></h3>
<p>第一部分是基于之前 <a href="https://github.com/jiegec/rocket2thinpad">rocket2thinpad</a> 在 Thinpad 上移植 Rocket Chip 的经验，做了一些更新，主要是因为 VCU128 的外设不大一样，同时我也要运行更复杂的程序，主要做了这些事情：</p>
<ol>
<li>添加了 VCU128 的内存和外设：HBM、SPI、I2C、UART、ETH</li>
<li>打开了更多核心选项：S-mode 和 U-mode</li>
</ol>
<p>主要踩过的坑：</p>
<ol>
<li>BSCAN 不工作，估计是因为一些参数不对，@jsteward 之前在 zcu 平台上做了一些测试，估计要用类似的办法进行修改；我最后直接去掉了这部分逻辑</li>
<li>这个板子的 PHY RESET 信号要通过 I2C 接口访问 TI 的 Port Expander，所以没法直接连，要通过 gpio 输出来手动 reset</li>
<li>SPI Startup Flash 的时序配置，见我之前的<a href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/">博客</a></li>
<li>Xilinx PCS/PMA IP 也会自己挂一个设备到 MDIO bus 上，应该有自己的 PHY 地址，而不要和物理的 PHY 冲突</li>
</ol>
<h3 id="u-boot"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#u-boot">U-Boot</a></h3>
<p>在 U-Boot 上花了比较多的时间，用它的目的主要是：</p>
<ol>
<li>BootROM 中的代码只支持从串口加载程序，如果后续要加载 Linux 内核等软件，性能太差。</li>
<li>U-Boot 驱动比较完善，而且 dts 也可以很容易地迁移到 Linux 中</li>
<li>有一些可以参考的资料</li>
</ol>
<p>移植的时候，首先新建一个自定义的 board，然后自己写 defconfig 和 dts，其中 dts 可以参考 rocket chip 生成的 dts 文件。然后，按照各个外设的 device tree binding 去写，然后打开/关闭各个 CONFIG 开关。</p>
<p>对代码主要的改动是，实现了 DCache 的 flush 功能，因为以太网部分用了 DMA，所以要让外设看到内存的更改，这里采用的是 SiFive 的扩展指令 <code>cflush.d.l1</code>。由于编译器还不支持这个指令，就按照网上的方式去构造了汇编指令。实现完成以后，就可以用网络了。</p>
<p>一开始的时候，为了简单，直接在 M-mode 中运行 U-Boot，这样不需要 OpenSBI，同时 DTB 也是内置的。但后续为了运行 Linux，还是需要一个 SBI 实现：OpenSBI，然后在 S-mode 中运行 U-Boot，再引导到 Linux。</p>
<p>此外还花了很多努力来缩小 binary 大小，首先可以用 <code>nm --size -r u-boot | head -20</code> 来找到比较大的一些符号，不考虑其中 BSS 的部分（type=b），主要看哪些代码/数据比较占空间。</p>
<p>UPDATE: U-Boot 在 v2022.01 版本<a href="https://github.com/u-boot/u-boot/commit/eeaa3fe65270758ab0bdb1515e14f9bf936d3a25">修复了一个 BUG</a>，之前的版本在 riscv 架构下没有 reserve lmb region，使得加载 initrd 的时候，会覆盖掉自己的栈空间，这解释了之前的诸多玄学内存问题，升级到 v2022.01 后就好了。</p>
<h3 id="opensbi"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#opensbi">OpenSBI</a></h3>
<p>OpenSBI 移植比较简单，直接参考 template 修改即可，主要就是串口的配置，其他基本不用改。然后，我把 U-Boot 作为 OpenSBI 的 Payload 放到 OpenSBI 的后面，此时要把 U-Boot 配置为 S-mode 模式。接着，遇到了新的问题：<code>cflush.d.l1</code> 指令只能在 M-mode 用，因此我在 OpenSBI 代码中处理了 trap，转而在 M-mode 里面运行这条指令。这样，就可以在 S-mode 里刷新 Cache 了。</p>
<h3 id="linux"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#linux">Linux</a></h3>
<p>Linux 目前可以 boot 到寻找 init，还没有碰文件系统，之后计划用 buildroot 打一个 initramfs 出来。为了在 U-Boot 中启动 Linux，用 U-Boot 的 mkimage 工具生成了 FIT 格式的 uImage，里面打包了 kernel image 和 dtb，就可以用 bootm 命令启动了，注意地址不要和加载地址重复。</p>
<p>此外还遇到一个坑：RV64 里面 Linux dts 的 address cell 得是 2（对应 64 位），否则会有错误。但 U-Boot 对这个没有做要求。</p>
<h3 id="缓存一致性"><a class="toclink" href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/#%C3%A7%C2%BC%C2%93%C3%A5%C2%AD%C2%98%C3%A4%C2%B8%C2%80%C3%A8%C2%87%C2%B4%C3%A6%C2%80%C2%A7">缓存一致性</a></h3>
<p>一开始的时候，AXI DMA 直接接到内存上，所以与 CPU 缓存是不一致的，网卡驱动需要经常地刷缓存。在 Rocket Chip 上，可以用 sifive 自己的 cflush 指令来刷缓存，但是它只能在 M 态执行，同时又支持虚拟地址，这种奇怪的设计就使得要在 OpenSBI，U-Boot 和 Linux 三处都添加逻辑：OpenSBI 处理 illegal instruction，如果发现是 cflush 指令，就再次 cflush；U-Boot 和 Linux 修改驱动，在合适的地方添加 cflush 指令。U-Boot 驱动比较简单，工作得比较好，但是 Linux 的网卡驱动怎么都改不好。</p>
<p>最后决定，打开 Rocket Chip 的 Frontend Bus，添加一个 AXI Slave 接口，然后让 AXI DMA 通过 AXI Slave 接入到 Rocket Chip 中，然后通过 TLBroadcast 实现缓存一致性。这样软件实现会比较简单，但是硬件就更复杂了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/10/18/port-system-to-rocket-chip-on-vcu128/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-09-27 00:00:00">2021年9月27日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 14 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="教学axi-quad-spi-时序分析"><a class="toclink" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/">「教学」AXI Quad SPI 时序分析</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/spi.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前一直没搞懂 Vivado 中 xdc 需要怎么编写，遇到一些必须要写 xdc 的时候就很头疼，不知道怎么写才可以得到正确的结果。今天分析了一下 AXI Quad SPI 的时序 xdc，终于理解了其中的含义。</p>
<h3 id="axi-quad-spi"><a class="toclink" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#axi-quad-spi">AXI Quad SPI</a></h3>
<p>AXI Quad SPI 是一个 SPI 的控制器，它支持 XIP（eXecute In Place）模式，即可以暴露一个只读 AXI Slave 接口，当接收到读请求的时候，就按照标准的 SPI Flash 命令去对应的地址进行读取，然后返回结果。由于不同厂家的 SPI Flash 支持有所不同，所以 IP 上的设置可以看到厂家的选择。</p>
<p>特别地，一个常见的需求是希望访问 Cfg（Configuration）Flash，亦即用来保存 Bitstream 的 Flash。当 FPGA 上电的时候，如果启动模式设置为 SPI Flash，FPGA 就会向 Cfg Flash 读取 Bitstream，Cfg Flash 需要连接到 FPGA 的指定引脚上，当 FPGA 初始化的时候由内部逻辑驱动，初始化完成后又要转交给用户逻辑。转交的方式就是通过 STARTUP 系列的 primitive。</p>
<p>通常，如果要连接外部的 SPI Flash，需要连接几条信号线到顶层，然后通过 xdc 把信号绑定到引脚上，然后引脚连接了一个外部的 SPI Flash。但由于 Cfg Flash 比较特殊，所以信号从 AXI Quad SPI 直接连到 STARTUP 系列的 primitive 上。如果是采用 STARTUPE2 原语的 7 系列的 FPGA，那么只有时钟会通过 STARTUPE2 pritimive 连接到 SPI Flash 上，其他数据信号还是正常通过顶层绑定；如果是采用 STARTUPE3 原语的 UltraScale 系列的 FPGA，那么时钟和数据都通过 STARTUPE3 primitive 连接到 SPI Flash。</p>
<h3 id="virtex-ultrascale-时序"><a class="toclink" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#virtex-ultrascale-%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">Virtex UltraScale+ 时序</a></h3>
<p>把信号连好了只是第一步，因为外设对时序要求比较复杂，如果用一个比较高直接跑，很大可能就读取到错误的数据了。很贴心的是，AXI Quad SPI 已经在生成的文件里提供了一个样例的 xdc，在文档里也有体现。在这里，我使用的设备是 Virtex Ultrascale+ 的 FPGA，其他系列的 FPGA 会有所不一样。它内容如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-1"></a>##### All the delay numbers have to be provided by the user
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-2"></a>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-3"></a>##### Following are the SPI device parameters
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-4"></a>##### Max Tco
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-5"></a>set tco_max 7
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-6"></a>##### Min Tco
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-7"></a>set tco_min 1
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-8"></a>##### Setup time requirement
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-9"></a>set tsu 2
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-10"></a>##### Hold time requirement
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-11"></a>set th 3
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-12"></a>######################################################################################################
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-13"></a>## STARTUPE3 primitive included inside IP for US+                                                             #
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-14"></a>######################################################################################################
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-15"></a>set tdata_trace_delay_max 0.25
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-16"></a>set tdata_trace_delay_min 0.25
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-17"></a>set tclk_trace_delay_max 0.2
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-18"></a>set tclk_trace_delay_min 0.2
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-19"></a>
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-20"></a>create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_0/ext_spi_clk] [get_pins -hierarchical */CCLK] -edges {3 5 7}
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-21"></a>set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max + $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-22"></a>set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min + $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-23"></a>set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-24"></a>set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
</span><span id="__span-0-25"><a id="__codelineno-0-25" name="__codelineno-0-25" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-25"></a>set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max - $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
</span><span id="__span-0-26"><a id="__codelineno-0-26" name="__codelineno-0-26" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-26"></a>set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min - $th - $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
</span><span id="__span-0-27"><a id="__codelineno-0-27" name="__codelineno-0-27" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-27"></a>set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
</span><span id="__span-0-28"><a id="__codelineno-0-28" name="__codelineno-0-28" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-0-28"></a>set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
</span></code></pre></div>
<p>我们分段来看这个 xdc 都做了什么：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-1-1"></a>create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_0/ext_spi_clk] [get_pins -hierarchical */CCLK] -edges {3 5 7}
</span></code></pre></div>
<p>首先，它创建了一个时钟 <code>clk_sck</code>。CCLK 是 STARTUP 输出的实际时钟，会连接到 Cfg Flash 的时钟信号上。而 AXI Quad SPI 的 ext_spi_clk 会输出到 CCLK 上，因此这里是一个生成的时钟，并且指定上下边沿的位置。<code>edges</code> 参数有三个，分别表示上升、下降和上升沿分别的位置。1 表示源时钟的第一个上升沿，2 表示源时钟的第一个下降沿，以此类推，所以 {3, 5, 7} 的意思就是频率减半，相位差半个周期。</p>
<p>接着，最主要的就是，怎么设置延迟。可以看到，代码中首先定义了一些参数：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-1"></a>##### Max Tco
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-2"></a>set tco_max 7
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-3"></a>##### Min Tco
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-4"></a>set tco_min 1
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-5"></a>##### Setup time requirement
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-6"></a>set tsu 2
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-7"></a>##### Hold time requirement
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-8"></a>set th 3
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-9"></a>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-10"></a>##### Trace delay
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-11"></a>set tdata_trace_delay_max 0.25
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-12"></a>set tdata_trace_delay_min 0.25
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-13"></a>set tclk_trace_delay_max 0.2
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-2-14"></a>set tclk_trace_delay_min 0.2
</span></code></pre></div>
<p>首先是 <span class="arithmatex">\(t_{co}\)</span>，应该表示的是 SPI Flash 的时钟到输出的延迟。本文用的 SPI Flash 型号是 Micron MT25QU02GCBB8E12-0SIT，可以从它的 <a href="https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/nor-flash/serial-nor/mt25q/die-rev-b/mt25q_qlkt_u_02g_cbb_0.pdf">Datasheet</a> 看到，时钟到输出的延迟应该是 Max 7ns：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-3-1"></a>Clock LOW to output valid under 30pF Max 7ns
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-3-2"></a>Clock LOW to output valid under 10pF Max 6ns
</span></code></pre></div>
<p>因此 <code>tco_max</code> 设为 7，<code>tco_min</code> 默认即可，因为 Datasheet 中没有做要求。</p>
<p>然后 <span class="arithmatex">\(t_{su}\)</span> 和 <span class="arithmatex">\(t_h\)</span> 则是输入的 setup 和 hold time。类似的，可以查到 SPI Flash 的参数：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-4-1"></a>Data in setup time Min 2.5ns
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-4-2"></a>Data in hold time Min 2ns
</span></code></pre></div>
<p>所以 <code>tsu</code> 设为 2.5，<code>th</code> 设为 2。</p>
<p>接下来则是 tdata 和 tclk 的 trace delay。这指的是从 FPGA 引脚到 SPI Flash 引脚的信号传输延迟。从严谨的角度来说，可以从板子的布线上测量长度来计算出来，不过这里就先用默认值了。一个简单的估算方法：光速 <span class="arithmatex">\(3*10^8 \text{m/s}\)</span>，考虑电信号传播速度是光速的一半，可以得到延迟和长度的比值： <span class="arithmatex">\(0.06 \text{ns/cm} = 0.15 \text{ns/inch}\)</span>。</p>
<p>那么，这些变量怎么参与到 input/output delay 的计算呢？</p>
<p>首先考虑 input delay。它指的是，从 SPI Flash 到 FPGA 的数据，相对于时钟的延迟。这个延迟由三部分组成：</p>
<ol>
<li>从 FPGA 输出的时钟 CCLK 到 SPI Flash 的时钟有延迟 <span class="arithmatex">\(t_{clk}\)</span>，下图 <code>a -&gt; b</code></li>
<li>从 SPI Flash 的时钟到数据输出有延迟 <span class="arithmatex">\(t_{co}\)</span>，下图 <code>b -&gt; c</code></li>
<li>从 SPI Flash 的数据到 FPGA 的数据输入有延迟 <span class="arithmatex">\(t_{data}\)</span>，下图 <code>c -&gt; d</code></li>
</ol>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p..", node: ".a" },
      { name: "clk_flash", wave: "p...", node: "..b", phase: 2.7 },
      { name: "data_flash", wave: "3456", node: "..c", phase: 2.5 },
      { name: "data_fpga", wave: "3456", node: "..d", phase: 2.3 },
    ],
  config: { hscale: 3 },
}</script>
<p>因此总延迟就是 <span class="arithmatex">\(t_{clk}+t_{co}+t_{data}\)</span>，就可以得到对应的设置：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-5-1"></a>set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max + $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-5-2"></a>set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min + $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
</span></code></pre></div>
<p>接下来要考虑 output delay。虽然 output delay 也有 min 和 max，但其含义有所区别，需要分别考虑。</p>
<p>首先是 max，它对应的是 setup time。如果定义时间 0 为时钟的上升沿，沿更早的时间为正的时间轴，沿更晚的时间为负的时间轴。那么，我们希望的是，数据到达寄存器输入的时间大于 setup time，此时可以满足 setup 条件。那么，具体怎么算呢？注意，我们要考虑的是从 FPGA 数据输出到 SPI Flash 上时钟的延迟。</p>
<p>假设 FPGA CCLK 时钟上升沿在 <span class="arithmatex">\(0\)</span> 时刻（下图的 <code>a</code>），那么 SPI Flash 时钟上升沿在 <span class="arithmatex">\(-t_{clk}\)</span> 时刻（下图的 <code>b</code>）。假设 FPGA 数据输出时刻为 <span class="arithmatex">\(t_0\)</span>（通常为正，下图的 <code>c</code>），那么 FPGA 数据输出到达 SPI Flash 在 <span class="arithmatex">\(t_0-t_{data}\)</span> 时刻（下图的 <code>d</code>），我们期望 <span class="arithmatex">\(t_0-t_{data}\)</span> 在 <span class="arithmatex">\(-t_{clk}\)</span> 时刻之前（下图的 <code>d -&gt; b</code>）至少 <span class="arithmatex">\(t_{su}\)</span> 时间到达，可以得到表达式：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p..", node: ".a" },
      { name: "clk_flash", wave: "p...", node: "..b", phase: 2.7 },
      { name: "data_fpga", wave: "3456", node: "..c", phase: 3.6 },
      { name: "data_flash", wave: "3456", node: "..d", phase: 3.4 }
    ],
  config: { hscale: 3 },
}</script>
<div class="arithmatex">\[
t_0 - t_{data} &gt; -t_{clk} + t_{su}
\]</div>
<p>化简一下，就可以得到 <span class="arithmatex">\(t_0 &gt; t_{data} + t_{su} - t_{clk}\)</span>，如果考虑极端情况，右侧 <span class="arithmatex">\(t_{data}\)</span> 取最大值，<span class="arithmatex">\(t_{clk}\)</span> 取最小值，我们就可以得到约束：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-6-1"></a>set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max - $tclk_trace_delay_min] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
</span></code></pre></div>
<p>接下来考虑 output delay 的 min，这对应的是 hold time。我们希望数据到达 SPI Flash 寄存器的时候，距离上升沿时间超过了 <span class="arithmatex">\(t_h\)</span>。还是一样的假设，如果 FPGA CCLK 时钟上升沿在 0 时刻（下图的 <code>a</code>），那么 SPI Flash 时钟上升沿在 <span class="arithmatex">\(-t_{clk}\)</span> 时刻（下图的 <code>b</code>）。假设 FPGA 数据输出时刻为 <span class="arithmatex">\(t_0\)</span>（下图的 <code>c</code>），那么 FPGA 数据输出到达 SPI Flash 在 <span class="arithmatex">\(t_0-t_{data}\)</span> 时刻（下图的 <code>d</code>），要求满足 hold 条件，可以得到：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk_fpga", wave: "p..", node: ".a" },
      { name: "data_fpga", wave: "3456", node: "..c", phase: 2.6 },
      { name: "clk_flash", wave: "p...", node: "..b", phase: 2.3 },
      { name: "data_flash", wave: "3456", node: "..d", phase: 2.2 },
    ],
  config: { hscale: 3 },
}</script>
<div class="arithmatex">\[
t_0 - t_{data} &lt; -t_{clk} - t_h
\]</div>
<p>化简以后，可以得到 <span class="arithmatex">\(t_0 &lt; t_{data} - t_{clk} - t_h\)</span>，按照极限来取，<span class="arithmatex">\(t_{data}\)</span> 取最小值，<span class="arithmatex">\(t_{clk}\)</span> 取最大值，可以得到最终的时序约束：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-7-1"></a>set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min - $th - $tclk_trace_delay_max] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
</span></code></pre></div>
<p>这样就可以实现 FPGA 和 SPI Flash 之间的正常通讯了。我觉得，这里比较绕的就是时间轴的定义，和我们平常思考的是反过来的。而且，这里的 min 和 max 并不是指 <span class="arithmatex">\([\min, \max]\)</span>，而是 <span class="arithmatex">\((-\inf, \min] \cup [\max, \inf)\)</span>。代入上面的数据，可以得到 <span class="arithmatex">\(\max=2.05, \min=-2.95, t_0 \in (\inf, -2.95] \cup [2.05, \inf)\)</span>。如果变化的时刻距离时钟上升沿太接近，就会导致在 SPI Flash 侧出现不满足 setup 或者 hold 约束的情况。</p>
<p>也可以换个角度来理解 min 和 max：对于同一个周期的时钟和数据来说，数据相对时钟有一个延迟，这个延迟不能太小，至少要满足 hold，所以这是一个最小的延迟；同时这个延迟不能太大，最多需要满足下一个时钟上升沿的 setup，所以这是一个最大的延迟。如果从这个角度来看，那就是延迟在一个 <span class="arithmatex">\([\min, \max]\)</span> 的范围内。但是，这样在计算的时候就需要把时钟周期纳入到 <span class="arithmatex">\(\max\)</span> 的计算中，比如 <span class="arithmatex">\(\max=t_c-t_{su}\)</span>。如果我们把坐标轴修改一下，原点变成原来的下一个时钟周期的上升沿，x 的正方向变成反向，就可以得到上面的形式了。</p>
<h3 id="artix-7-时序"><a class="toclink" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#artix-7-%C3%A6%C2%97%C2%B6%C3%A5%C2%BA%C2%8F">Artix 7 时序</a></h3>
<p>那么，更常见的 FPGA 是 7 系列的，比如 Artix 7，它采用的是 STARTUPE2 原语，只有时钟是通过 STARTUPE2 原语的 USRCCLKO 信号传递到 CCLK 引脚上的，其他数据信号都是需要在顶层信号绑定对应的引脚。在 AXI Quad SPI 文档中，描述了 STARTUPE2 所需要的时序约束，我们分段来分析一下。</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-1"></a>## You must provide all the delay numbers
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-2"></a>## CCLK delay is 0.5, 6.7 ns min/max for K7-2; refer Data sheet
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-3"></a>## Consider the max delay for worst case analysis
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-4"></a>set cclk_delay 6.7
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-5"></a>## Following are the SPI device parameters
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-6"></a>## Max Tco
</span><span id="__span-8-7"><a id="__codelineno-8-7" name="__codelineno-8-7" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-7"></a>set tco_max 7
</span><span id="__span-8-8"><a id="__codelineno-8-8" name="__codelineno-8-8" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-8"></a>## Min Tco
</span><span id="__span-8-9"><a id="__codelineno-8-9" name="__codelineno-8-9" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-9"></a>set tco_min 1
</span><span id="__span-8-10"><a id="__codelineno-8-10" name="__codelineno-8-10" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-10"></a>## Setup time requirement
</span><span id="__span-8-11"><a id="__codelineno-8-11" name="__codelineno-8-11" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-11"></a>set tsu 2
</span><span id="__span-8-12"><a id="__codelineno-8-12" name="__codelineno-8-12" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-12"></a>## Hold time requirement
</span><span id="__span-8-13"><a id="__codelineno-8-13" name="__codelineno-8-13" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-13"></a>set th 3
</span><span id="__span-8-14"><a id="__codelineno-8-14" name="__codelineno-8-14" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-14"></a>## Following are the board/trace delay numbers
</span><span id="__span-8-15"><a id="__codelineno-8-15" name="__codelineno-8-15" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-15"></a>## Assumption is that all Data lines are matched
</span><span id="__span-8-16"><a id="__codelineno-8-16" name="__codelineno-8-16" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-16"></a>set tdata_trace_delay_max 0.25
</span><span id="__span-8-17"><a id="__codelineno-8-17" name="__codelineno-8-17" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-17"></a>set tdata_trace_delay_min 0.25
</span><span id="__span-8-18"><a id="__codelineno-8-18" name="__codelineno-8-18" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-18"></a>set tclk_trace_delay_max 0.2
</span><span id="__span-8-19"><a id="__codelineno-8-19" name="__codelineno-8-19" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-19"></a>set tclk_trace_delay_min 0.2
</span><span id="__span-8-20"><a id="__codelineno-8-20" name="__codelineno-8-20" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-8-20"></a>#### End of user provided delay numbers
</span></code></pre></div>
<p>可以看到，这一部分和上面 UltraScale+ 部分差不多，只是多一个 <code>cclk_delay</code> 变量，这是因为 Artix 7 中，时钟只能创建到 USRCCLKO 引脚上，但是实际 SPI Flash 接收到的时钟等于 USRCCLKO 到 CCLK 引脚，然后再通过 PCB 上的线传播到 SPI Flash，所以需要手动添加一个偏移，这个偏移就是 USRCCLKO 到 CCLK 的延迟，可以在 <a href="https://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf">Artix 7 Data Sheet</a> 里面看到：对于 1.0V，-2 速度的 FPGA，这个延迟最小值为 0.50ns，最大值为 6.70ns，这里采用了最大值。</p>
<p>所以，下面的约束，除了时钟部分以外，和上面分析的 UltraScale+ 时序约束计算方法是相同的。不同点在于，首先约束了从 AXI Quad SPI 到 STARTUPE2 的路由时延，从 0.1ns 到 1.5ns，然后又从 USRCCLKO 创建了一个分频 + 延迟 <code>cclk_delay</code> 纳秒的时钟，作为 SPI Flash 上 SCK 引脚的时钟。</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-1"></a>## this is to ensure min routing delay from SCK generation to STARTUP input
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-2"></a>## User should change this value based on the results
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-3"></a>## having more delay on this net reduces the Fmax
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-4"></a>set_max_delay 1.5 -from [get_pins -hier *SCK_O_reg_reg/C] -to [get_pins -hier
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-5"></a>*USRCCLKO] -datapath_only
</span><span id="__span-9-6"><a id="__codelineno-9-6" name="__codelineno-9-6" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-6"></a>set_min_delay 0.1 -from [get_pins -hier *SCK_O_reg_reg/C] -to [get_pins -hier
</span><span id="__span-9-7"><a id="__codelineno-9-7" name="__codelineno-9-7" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-7"></a>*USRCCLKO]
</span><span id="__span-9-8"><a id="__codelineno-9-8" name="__codelineno-9-8" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-8"></a>## Following command creates a divide by 2 clock
</span><span id="__span-9-9"><a id="__codelineno-9-9" name="__codelineno-9-9" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-9"></a>## It also takes into account the delay added by STARTUP block to route the CCLK
</span><span id="__span-9-10"><a id="__codelineno-9-10" name="__codelineno-9-10" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-10"></a>create_generated_clock -name clk_sck -source [get_pins -hierarchical
</span><span id="__span-9-11"><a id="__codelineno-9-11" name="__codelineno-9-11" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-11"></a>*axi_quad_spi_1/ext_spi_clk] [get_pins -hierarchical *USRCCLKO] -edges {3 5 7}
</span><span id="__span-9-12"><a id="__codelineno-9-12" name="__codelineno-9-12" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-12"></a>-edge_shift [list $cclk_delay $cclk_delay $cclk_delay]
</span><span id="__span-9-13"><a id="__codelineno-9-13" name="__codelineno-9-13" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-13"></a>## Data is captured into FPGA on the second rising edge of ext_spi_clk after the SCK
</span><span id="__span-9-14"><a id="__codelineno-9-14" name="__codelineno-9-14" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-14"></a>falling edge
</span><span id="__span-9-15"><a id="__codelineno-9-15" name="__codelineno-9-15" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-15"></a>
</span><span id="__span-9-16"><a id="__codelineno-9-16" name="__codelineno-9-16" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-16"></a>## Data is driven by the FPGA on every alternate rising_edge of ext_spi_clk
</span><span id="__span-9-17"><a id="__codelineno-9-17" name="__codelineno-9-17" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-17"></a>set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max +
</span><span id="__span-9-18"><a id="__codelineno-9-18" name="__codelineno-9-18" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-18"></a>$tclk_trace_delay_max] [get_ports IO*_IO] -clock_fall;
</span><span id="__span-9-19"><a id="__codelineno-9-19" name="__codelineno-9-19" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-19"></a>set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min +
</span><span id="__span-9-20"><a id="__codelineno-9-20" name="__codelineno-9-20" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-20"></a>$tclk_trace_delay_min] [get_ports IO*_IO] -clock_fall;
</span><span id="__span-9-21"><a id="__codelineno-9-21" name="__codelineno-9-21" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-21"></a>set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins
</span><span id="__span-9-22"><a id="__codelineno-9-22" name="__codelineno-9-22" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-22"></a>-hierarchical */ext_spi_clk]]
</span><span id="__span-9-23"><a id="__codelineno-9-23" name="__codelineno-9-23" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-23"></a>set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins
</span><span id="__span-9-24"><a id="__codelineno-9-24" name="__codelineno-9-24" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-24"></a>-hierarchical */ext_spi_clk]]
</span><span id="__span-9-25"><a id="__codelineno-9-25" name="__codelineno-9-25" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-25"></a>## Data is captured into SPI on the following rising edge of SCK
</span><span id="__span-9-26"><a id="__codelineno-9-26" name="__codelineno-9-26" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-26"></a>## Data is driven by the IP on alternate rising_edge of the ext_spi_clk
</span><span id="__span-9-27"><a id="__codelineno-9-27" name="__codelineno-9-27" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-27"></a>set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max -
</span><span id="__span-9-28"><a id="__codelineno-9-28" name="__codelineno-9-28" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-28"></a>$tclk_trace_delay_min] [get_ports IO*_IO];
</span><span id="__span-9-29"><a id="__codelineno-9-29" name="__codelineno-9-29" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-29"></a>set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min - $th -
</span><span id="__span-9-30"><a id="__codelineno-9-30" name="__codelineno-9-30" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-30"></a>$tclk_trace_delay_max] [get_ports IO*_IO];
</span><span id="__span-9-31"><a id="__codelineno-9-31" name="__codelineno-9-31" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-31"></a>set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins
</span><span id="__span-9-32"><a id="__codelineno-9-32" name="__codelineno-9-32" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-32"></a>-hierarchical */ext_spi_clk]] -to clk_sck
</span><span id="__span-9-33"><a id="__codelineno-9-33" name="__codelineno-9-33" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-33"></a>set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */
</span><span id="__span-9-34"><a id="__codelineno-9-34" name="__codelineno-9-34" href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/#__codelineno-9-34"></a>ext_spi_clk]] -to clk_sck
</span></code></pre></div>
<p>一个 Artix 7 上配置 STARTUP SPI Flash 的例子 <a href="https://github.com/trivialmips/nontrivial-mips/blob/master/vivado/NonTrivialMIPS.srcs/constrs_1/new/io_timings.xdc">io_timings.xdc</a> 可供参考。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/09/27/xilinx-axi-quad-spi-timing/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-09-14 00:00:00">2021年9月14日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 14 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="浅谈乱序执行-cpu"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/">浅谈乱序执行 CPU</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/ooo_cpu.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最早学习乱序执行 CPU 的时候，是在 Wikipedia 上自学的，后来在计算机系统结构课上又学了一遍，但发现学的和现在实际采用的乱序执行 CPU 又有很大区别，后来又仔细研究了一下，觉得理解更多了，就想总结一下。</p>
<h3 id="经典-tomasulo"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#%C3%A7%C2%BB%C2%8F%C3%A5%C2%85%C2%B8-tomasulo">经典 Tomasulo</a></h3>
<p>参考 <a href="https://people.eecs.berkeley.edu/~pattrsn/252F96/Lecture04.pdf">Stanford 教材</a></p>
<p>经典 Tomasulo，也是 Wikipedia 上描述的 Tomasulo 算法，它的核心是保留站。指令在 Decode 之后，会被分配到一个保留站中。保留站有以下的这些属性：</p>
<ol>
<li>Op：需要执行的操作</li>
<li>Qj，Qk：操作数依赖的指令目前所在的保留站 ID</li>
<li>Vj，Qk：操作数的值</li>
<li>Rj，Rk：操作数是否 ready（或者用特殊的 Qj，Qk 值表示是否 ready）</li>
<li>Busy：这个保留站被占用</li>
</ol>
<p>此外还有一个 mapping（Wikipedia 上叫做 RegisterStat），记录了寄存器是否会被某个保留站中的指令写入。</p>
<p>指令分配到保留站的时候，会查询 RegisterStat，得知操作数寄存器是否 ready，如果不 ready，说明有一个先前的指令要写入这个寄存器，那就记录下对应的保留站 ID。当操作数都 ready 了，就可以进入计算单元计算。当一条指令在执行单元中完成的时候，未出现 WAW 时会把结果写入寄存器堆，并且通过 Common Data Bus 进行广播，目前在保留站中的指令如果发现，它所需要的操作数刚好计算出来了，就会把取值保存下来。</p>
<p>这里有一些细节：因为保留站中的指令可能要等待其他指令的完成，为了保证计算单元利用率更高，对于同一个计算类型（比如 ALU），需要有若干个同类的保留站（比如 Add1，Add2，Add3）。在 Wikipedia 的表述中，每个保留站对应了一个计算单元，这样性能比较好，但自然面积也就更大。如果节省面积，也可以减少计算单元的数量，然后每个计算单元从多个保留站中获取计算的指令。</p>
<p>可以思考一下，这种方法的瓶颈在什么地方。首先，每条指令都放在一个保留站中，当保留站满的时候就不能发射新的指令。其次，如果计算单元的吞吐跟不上保留站的填充速度，也会导致阻塞。</p>
<p>这种方法的一个比较麻烦的点在于难以实现精确异常。精确异常的关键在于，异常之前的指令都生效，异常和异常之后的指令不生效，但这种方法无法进行区分。</p>
<p>从寄存器重命名的角度来看，可以认为这种方法属于 Implicit Register Renaming，也就是说，把 Register 重命名为保留站的 ID。</p>
<p>再分析一下寄存器堆需要哪些读写口。有一条规律是，寄存器堆的面积与读写口个数的平方成正比。对于每条发射的指令，都需要从寄存器堆读操作数，所以读口是操作数 x 指令发射数。当执行单元完成计算的时候，需要写入寄存器堆，所以每个执行单元都对应一个寄存器堆的写口。</p>
<p>硬件实现的时候，为了性能，希望保留站可以做的比较多，这样可以容纳更多的指令。但是，保留站里面至少要保存操作数的值，会比较占用面积，并且时延也比较大。</p>
<h3 id="rob-reorder-buffer"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#rob-reorder-buffer">ROB (ReOrder Buffer)</a></h3>
<p><a href="https://web.stanford.edu/class/cs349g/cs349g-speculation.pdf">参考教材</a></p>
<p>为了实现精确异常，我们需要引入 ROB。在上面的 Tomasulo 算法中，计算单元计算完成的时候，就会把结果写入到寄存器堆中，因此精确异常时难以得到正确的寄存器堆取值。既然我们希望寄存器堆的状态与顺序执行的结果一致，我们需要引入 ROB。</p>
<p>ROB 实际上就是一个循环队列，队列头尾指针之间就是正在执行的指令，每个 ROB 表项记录了指令的状态、目的寄存器和目的寄存器将要写入的值。ROB 会检查队列头的指令，如果已经执行完成，并且没有异常，就可以让结果生效，并把指令从队列头中删去，继续检查后面的。Decode 出来的指令则会插入到 ROB 的尾部，并且随着指令的执行过程更新状态。遇到异常的指令，就把队列中的指令、保留站和执行单元清空，从异常处理地址开始重新执行。</p>
<p>为了保证寄存器堆的正确性，运算单元的运算结果会写入 ROB 项中，当这一项在 ROB 队列头部被删去时，就会写入寄存器堆。在经典 Tomasulo 中，寄存器重命名为保留站的 ID，但在这种设计中，应该重命名为 ROB 的 ID，也就是说，需要维护一个寄存器到 ROB ID 的映射，当指令进入保留站的时候，需要从寄存器堆或者 ROB 中去读取操作数的值。在 CDB 上广播的也是 ROB 的 ID，而不是保留站的 ID。</p>
<p>这种方法中，ROB 的大小成为了一个新的瓶颈，因为每条在正在执行的指令都需要在 ROB 中记录一份。不过好处是实现了精确异常。</p>
<h3 id="explicit-register-renaming"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#explicit-register-renaming">Explicit Register Renaming</a></h3>
<p>上面两种设计都是采用的 Implicit Register Renaming 的方法，第一种方法重命名到了保留站，第二种方法重命名到了 ROB。还有一种设计，把寄存器编号映射到物理的寄存器。把 ISA 中的寄存器称为架构寄存器（比如 32 个通用寄存器），CPU 中实际的寄存器称为物理寄存器，物理寄存器一般会比架构寄存器多很多（一两百个甚至更多）。</p>
<p>Explicit Register Renaming 和 ReOrder Buffer 这两个设计方向可以同时使用，也可以单独使用。</p>
<p>映射的方法和前面的类似，也是维护一个 mapping，从架构寄存器到物理寄存器。当一条指令 Dispatch 的时候，操作数在 mapping 中找到实际的物理寄存器编号。如果这条指令要写入新的架构寄存器，则从未分配的物理寄存器中分配一个新的物理寄存器，并且更新 mapping，即把写入的架构寄存器映射到新的物理寄存器上。然后，放到 Issue Queue 中。</p>
<p>Issue Queue 可以理解为保留站的简化版，它不再保存操作数的取值，而仅仅维护操作数是否 ready。后面解释为什么不需要保存操作数的取值。在 Issue Queue 中的指令在所有操作数都 ready 的时候，则会 Issue 到不同的端口中。每个端口对应着一个执行单元，比如两个 ALU 端口分别对应两个 ALU 执行单元。指令首先通过寄存器堆，以物理寄存器为编号去读取数据，然后这个值直接传给执行单元，不会存下来。当执行单元执行完毕的时候，结果也是写到物理寄存器堆中，ROB 不保存数据。</p>
<p>可以发现，这种设计中，值仅保存在寄存器堆中，Issue Queue 和 ROB 都只保存一些状态位，因此它们可以做的很大，典型的 Issue Queue 有几十项，ROB 则有几百项。</p>
<p>接下来讨论一些细节。首先是，物理寄存器何时释放。当一条指令写入一个架构寄存器的时候，在下一次这个架构寄存器被写入之前，这个寄存器的值都有可能被读取，因此这个架构寄存器到物理寄存器的映射要保留。如果我们能保证读取这个值的指令都已经完成，我们就可以释放这个物理寄存器了。一个方法是，我在覆盖架构寄存器到物理寄存器的映射时，我还要记录原来的物理寄存器，当该指令在 ROB 中提交了（从队头出去了），说明之前可能依赖这个物理寄存器的所有指令都完成了，这时候就可以把原来的物理寄存器放到未映射的列表中。</p>
<p>还有一个问题，就是在遇到异常的时候，如何恢复在异常指令处的架构寄存器到物理寄存器的映射呢？一个办法是，利用我在 ROB 中记录的被覆盖的物理寄存器编号，从 ROB 队尾往前回滚，当发现一条指令覆盖了一个架构寄存器映射的时候，就恢复为覆盖之前的值。这样，当回滚到异常指令的时候，就会得到正确的映射。<a href="https://ieeexplore.ieee.org/document/491460">MIPS R10K 的论文</a>中是这么描述的：</p>
<div class="language-text highlight"><pre><span></span><code>The active list contains the logical-destination register number and its
old physical-register number for each instruction. An instruction&#39;s
graduation commits its new mapping, so the old physical register can
return to the free list for reuse. When an exception occurs, however,
subsequent instructions never graduate. Instead, the processor restores
old mappings from the active list. The R1OOOO unmaps four instructions
per cycle--in reverse order, in case it renamed the same logical
register twice. Although this is slower than restoring a branch,
exceptions are much rarer than mispredicted branches. The processor
returns new physical registers to the free lists by restoring their read
pointers.
</code></pre></div>
<p>和 @CircuitCoder 讨论并参考 <a href="https://docs.boom-core.org/en/latest/sections/reorder-buffer.html#parameterization-rollback-versus-single-cycle-reset">BOOM 文档</a> 后发现，另一种办法是记录一个 Committed Map Table，也就是，只有当 ROB Head 的指令被 Commit 的时候，才更新 Committed Map Table，可以认为是顺序执行的寄存器映射表。当发生异常的时候，把 Committed Map Table 覆盖到 Register Map Table 上。这样需要的周期比较少，但是时序可能比较差。</p>
<h3 id="implicit-renamingrob-和-explicit-renaming-的比较"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#implicit-renamingrob-%C3%A5%C2%92%C2%8C-explicit-renaming-%C3%A7%C2%9A%C2%84%C3%A6%C2%AF%C2%94%C3%A8%C2%BE%C2%83">Implicit Renaming(ROB) 和 Explicit Renaming 的比较</a></h3>
<p>这两种方法主要区别：</p>
<ol>
<li>Implicit Renaming 在分发的时候，就会从寄存器堆读取数据，保存到保留站中；而 Explicit Renaming 是指令从 Issue Queue 到执行单元时候从寄存器堆读取数据</li>
<li>Implicit Renaming 的寄存器堆读取口较少，只需要考虑发射数乘以操作数个数，但所有类型的寄存器堆（整数、浮点）都需要读取；Explicit Renaming 的寄存器堆读取口更多，对于每个 Issue Queue，都需要操作数个数个读取口，但好处是可以屏蔽掉不需要访问的读取口，比如浮点 FMA 流水不需要读取整数寄存器堆。写和读是类似的：Implicit Renaming 中，寄存器堆的写入是从 ROB 上提交；而 Explicit Renaming 则是执行单元计算完后写入寄存器堆。</li>
</ol>
<h3 id="其他优化的手段"><a class="toclink" href="../../hardware/2021/09/14/brief-into-ooo/#%C3%A5%C2%85%C2%B6%C3%A4%C2%BB%C2%96%C3%A4%C2%BC%C2%98%C3%A5%C2%8C%C2%96%C3%A7%C2%9A%C2%84%C3%A6%C2%89%C2%8B%C3%A6%C2%AE%C2%B5">其他优化的手段</a></h3>
<p>在第一和第二种设计中，当一条指令计算完成时，结果会直接通过 CDB 转发到其他指令的输入，这样可以提高运行效率。在第三种设计中，为了提高效率，也可以做类似的事情，但因为中间多了一级寄存器堆读取的流水线级，处理会更加复杂一点。比如，有一条 ALU 指令，可以确定它在一个周期后一定会得到计算结果，那么我就可以提前把依赖这条指令的其他指令 Dispatch 出去，然后在 ALU 之间连接一个 bypass 网络，这样就可以减少一些周期。</p>
<p>此外，为了提高吞吐率，一般计算单元都被设计为每个周期可以接受一条指令，在内部实现流水线执行，每个周期完成一条指令的计算。当然了，很多时候由于数据依赖问题，可能并不能达到每个周期每个计算单元都满载的情况。</p>
<p>有些时候，一些指令不方便后端实现，就会加一层转换，从指令转换为 uop，再由后端执行。这在 x86 处理器上很普遍，因为指令集太复杂了。像 AArch64 指令集，它在 Load/Store 的时候可以对地址进行计算，这种时候也是拆分为两条 uop 来执行。一些实用的指令需要三个操作数，比如 <code>D = A ? B : C</code>，在 Alpha 21264 中，这条指令会转换为两条 uop，这两条 uop 的操作数就只有两个，便于后端实现，否则在各个地方都允许三个操作数会导致一定的浪费。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/09/14/brief-into-ooo/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-05-06 00:00:00">2021年5月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="硬盘相关的概念"><a class="toclink" href="../../hardware/2021/05/06/disk/">硬盘相关的概念</a></h2>
<h3 id="ata"><a class="toclink" href="../../hardware/2021/05/06/disk/#ata">ATA</a></h3>
<p><a href="https://en.wikipedia.org/wiki/Parallel_ATA">ATA</a> 定义了发送给硬盘的命令，<a href="https://people.freebsd.org/~imp/asiabsdcon2015/works/d2161r5-ATAATAPI_Command_Set_-_3.pdf">标准</a>定义了命令：</p>
<ul>
<li>ech IDENTIFY DEVICE: 获取设备信息</li>
<li>25h READ DMA EXT: 读取扇区</li>
<li>35h WRITE DMA EXT: 写入扇区</li>
</ul>
<p>ATA 同时也是接口，图片如下。ATA 前身是 IDE，现在 ATA 叫做 PATA。</p>
<p><img alt="PATA Pin" src="https://upload.wikimedia.org/wikipedia/commons/thumb/d/d9/ATA_Plug.svg/600px-ATA_Plug.svg.png" /></p>
<h3 id="ahci"><a class="toclink" href="../../hardware/2021/05/06/disk/#ahci">AHCI</a></h3>
<p><a href="https://en.wikipedia.org/wiki/Advanced_Host_Controller_Interface">AHCI</a> 可以简单理解为 PCIe &lt;-&gt; SATA 的转换器。AHCI 暴露为一个 PCIe 设备：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2021/05/06/disk/#__codelineno-0-1"></a>$<span class="w"> </span>lspci<span class="w"> </span>-vv
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2021/05/06/disk/#__codelineno-0-2"></a><span class="m">00</span>:1f.2<span class="w"> </span>SATA<span class="w"> </span>controller:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>C600/X79<span class="w"> </span>series<span class="w"> </span>chipset<span class="w"> </span><span class="m">6</span>-Port<span class="w"> </span>SATA<span class="w"> </span>AHCI<span class="w"> </span>Controller<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">05</span><span class="o">)</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2021/05/06/disk/#__codelineno-0-3"></a><span class="w">        </span>Kernel<span class="w"> </span>modules:<span class="w"> </span>ahci
</span></code></pre></div>
<p>处理器通过 IO port/MMIO 访问 AHCI，然后 AHCI HBA 连接到 SATA 设备。</p>
<h3 id="sata"><a class="toclink" href="../../hardware/2021/05/06/disk/#sata">SATA</a></h3>
<p><a href="https://en.wikipedia.org/wiki/Serial_ATA">SATA</a> 一般说的是接口。它一般分为两个部分，数据和电源。数据部分只有 7 个 pin，三个 GND 和两对差分线（A+A- B+B-），图片如下：</p>
<p><img alt="SATA Data" src="https://upload.wikimedia.org/wikipedia/commons/e/ef/SATA_Data_Cable.jpg" /></p>
<p>电源部分有 15 个 pin，有 GND 3.3V 5V 和 12V，图片如下：</p>
<p><img alt="SATA Power" src="https://upload.wikimedia.org/wikipedia/commons/thumb/0/0f/SATA_power_cable.jpg/400px-SATA_power_cable.jpg" /></p>
<p>常见的 SATA 盘有 2.5 英寸（small form factor, SFF）和 3.5 英寸（large form factor，LFF）两种规格。</p>
<h3 id="m2"><a class="toclink" href="../../hardware/2021/05/06/disk/#m2">M.2</a></h3>
<p><a href="https://en.wikipedia.org/wiki/M.2">M.2</a> 又称 NGFF，有不同的 key 类型。常见的是 B 和 M：</p>
<ul>
<li>B key: 12-19 notched, PCIe x2, SATA</li>
<li>M key: 59-66 notched, PCIe x4, SATA</li>
</ul>
<p>都有部分引脚的位置是空的：</p>
<p><img alt="M.2" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/M2_Edge_Connector_Keying.svg/620px-M2_Edge_Connector_Keying.svg.png" /></p>
<p>在<a href="https://pinoutguide.com/HD/M.2_NGFF_connector_pinout.shtml">这里</a>可以看到两种 key 的 pinout。</p>
<ul>
<li>B key: SATA pin B(41,43) A(47,49), PCIe x2 pin R1(29,31) T1(35,37) R0(41,43) T0(47,49), USB 3.0 pin TX(29, 31) RX(35,37)</li>
<li>M key: SATA 同上，PCIe x4 pin R3(5,7) T3(11,13) R2(17,19) T2(23,25) Lane 0,1 同上</li>
</ul>
<p>可以看到，SATA pin 和 PCIe 的两个 lane 在 B 和 M key 中是一样的，物理上也是可以兼容的。</p>
<p>因为支持 SATA 和 PCIe，就有下面三种可能的使用方式：</p>
<ul>
<li>PCIe -- AHCI HBA(Board) -- SATA(M.2) -- Disk: 传统方式，只不过物理接口从 SATA 变成了 M.2</li>
<li>PCIe -- PCIe Device(M.2) -- Disk(AHCI)：硬盘实现了 AHCI 的接口，通过 PCIe 连接到 CPU</li>
<li>PCIe -- PCIe Device(M.2) -- Disk(NVMe)：硬盘实现了 NVMe 的接口，通过 PCIe 连接到 CPU</li>
</ul>
<p><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/68/SATA_Express_interface.svg/620px-SATA_Express_interface.svg.png" /></p>
<h3 id="sata-express"><a class="toclink" href="../../hardware/2021/05/06/disk/#sata-express">SATA express</a></h3>
<p><a href="https://en.wikipedia.org/wiki/SATA_Express">SATA express</a> 在 SATA 3.2 引入，它用的很少，被 U.2 取代。提供了 PCIe x2 或者 SATA x2。</p>
<h3 id="u2"><a class="toclink" href="../../hardware/2021/05/06/disk/#u2">U.2</a></h3>
<p><a href="https://en.wikipedia.org/wiki/U.2">U.2</a> 也叫 <a href="https://members.snia.org/document/dl/26489">SFF-8639</a>。它和 <a href="https://en.wikipedia.org/wiki/SATA_Express">SATA express</a> 接口一样，但提供了 PCIe x4 或者 SATA x2。详见 <a href="https://pinoutguide.com/HD/U.2_SATA_connector_pinout.shtml">pinout</a>。</p>
<p><img alt="U.2" src="https://www.delock.com/infothek/U.2-NVMe/images/teaser.jpg" /></p>
<h3 id="速度比较"><a class="toclink" href="../../hardware/2021/05/06/disk/#%C3%A9%C2%80%C2%9F%C3%A5%C2%BA%C2%A6%C3%A6%C2%AF%C2%94%C3%A8%C2%BE%C2%83">速度比较</a></h3>
<p>不同的协议的速度如下：</p>
<ul>
<li>SATA 3.0: 6Gb/s(8b/10b, 4Gb/s uncoded)</li>
<li>SAS-1: 3Gb/s</li>
<li>SAS-2: 6Gb/s</li>
<li>SAS-3: 12Gb/s</li>
<li>SAS-4: 22.5Gb/s</li>
<li>PCIe 3.0 x4: 32Gb/s(8GT/s, 128b/130b, 31.5 Gb/s uncoded)</li>
</ul>
<p>更完整的可以看<a href="https://en.wikipedia.org/wiki/List_of_interface_bit_rates">List of interface bit rates</a>。</p>
<p><a href="https://ark.intel.com/content/www/us/en/ark/products/192574/intel-ssd-dc-p4618-series-6-4tb-1-2-height-pcie-3-1-x8-3d2-tlc.html">Intel SSD DC P4618 Series</a> 读写速度可以达到 40~50 Gb/s，它采用的是 PCIe 3.0 x8(64Gb/s) NVMe。</p>
<p><a href="https://ark.intel.com/content/www/us/en/ark/products/125024/intel-ssd-545s-series-1-024tb-2-5in-sata-6gb-s-3d2-tlc.html">Intel SSD 545s Series</a> 读写速度约 4Gb/s，采用的是 SATA 3.0 6Gb/s。</p>
<p><a href="https://www.samsung.com/semiconductor/minisite/ssd/product/consumer/970evo/">SAMSUNG 970 EVO</a> 读写速度 20~30 Gb/s，它采用的是 PCIe 3.0 x4(32Gb/s) NVMe。</p>
<h3 id="sas"><a class="toclink" href="../../hardware/2021/05/06/disk/#sas">SAS</a></h3>
<p>SAS 涉及的物理接口比较多，下面举一个具体的例子：DELL SCv2000</p>
<p>文档：https://dl.dell.com/topicspdf/storage-sc2000_owners-manual_en-us.pdf</p>
<p>它的背面：</p>
<p><img alt="" src="/images/scv2000.png" /></p>
<p>它有四个前端接口 Mini-SAS High Density (HD)，即 SFF-8644；两个后端接口 Mini-SAS，即 SFF-8088。</p>
<p>RAID 卡例子：MegaRAID SAS 9361-8i</p>
<p>文档：https://docs.broadcom.com/doc/12351995</p>
<p>它的接口有：</p>
<ol>
<li>两个 mini-SAS SFF-8643(Mini Multilane 4/8X 12 Gb/s Unshielded Connector (HD12un)) 内部连接器，连接到硬盘</li>
<li>PCIe 3.0 8x 连接主板</li>
</ol>
<p>SAS 标准：</p>
<ul>
<li>INCITS 417 Serial Attached SCSI 1.1 (SAS-1.1)</li>
<li>INCITS 457 Serial Attached SCSI 2 (SAS-2)</li>
<li>INCITS 478 Serial Attached SCSI 2.1 (SAS-2.1)</li>
<li>INCITS 519 Serial Attached SCSI - 3 (SAS-3)</li>
<li>INCITS 534 Serial Attached SCSI - 4 (SAS-4)</li>
</ul>
<p>可以从 https://www.t10.org/drafts.htm#SCSI3_SAS 免费下载尚未成为标准的 SAS-4.1 Working Draft。</p>
<h3 id="sas-相关的物理接口"><a class="toclink" href="../../hardware/2021/05/06/disk/#sas-%C3%A7%C2%9B%C2%B8%C3%A5%C2%85%C2%B3%C3%A7%C2%9A%C2%84%C3%A7%C2%89%C2%A9%C3%A7%C2%90%C2%86%C3%A6%C2%8E%C2%A5%C3%A5%C2%8F%C2%A3">SAS 相关的物理接口</a></h3>
<p>查找 SFF 标准：https://www.snia.org/technology-communities/sff/specifications</p>
<p>中文介绍：https://www.163.com/dy/article/H8TGPEUA0532B75P.html</p>
<h4 id="sff-8087"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-8087">SFF-8087</a></h4>
<p>Mini Multilane 4X Unshielded Connector Shell and Plug</p>
<p><img alt="" src="/images/sff8087.png" /></p>
<p>介绍：https://cs-electronics.com/sff-8087/</p>
<p>Mini SAS 4i 连接器就是 36 pin 的 SFF-8087，支持四路 SAS。i 表示用于 internal 连接。对应的 external 接口是 SFF-8088。</p>
<p>标准下载地址：https://members.snia.org/document/dl/25823</p>
<p>它的引脚定义可以在 <a href="https://members.snia.org/document/dl/27380">SFF-9402</a> 看到，它的引脚分为 A 面和 B 面，每面有 18 个 PIN，用途如下：</p>
<ul>
<li>A2(Rx0+), A3(Rx0-), B2(Tx0+), B3(Tx0-)：第一组差分对</li>
<li>A4(Rx1+), A5(Rx1-), B4(Tx1+), B5(Tx1-)：第二组差分对</li>
<li>A13(Rx2+), A14(Rx2-), B13(Tx2+), B14(Tx2-)：第三组差分对</li>
<li>A16(Rx3+), A17(Rx3-), B16(Tx3+), B17(Tx3-)：第四组差分对</li>
<li>B8(Sclock), B9(Sload), A10(SDataOut), A11(SDataIn)：SGPIO 协议</li>
<li>B8(2W-CLK), B9(2W-DATA)：用于 SES 的 I2C 协议</li>
</ul>
<p>这四组差分对对应四路 SAS 或者 SATA。SGPIO 协议的标准是 <a href="https://members.snia.org/document/dl/25923">SFF-8485</a>，主要用途是控制硬盘状态灯，以及判断盘是否插入。</p>
<p>相关标准：</p>
<ul>
<li>SFF-8086: Mini Multilane 10 Gb/s 4X Common Elements Connector</li>
</ul>
<h4 id="sff-8088"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-8088">SFF-8088</a></h4>
<p>Mini Multilane 4X Shielded Connector Shell and Plug</p>
<p><img alt="" src="/images/sff8088.png" /></p>
<p>标准下载地址：https://members.snia.org/document/dl/25824</p>
<p>Mini SAS 4x 连接器就是 26 pin 的 SFF-8088，支持四路 SAS。用于 external 连接。对应的 internal 接口是 SFF-8087。</p>
<h4 id="sff-8482sff-8678sff-8680sff-8681"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-8482sff-8678sff-8680sff-8681">SFF-8482/SFF-8678/SFF-8680/SFF-8681</a></h4>
<p>SFF-8482: Serial Attachment 2X Unshielded Connector (EIA-966)</p>
<p><img alt="" src="/images/sff8482.png" /></p>
<p>介绍：https://cs-electronics.com/sff-8482/</p>
<p>支持两路 SAS，29 个引脚。和 SATA 的接口大小一样，目的是为了可以兼容 SATA 和 SAS 盘，比较常见。</p>
<p>标准下载地址：https://members.snia.org/document/dl/25920</p>
<p>不同速率的版本：</p>
<ul>
<li>SFF-8678: Serial Attachment 2X 6Gb/s Unshielded Connector</li>
<li>SFF-8680: Serial Attachment 2X 12Gb/s Unshielded Connector, 支持 SAS-2.x 和 SAS-3</li>
<li>SFF-8681: Serial Attachment 2X 24Gb/s Unshielded Connector, 支持 SAS-4</li>
</ul>
<h4 id="sff-86148644"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-86148644">SFF-8614/8644</a></h4>
<p>SFF-8614: Mini Multilane 4/8X Shielded Cage/Connector (HDsh)</p>
<p><img alt="" src="/images/sff8614.png" /></p>
<p>标准下载地址：https://members.snia.org/document/dl/25939</p>
<p>对应的 internal 版本是 SFF-8643: Mini Multilane 4/8X 12 Gb/s Unshielded Connector</p>
<p>名称：External Mini-SAS HD(High Density)</p>
<p>升级版本：</p>
<p>SFF-8644: Mini Multilane 4/8X 12 Gb/s Shielded Cage/Connector (HD12sh)</p>
<p>标准下载地址：https://members.snia.org/document/dl/25952</p>
<p>支持 SAS-3 和 PCIe 3.0</p>
<h4 id="sff-8639"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-8639">SFF-8639</a></h4>
<p>Multifunction 6X Unshielded Connector</p>
<p>又称 U.2</p>
<p><img alt="" src="/images/sff8639.png" /></p>
<p>标准下载地址：https://members.snia.org/document/dl/26489</p>
<p>用途：</p>
<ul>
<li>Single port SATA (as defined by Serial ATA revision 3.1)</li>
<li>Two port SATA Express (as defined in Serial ATA Technical Proposal #TPR_C109, currently under development)</li>
<li>Dual port SAS (as defined by SFF-8482)</li>
<li>MultiLink SAS (as defined by SFF-8630)</li>
<li>Up to 4 lanes of PCIe (as defined in this specification)</li>
</ul>
<h4 id="sff-8611"><a class="toclink" href="../../hardware/2021/05/06/disk/#sff-8611">SFF-8611</a></h4>
<p>MiniLink 4/8X I/O Cable Assemblies</p>
<p>又称 OCuLink 1.0</p>
<p><img alt="" src="/images/sff8611.png" /></p>
<p>标准下载地址：https://members.snia.org/document/dl/27937</p>
<p>用途：</p>
<ul>
<li>PCIe</li>
<li>SAS</li>
</ul>

    <nav class="md-post__action">
      <a href="../../hardware/2021/05/06/disk/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-03-18 00:00:00">2021年3月18日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="linksys-e8450-openwrt-配置-w-80211ax"><a class="toclink" href="../../hardware/2021/03/18/linksys-e8450-openwrt/">Linksys E8450 OpenWRT 配置 w/ 802.11ax</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>之前用的 newifi 路由器（Lenovo y1s）无线网总是出问题，于是换了一个新的支持 802.11ax 的路由器 Linksys E8450，目前在 openwrt snapshot 支持。Openwrt 的支持页面：<a href="https://openwrt.org/toh/linksys/linksys_e8450">Linksys E8450</a>。</p>
<h3 id="过程"><a class="toclink" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#%C3%A8%C2%BF%C2%87%C3%A7%C2%A8%C2%8B">过程</a></h3>
<p>按照支持页面，下载固件：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-0-1"></a>$<span class="w"> </span>wget<span class="w"> </span>https://downloads.openwrt.org/snapshots/targets/mediatek/mt7622/openwrt-mediatek-mt7622-linksys_e8450-squashfs-sysupgrade.bin
</span></code></pre></div>
<p>更新（2023-02-27）：固件已经从 snapshot 进入正式版，下载链接为 <a href="https://downloads.openwrt.org/releases/22.03.3/targets/mediatek/mt7622/openwrt-22.03.3-mediatek-mt7622-linksys_e8450-squashfs-sysupgrade.bin">https://downloads.openwrt.org/releases/22.03.3/targets/mediatek/mt7622/openwrt-22.03.3-mediatek-mt7622-linksys_e8450-squashfs-sysupgrade.bin</a>。如果已经替换为 UBI，则使用 <a href="https://downloads.openwrt.org/releases/22.03.3/targets/mediatek/mt7622/openwrt-22.03.3-mediatek-mt7622-linksys_e8450-ubi-squashfs-sysupgrade.itb">https://downloads.openwrt.org/releases/22.03.3/targets/mediatek/mt7622/openwrt-22.03.3-mediatek-mt7622-linksys_e8450-ubi-squashfs-sysupgrade.itb</a> 固件。</p>
<p>然后访问固件升级页面：http://192.168.1.1/config-admin-firmware.html#firmware，选择下载的 bin 文件。点击“开始升级”，然后等待。一段时间后，ssh 到路由器：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-1"></a>$<span class="w"> </span>ssh<span class="w"> </span>root@192.168.1.1
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-2"></a>The<span class="w"> </span>authenticity<span class="w"> </span>of<span class="w"> </span>host<span class="w"> </span><span class="s1">&#39;192.168.1.1 (192.168.1.1)&#39;</span><span class="w"> </span>can<span class="s1">&#39;t be established.</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-3"></a><span class="s1">ED25519 key fingerprint is SHA256:REDACTED.</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-4"></a><span class="s1">No matching host key fingerprint found in DNS.</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-5"></a><span class="s1">This key is not known by any other names</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-6"></a><span class="s1">Are you sure you want to continue connecting (yes/no/[fingerprint])? yes</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-7"></a><span class="s1">Warning: Permanently added &#39;</span><span class="m">192</span>.168.1.1<span class="err">&#39;</span><span class="w"> </span><span class="o">(</span>ED25519<span class="o">)</span><span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>list<span class="w"> </span>of<span class="w"> </span>known<span class="w"> </span>hosts.
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-8"></a>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-9"></a>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-10"></a>BusyBox<span class="w"> </span>v1.33.0<span class="w"> </span><span class="o">()</span><span class="w"> </span>built-in<span class="w"> </span>shell<span class="w"> </span><span class="o">(</span>ash<span class="o">)</span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-11"></a>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-12"></a><span class="w">  </span>_______<span class="w">                     </span>________<span class="w">        </span>__
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-13"></a><span class="w"> </span><span class="p">|</span><span class="w">       </span><span class="p">|</span>.-----.-----.-----.<span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span>.----.<span class="p">|</span><span class="w">  </span><span class="p">|</span>_
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-14"></a><span class="w"> </span><span class="p">|</span><span class="w">   </span>-<span class="w">   </span><span class="o">||</span><span class="w">  </span>_<span class="w">  </span><span class="p">|</span><span class="w">  </span>-__<span class="p">|</span><span class="w">     </span><span class="o">||</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="o">||</span><span class="w">   </span>_<span class="o">||</span><span class="w">   </span>_<span class="p">|</span>
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-15"></a><span class="w"> </span><span class="p">|</span>_______<span class="o">||</span><span class="w">   </span>__<span class="p">|</span>_____<span class="p">|</span>__<span class="p">|</span>__<span class="o">||</span>________<span class="o">||</span>__<span class="p">|</span><span class="w">  </span><span class="p">|</span>____<span class="p">|</span>
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-16"></a><span class="w">          </span><span class="p">|</span>__<span class="p">|</span><span class="w"> </span>W<span class="w"> </span>I<span class="w"> </span>R<span class="w"> </span>E<span class="w"> </span>L<span class="w"> </span>E<span class="w"> </span>S<span class="w"> </span>S<span class="w">   </span>F<span class="w"> </span>R<span class="w"> </span>E<span class="w"> </span>E<span class="w"> </span>D<span class="w"> </span>O<span class="w"> </span>M
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-17"></a><span class="w"> </span>-----------------------------------------------------
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-18"></a><span class="w"> </span>OpenWrt<span class="w"> </span>SNAPSHOT,<span class="w"> </span>r16242-41af8735d4
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-19"></a><span class="w"> </span>-----------------------------------------------------
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-20"></a><span class="o">===</span><span class="w"> </span>WARNING!<span class="w"> </span><span class="o">=====================================</span>
</span><span id="__span-1-21"><a id="__codelineno-1-21" name="__codelineno-1-21" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-21"></a>There<span class="w"> </span>is<span class="w"> </span>no<span class="w"> </span>root<span class="w"> </span>password<span class="w"> </span>defined<span class="w"> </span>on<span class="w"> </span>this<span class="w"> </span>device!
</span><span id="__span-1-22"><a id="__codelineno-1-22" name="__codelineno-1-22" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-22"></a>Use<span class="w"> </span>the<span class="w"> </span><span class="s2">&quot;passwd&quot;</span><span class="w"> </span><span class="nb">command</span><span class="w"> </span>to<span class="w"> </span><span class="nb">set</span><span class="w"> </span>up<span class="w"> </span>a<span class="w"> </span>new<span class="w"> </span>password
</span><span id="__span-1-23"><a id="__codelineno-1-23" name="__codelineno-1-23" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-23"></a><span class="k">in</span><span class="w"> </span>order<span class="w"> </span>to<span class="w"> </span>prevent<span class="w"> </span>unauthorized<span class="w"> </span>SSH<span class="w"> </span>logins.
</span><span id="__span-1-24"><a id="__codelineno-1-24" name="__codelineno-1-24" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-24"></a>--------------------------------------------------
</span><span id="__span-1-25"><a id="__codelineno-1-25" name="__codelineno-1-25" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-25"></a>root@OpenWrt:~#<span class="w"> </span>uname<span class="w"> </span>-a
</span><span id="__span-1-26"><a id="__codelineno-1-26" name="__codelineno-1-26" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-1-26"></a>Linux<span class="w"> </span>OpenWrt<span class="w"> </span><span class="m">5</span>.10.23<span class="w"> </span><span class="c1">#0 SMP Wed Mar 17 19:55:38 2021 aarch64 GNU/Linux</span>
</span></code></pre></div>
<p>配置 luci:</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-2-1"></a>$<span class="w"> </span>opkg<span class="w"> </span>update
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-2-2"></a>$<span class="w"> </span>opkg<span class="w"> </span>install<span class="w"> </span>luci
</span></code></pre></div>
<p>然后就可以网页访问看到 luci 了：Powered by LuCI Master (git-21.060.51374-cd06e70) / OpenWrt SNAPSHOT r16242-41af8735d4。</p>
<p>由于目前 luci 不支持 802.11ax 的配置，可以直接修改 uci 配置来达到效果：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-3-1"></a>root@OpenWrt:/#<span class="w"> </span>uci<span class="w"> </span>show<span class="w"> </span>wireless
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-3-2"></a>root@OpenWrt:/#<span class="w"> </span>uci<span class="w"> </span><span class="nb">set</span><span class="w"> </span>wireless.radio1.htmode<span class="o">=</span><span class="s1">&#39;HE80&#39;</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-3-3"></a>root@OpenWrt:/#<span class="w"> </span>/etc/init.d/network<span class="w"> </span>restart
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2021/03/18/linksys-e8450-openwrt/#__codelineno-3-4"></a><span class="s1">&#39;radio0&#39;</span><span class="w"> </span>is<span class="w"> </span>disabled
</span></code></pre></div>
<p>注：实际上设置为 HE 开头的字符串即可，见 <a href="https://github.com/openwrt/openwrt/blob/8019c54d8a191cfb90c3bf06ff367f601f872fd1/package/kernel/mac80211/files/lib/netifd/wireless/mac80211.sh#L334">mac80211.sh</a>。</p>
<p>再连接上 Wi-Fi 的时候就可以看到是 802.11ax 模式了。也在 <a href="https://forum.openwrt.org/t/got-802-11ax-working-in-linksys-e8450/91533">OpenWRT 论坛</a> 上分享了一下这个方案。</p>
<p>更新（2021-07-31）：目前最新的 luci 版本已经可以在网页上配置 802.11ax 模式了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/03/18/linksys-e8450-openwrt/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-03-08 00:00:00">2021年3月8日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="pcb-笔记"><a class="toclink" href="../../hardware/2021/03/08/pcb-notes/">PCB 笔记</a></h2>
<p>记录一下在学习画板子过程中学到的心得。</p>
<h3 id="工具"><a class="toclink" href="../../hardware/2021/03/08/pcb-notes/#%C3%A5%C2%B7%C2%A5%C3%A5%C2%85%C2%B7">工具</a></h3>
<p>目前使用过 <a href="https://kicad.org/">KiCad</a> 和 <a href="https://lceda.cn/">lceda</a>：</p>
<ul>
<li>KiCad: 开源软件，跨平台。</li>
<li>lceda：在线编辑，不需要安装，和 lcsc 有深度集成。</li>
</ul>
<p>项目 <a href="https://github.com/jiegec/HT42B534USB2UART">jiegec/HT42B534USB2UART</a> 采用的是 KiCad 5 编写的。目前正在做的另一个项目采用 lceda</p>
<h3 id="流程"><a class="toclink" href="../../hardware/2021/03/08/pcb-notes/#%C3%A6%C2%B5%C2%81%C3%A7%C2%A8%C2%8B">流程</a></h3>
<ol>
<li>选择所需要使用的芯片，查找芯片的 datasheet。</li>
<li>寻找采用了芯片的一些设计，特别是看 schematic。</li>
<li>按照 datasheet 里面推荐的电路，或者是其他人的设计，画自己需要的 schematic。</li>
<li>设置好各个元件的 footprint，然后转到 PCB 设计。</li>
<li>在 PCB 里面布线，生成 Gerber 等文件。</li>
<li>把 Gerber 给到生产商（比如 jlc），交付生产。</li>
<li>如果是自己焊接，则需要购买元件，比如从 lcsc 购买。</li>
<li>收到 PCB 和元件后，自己按照 BOM 和 schematic 焊接各个元件。</li>
</ol>
<h3 id="笔记"><a class="toclink" href="../../hardware/2021/03/08/pcb-notes/#%C3%A7%C2%AC%C2%94%C3%A8%C2%AE%C2%B0">笔记</a></h3>
<ol>
<li>对于一些连接很多元件的信号，比如 GND，可以留作铺铜解决。也就是说，先不管 GND，把其他所有的信号都接好以后，再在顶层铺铜；如果还是有没有连接上的 GND，可以通过过孔（Via）走到底层，在底层再铺一层铜。</li>
<li>对于外部供电的 VCC 和 GND，在 KiCad 中需要用 PWR_FLAG 标记一下。</li>
<li>在 KiCad 中设计 PCB 前，要把生产商的工艺参数设置好，不然画了也要重画。</li>
<li>lceda 在选择元件的时候，可以直接从 lcsc 里选择，这样可以保证封装和商品可以对得上，不需要手动进行匹配。</li>
<li>如果要用 jlc 的 SMT 贴片，先在 <a href="https://www.jlc.com/portal/smtComponentList.html">SMT 元件列表</a> 里搜索所需要的元件；推荐用基本库，如果用其他库，则要加钱；选好元件以后，用元件编号去 lceda 里搜索并添加到 schematic。</li>
<li>对于涉及模拟信号的设计，比如音频，需要特别注意模拟信号的电和地都是单独的：<code>AVCC</code> 和 <code>AGND</code>。所以要特别注意 datasheet 里面不同的地的表示方法。最后，再用磁珠把 <code>VCC</code> 和 <code>AVCC</code>、<code>GND</code> 和 <code>AGND</code> 分别连接起来就可以了。可以参考 <a href="https://wiki.bu.ost.ch/infoportal/_media/fpga/cyclone_iv/de2_115_schematic.pdf">DE2 板子中第 19 页的音频部分设计</a> 和 <a href="https://www.analog.com/en/analog-dialogue/articles/staying-well-grounded.html">Staying well grounded</a>。</li>
<li>在 schematic 里经常会出现在电源附近的电容，那么，在 PCB 中，也尽量把这些电容放在对应的电源的旁边。</li>
<li>耳机插座里面，一般分三种组成部件：Tip，Ring，Sleeve。只有两段的是 TS，三段的是 TRS，四段的是 TRRS。TS 是单声道，T 是声音，S 是地。TRS 是双声道，T 是左声道（或者单声道），R 是右声道，S 是地。TRRS 则是双声道加录音。一般来说，LINE IN 是双声道，MIC IN 是单声道，它们的阻抗也不同；LINE OUT 和 HEADPHONE OUT 都是双声道，但 HEADPHONE OUT 经过了额外的放大器。</li>
<li>遇到一个 SPI 协议没有 <code>SPI_MISO</code> 引脚的芯片，可能说明它是 write-only 的。</li>
<li>手焊的基本元件，一般用 0603 加一些 Padding 的封装；SMT 的话，则建议用 0402 封装。</li>
<li>I2C 的信号线一般需要加一个几 K 欧姆的上拉电阻到 VCC。</li>
</ol>
<p>JLC SMT 的基础库不需要换料费，如何寻找<a href="https://www.jlcsmt.com/lcsc/basic">基础库</a>中的元件：</p>
<ol>
<li>电阻品牌是 UNI-ROYAL，型号命名规则是：<ol>
<li>封装：0603/0402</li>
<li>功率：WA/WG/W8</li>
<li>误差：F(1%)</li>
<li>阻值：三位整数 + 一位 exp（J 表示 -1，K 表示 -2，L 表示 -3），例如 2002 表示 <code>200*10^2=20k</code>，1003 表示 <code>100*10^3=100k</code>，3300 表示 <code>330*10^0=330</code>，330J 表示 <code>330*10^-1=33</code>，330K 表示 <code>330*10^-2=3.3</code>
例子：要找 0402 封装的 10k 欧电阻，搜索 0402WGF1003；要找 0603 封装的 33 欧电阻，搜索 0603WAF330。</li>
</ol>
</li>
<li>电容品牌有风华/三星/国巨，三星的电容型号命名规则是：<ol>
<li>封装：05(0402)/10(0603)</li>
<li>字母：A/B/C</li>
<li>电容：两位整数 + 一位 exp，单位是 pF，例如 105 表示 <code>10*10^5pF=10^6pF=1uF</code>，104 表示 <code>10*10^4pF=10^5pF=0.1uF</code>
例子：要找 0402 封装的 100nF 电容，搜索 CL05B104；要找 0603 封装的 1uF 电容，搜索 CL10A105。也可以只搜电容的数字部分，可以找到更多品牌。</li>
</ol>
</li>
</ol>
<h3 id="阻抗匹配"><a class="toclink" href="../../hardware/2021/03/08/pcb-notes/#%C3%A9%C2%98%C2%BB%C3%A6%C2%8A%C2%97%C3%A5%C2%8C%C2%B9%C3%A9%C2%85%C2%8D">阻抗匹配</a></h3>
<p>在传输线上，如果出现阻抗变化，就会导致信号出现反射，质量变差。因此，需要保证传输线的两端和传输线整个过程的阻抗一致。</p>
<p>阻抗设置为多少，一般要看协议的规定。确定好协议定义的阻抗以后，需要查看信号两端的芯片内部的阻抗，如果和协议不一致，需要额外添加电阻，并且电阻要尽量放在接近芯片的位置上。由于传输线在 PCB 上，所以和 PCB 厂商的工艺有关，需要去厂商的阻抗计算器上进行计算，例如 <a href="https://tools.jlc.com/jlcTools/index.html#/impedanceCalculatenew">jlc 阻抗计算器</a>。涉及到的参数有：</p>
<ol>
<li>板子层数：PCB 层数，最简单的正反面就是 2 层</li>
<li>成品厚度：整个 PCB 加起来的厚度，例如 1.6mm</li>
<li>内层铜厚：夹在内部的 PCB 的铜的厚度，例如 0.5 oz，就是 1.37/2=0.685 mil</li>
<li>外层铜厚：PCB 上下暴露在外面的两层的铜的厚度，常见 1 oz=1.37 mil</li>
<li>需求阻抗：协议所要求的阻抗，例如单端 50 欧姆（SDIO），差分 90 欧姆（USB）</li>
<li>阻抗模式：传输线的连接方式，见下（图源 KiCad）<ol>
<li>单端阻抗（Microstrip Line）：一根线传输信号，地线在另一个平面，图中上面的长方形就是传输线，底部就是地平面
<img alt="" src="/images/microstrip_line.png" /></li>
<li>差分阻抗（Coupled Microstrip Line）：差分线传输信号，地线在另一个平面，图中上方两个长方形就是差分传输线，底部是地平面
<img alt="" src="/images/couple_microstrip_line.png" /></li>
<li>共面单端：一根线传输信号，周围就是地平面
<img alt="" src="/images/coplanar_wave_guide.png" />
<img alt="" src="/images/coplanar_wave_guide_ground_plane.png" /></li>
<li>共面差分：差分线传输信号，周围就是地平面</li>
</ol>
</li>
<li>阻抗层：传输线所在的层</li>
<li>参考层：地线所在的层</li>
</ol>
<p>由于双层 PCB 的两层铜之间距离比较远（例如 57.68 mil），如果采用单端阻抗，那么需要比较大的线宽，例如用 jlc 阻抗计算器，50 欧姆阻抗需要 106.68 mil 的线宽。如果采用四层 PCB，最上面两层之间距离缩小了很多（例如 7.99 mil），此时即使用单端阻抗，用 jlc 计算得出只需要 13.2 mil 的线宽。所以双层 PCB 更适合使用共面单端的方式，此时传输线和地线放在了同一个平面，距离比较小，就不需要那么大的线宽。</p>
<p>这里的单位：1 mil = 0.0254 mm，1 inch = 1000 mil = 0.0254 m，1 oz = 1.37 mil = 0.0348 mm</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/03/08/pcb-notes/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2021-01-26 00:00:00">2021年1月26日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="skid-buffer"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/">Skid Buffer</a></h2>
<h3 id="skid-buffer_1"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#skid-buffer_1">Skid buffer</a></h3>
<p>Skid buffer 指的就是，对于 valid + ready 的握手信号，用空间（更多的逻辑）来换取时间（更好的时序）的一个硬件模块。</p>
<p>简单来说，背景就是，为了解决 valid 和 ready 信号在数据流水线上一路经过组合逻辑导致的时序问题，在中途加上一些寄存器来阻隔。当然了，代价就是延迟和面积，不过吞吐量还是需要保持的。</p>
<p>由于需求的不同，Skid buffer 也有不同的实现。目前，找到了四个实现，实现上有所不同，特性也不大一样。</p>
<h4 id="统一约定"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#%C3%A7%C2%BB%C2%9F%C3%A4%C2%B8%C2%80%C3%A7%C2%BA%C2%A6%C3%A5%C2%AE%C2%9A">统一约定</a></h4>
<p>由于我在 SpinalHDL 语言中重新实现了下面的这些 Skid buffer，所以按照 SpinalHDL 的 Stream 定义接口：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-1"></a><span class="k">class</span><span class="w"> </span><span class="nc">SkidBufferCommon</span><span class="p">[</span><span class="nc">T</span><span class="w"> </span><span class="o">&lt;:</span><span class="w"> </span><span class="nc">Data</span><span class="p">](</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-2"></a><span class="w">    </span><span class="n">gen</span><span class="p">:</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">T</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-3"></a><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-4"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-5"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">s</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Stream</span><span class="p">(</span><span class="n">gen</span><span class="p">))</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-6"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">m</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">master</span><span class="p">(</span><span class="nc">Stream</span><span class="p">(</span><span class="n">gen</span><span class="p">))</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-7"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-0-8"></a><span class="p">}</span>
</span></code></pre></div>
<p>在这里，<code>io.s</code> 表示从上游取的数据，<code>io.m</code> 表示传递给下游的数据。</p>
<p>输出信号共有：<code>io.s.ready</code>、<code>io.m.valid</code> 和 <code>io.m.payload</code>。</p>
<h4 id="zipcpu-版本"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#zipcpu-%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC">ZipCPU 版本</a></h4>
<p>第一个版本来自 ZipCPU：</p>
<p>博客地址：<a href="https://zipcpu.com/blog/2019/05/22/skidbuffer.html">Building a Skid Buffer for AXI processing</a>
代码地址：<a href="https://github.com/ZipCPU/wb2axip/blob/master/rtl/skidbuffer.v">skidbuffer.v</a></p>
<p>它有两个参数，一个表示是否有额外的输出寄存器（outputReg），一个表示是否低功耗（lowPower）。</p>
<h4 id="fpgacpu-版本"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#fpgacpu-%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC">FPGACPU 版本</a></h4>
<p>第二个版本来自 FPGACPU：</p>
<p>文章地址：<a href="http://fpgacpu.ca/fpga/Pipeline_Skid_Buffer.html">Pipeline Skid Buffer</a></p>
<h4 id="spinalhdl-s2m-版本"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#spinalhdl-s2m-%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC">SpinalHDL S2M 版本</a></h4>
<p>第三个版本来自 SpinalHDL Library 的 s2mPipe：</p>
<p>代码地址：<a href="https://github.com/SpinalHDL/SpinalHDL/blob/f9eda46bb5968659fe4e97cad8b69c8c0cb2bf89/lib/src/main/scala/spinal/lib/Stream.scala#L348">Stream.scala L348</a></p>
<h4 id="spinalhdl-m2s-版本"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#spinalhdl-m2s-%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC">SpinalHDL M2S 版本</a></h4>
<p>第四个版本来自 SpinalHDL Library 的 m2sPipe：</p>
<p>代码地址：<a href="https://github.com/SpinalHDL/SpinalHDL/blob/f9eda46bb5968659fe4e97cad8b69c8c0cb2bf89/lib/src/main/scala/spinal/lib/Stream.scala#L327">Stream.scala L327</a></p>
<h4 id="四个版本的对比"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#%C3%A5%C2%9B%C2%9B%C3%A4%C2%B8%C2%AA%C3%A7%C2%89%C2%88%C3%A6%C2%9C%C2%AC%C3%A7%C2%9A%C2%84%C3%A5%C2%AF%C2%B9%C3%A6%C2%AF%C2%94">四个版本的对比</a></h4>
<p>在研究了代码以后，可以看到这四个版本的区别：</p>
<table>
<thead>
<tr>
<th>版本</th>
<th>ZipCPU w/ outputReg</th>
<th>ZipCPU w/o outputReg</th>
<th>FPGACPU</th>
<th>S2M</th>
<th>M2S</th>
</tr>
</thead>
<tbody>
<tr>
<td>io.s.ready</td>
<td>Reg</td>
<td>Reg</td>
<td>Reg</td>
<td>Reg</td>
<td>Comb</td>
</tr>
<tr>
<td>io.m.valid</td>
<td>Reg</td>
<td>Comb</td>
<td>Reg</td>
<td>Comb</td>
<td>Reg</td>
</tr>
<tr>
<td>io.m.payload</td>
<td>Reg</td>
<td>Comb</td>
<td>Reg</td>
<td>Comb</td>
<td>Reg</td>
</tr>
<tr>
<td>latency</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>buffer 数量</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<p>注：</p>
<ol>
<li>Reg 表示从寄存器输出，Comb 表示从组合逻辑输出</li>
<li>Latency 表示从 <code>io.s.fire</code> 到 <code>io.m.fire</code> 的延迟</li>
<li>Buffer 表示缓冲的 payload 个数</li>
<li>ZipCPU w/o outputReg 和 S2M 实现的逻辑是一样的</li>
</ol>
<h4 id="形式化验证"><a class="toclink" href="../../hardware/2021/01/26/skid-buffer/#%C3%A5%C2%BD%C2%A2%C3%A5%C2%BC%C2%8F%C3%A5%C2%8C%C2%96%C3%A9%C2%AA%C2%8C%C3%A8%C2%AF%C2%81">形式化验证</a></h4>
<p>为了确认上面这些类型的 Skid Buffer 都可以正常工作，按照 ZipCPU Skid Buffer 的文章，也照着写了几个 property：</p>
<p>1: 在 valid &amp;&amp; ~ready 的时候，valid 需要继续保持为高，并且 payload 不变：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-1"></a><span class="c1">// When valid goes high, data is stable and valid stays high before ready</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-2"></a><span class="n">when</span><span class="p">(</span><span class="n">past</span><span class="p">(</span><span class="n">stream</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">stream</span><span class="p">.</span><span class="n">ready</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">outerReset</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-3"></a><span class="w">    </span><span class="n">slaveAssume</span><span class="p">(</span><span class="n">stream</span><span class="p">.</span><span class="n">valid</span><span class="p">);</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-4"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">dataStable</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-5"></a><span class="w">        </span><span class="n">slaveAssume</span><span class="p">(</span><span class="n">stable</span><span class="p">(</span><span class="n">stream</span><span class="p">.</span><span class="n">payload</span><span class="p">.</span><span class="n">asBits</span><span class="p">));</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-6"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-1-7"></a><span class="p">}</span>
</span></code></pre></div>
<p>2: 在 reset 释放的第一个周期里，valid 不能为高：</p>
<p>参考 AXI 标准 (IHI0022E Page 38 A3.1.2) 原文：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-2-1"></a>The earliest point after reset that a master is permitted to begin driving ARVALID, AWVALID, or WVALID HIGH is at a rising ACLK edge after ARESETn is HIGH.
</span></code></pre></div>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-3-1"></a><span class="c1">// Valid is low in the first cycle after reset falls</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-3-2"></a><span class="n">when</span><span class="p">(</span><span class="n">pastValid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">past</span><span class="p">(</span><span class="n">outerReset</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">outerReset</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-3-3"></a><span class="w">    </span><span class="n">slaveAssume</span><span class="p">(</span><span class="o">~</span><span class="n">stream</span><span class="p">.</span><span class="n">valid</span><span class="p">);</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-3-4"></a><span class="p">}</span>
</span></code></pre></div>
<p>3: 添加 cover property，要求 <code>io.s</code> 和 <code>io.m</code> 可以连续若干个周期 valid &amp;&amp; ready，保证吞吐率：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-1"></a><span class="n">cover</span><span class="p">(</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-2"></a><span class="w">    </span><span class="n">pastValid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">genPast</span><span class="p">(</span><span class="n">pastValid</span><span class="p">,</span><span class="w"> </span><span class="kc">null</span><span class="p">,</span><span class="w"> </span><span class="n">cycles</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">genPast</span><span class="p">(</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-3"></a><span class="w">        </span><span class="o">~</span><span class="n">outerReset</span><span class="p">,</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-4"></a><span class="w">        </span><span class="kc">null</span><span class="p">,</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-5"></a><span class="w">        </span><span class="n">cycles</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-6"></a><span class="w">    </span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">genPast</span><span class="p">(</span><span class="n">stream</span><span class="p">.</span><span class="n">fire</span><span class="p">,</span><span class="w"> </span><span class="n">payload</span><span class="p">,</span><span class="w"> </span><span class="n">cycles</span><span class="p">)</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2021/01/26/skid-buffer/#__codelineno-4-7"></a><span class="p">)</span>
</span></code></pre></div>
<p>采用 <code>yosys-smtbmc</code> 工具验证了以上四种 Skid buffer 都满足这些属性。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2021/01/26/skid-buffer/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-12-27 00:00:00">2020年12月27日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 15 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="以太网的物理接口"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/">以太网的物理接口</a></h2>
<p>本文的内容已经整合到<a href="/kb/networking/ethernet.html">知识库</a>中。</p>
<h3 id="背景"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近逐渐接触到了一些高速的以太网的接口，被一大堆的名字搞得有点懵，所以特意学习了一下并整理成这篇博客。</p>
<p>更新：经 <a href="https://github.com/z4yx">@z4yx</a> 指出，还可以看<a href="https://support.huawei.com/hedex/hdx.do?docid=EDOC1100156553&amp;id=ZH-CN_TOPIC_0250303640&amp;lang=zh">华为的介绍文档</a></p>
<h3 id="几几-base-杠什么是什么意思"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A5%C2%87%C2%A0%C3%A5%C2%87%C2%A0-base-%C3%A6%C2%9D%C2%A0%C3%A4%C2%BB%C2%80%C3%A4%C2%B9%C2%88%C3%A6%C2%98%C2%AF%C3%A4%C2%BB%C2%80%C3%A4%C2%B9%C2%88%C3%A6%C2%84%C2%8F%C3%A6%C2%80%C2%9D">几几 BASE 杠什么是什么意思</a></h3>
<p>在下文里，经常可以看到类似 100BASE-TX 这种写法，它表示的意思是：</p>
<ol>
<li>BASE 前面的数字表示速率，比如 10，100，1000，10G 等等</li>
<li>BASE 之后的第一个字母，常见的 T 表示双绞线，S 表示 850nm 光纤，L 表示 1310nm 光纤，C 表示同轴电缆</li>
<li>之后可能还有别的字母，比如 X 表示 8b/10b 或者 4b/5b（FE）的编码，R 表示 64b/66b 的编码</li>
<li>之后可能还有别的数字，如果是 LAN PHY 表示的是所使用的 lane 数量；如果是 WAN PHY 表示的是传输的公里数</li>
</ol>
<p>详见 <a href="https://en.wikipedia.org/wiki/Ethernet_physical_layer#Naming_conventions">Wikipedia - Ethernet Physical Layer # Naming Conventions</a> 和 IEEE 802.3 1.2.3 节 Physical Layer and media notation：</p>
<div class="language-text highlight"><pre><span></span><code>The data rate, if only a number, is in Mb/s, and if suffixed by a “G”, is in
Gb/s. The modulation type (e.g., BASE) indicates how encoded data is
transmitted on the medium. The additional distinction may identify
characteristics of transmission or medium and, in some cases, the type of PCS
encoding used (examples of additional distinctions are “T” for twisted pair,
“B” for bidirectional optics, and “X” for a block PCS coding used for that
speed of operation). Expansions for defined Physical Layer types are included
in 1.4.
</code></pre></div>
<p>和 IEEE 802.3 1.4 节 Definitions 中的几个例子：</p>
<ul>
<li>100BASE-T: IEEE 802.3 Physical Layer specification for a 100 Mb/s CSMA/CD local area network. (See IEEE Std 802.3, Clause 22 and Clause 28.)</li>
<li>100BASE-TX: IEEE 802.3 Physical Layer specification for a 100 Mb/s CSMA/CD local area network over two pairs of Category 5 twisted-pair cabling. (See IEEE Std 802.3, Clause 24 and Clause 25.)</li>
<li>1000BASE-T: IEEE 802.3 Physical Layer specification for a 1000 Mb/s CSMA/CD LAN using four pairs of Category 5 balanced copper cabling. (See IEEE Std 802.3, Clause 40.)</li>
<li>1000BASE-X: IEEE 802.3 Physical Layer specification for a 1000 Mb/s CSMA/CD LAN that uses a Physical Layer derived from ANSI X3.230-1994 (FC-PH) [B21]23. (See IEEE Std 802.3, Clause 36.)</li>
<li>2.5GBASE-T: IEEE 802.3 Physical Layer specification for a 2.5 Gb/s LAN using four pairs of Category 5e/Class D balanced copper cabling. (See IEEE Std 802.3, Clause 126.)</li>
<li>5GBASE-T: IEEE 802.3 Physical Layer specification for a 5 Gb/s LAN using four pairs of Category 5e/Class D balanced copper cabling. (See IEEE Std 802.3, Clause 126.)</li>
<li>10GBASE-T: IEEE 802.3 Physical Layer specification for a 10 Gb/s LAN using four pairs of Class E or Class F balanced copper cabling. (See IEEE Std 802.3, Clause 55.)</li>
</ul>
<h3 id="各个速率对应的英文单词是什么"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A5%C2%90%C2%84%C3%A4%C2%B8%C2%AA%C3%A9%C2%80%C2%9F%C3%A7%C2%8E%C2%87%C3%A5%C2%AF%C2%B9%C3%A5%C2%BA%C2%94%C3%A7%C2%9A%C2%84%C3%A8%C2%8B%C2%B1%C3%A6%C2%96%C2%87%C3%A5%C2%8D%C2%95%C3%A8%C2%AF%C2%8D%C3%A6%C2%98%C2%AF%C3%A4%C2%BB%C2%80%C3%A4%C2%B9%C2%88">各个速率对应的英文单词是什么</a></h3>
<ul>
<li>Fast Ethernet: 100Mbps</li>
<li>Gigabit Ethernet: 1Gbps</li>
<li>Multi Gigabit Ethernet: 2.5Gbps</li>
<li>Ten Gigabit Ethernet: 10Gbps</li>
<li>Forty Gigabit Ethernet: 40Gbps</li>
<li>Hundred Gigabit Ethernet: 100Gbps</li>
</ul>
<h3 id="常见的连接器"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A5%C2%B8%C2%B8%C3%A8%C2%A7%C2%81%C3%A7%C2%9A%C2%84%C3%A8%C2%BF%C2%9E%C3%A6%C2%8E%C2%A5%C3%A5%C2%99%C2%A8">常见的连接器</a></h3>
<p>连接器（connector）一般来说指的就是线缆和网络设备之间的物理接口了。常见的有：</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Modular_connector#8P8C">8P8C</a>：一般我们会称之为 RJ45，关于它们俩的关系，可以看 Wikipedia 上面的说明，不过在日常生活中，这两个混用其实也没有什么大问题</li>
<li><a href="https://en.wikipedia.org/wiki/Optical_fiber_connector#LC">LC</a>：一种光纤的接口，有两个突出来的插到 SFP 光模块中的突起，比较常见</li>
<li><a href="https://en.wikipedia.org/wiki/Twinaxial_cabling#SFP+_Direct-Attach_Copper_(10GSFP+Cu)">SFP+ DAC</a>：一般是 DAC（Direct Attatched Cable）线，线的两端直接就是 SFP+ 的接口，直接插到 SFP+ 笼子中，不需要光模块；更高速率的也有 DAC 线</li>
</ul>
<p>对于光纤的接口，注意购买的时候要和光模块对应，不然可能插不进去。常见的有 LC-LC，SC-LC，SC-SC 等等，表示线的两端分别是什么接口。</p>
<h3 id="mdi-和-mdi-x"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#mdi-%C3%A5%C2%92%C2%8C-mdi-x">MDI 和 MDI-X</a></h3>
<p>这其实就是大家常见的 RJ45 里面 8 根线对应的信号，在十兆和百兆的时候，需要区分 MDI 和 MDI-X，在同种类型的端口之间用交叉线，在不同类型的端口之间用直通线。在后来，有了 Auto MDI-X，也就是会按照实际情况自动检测并且匹配。从千兆开始，设备都支持 Auto MDI-X 了，所以线本身是交叉还是直通就无所谓了。</p>
<h3 id="各种-sfp"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A5%C2%90%C2%84%C3%A7%C2%A7%C2%8D-sfp">各种 SFP</a></h3>
<p><a href="https://en.wikipedia.org/wiki/Small_form-factor_pluggable_transceiver">SFP</a> 是很常见的，特别是在高速的网络之中。而它又分为几种，对应不同的速率：</p>
<ul>
<li>SFP: 1Gbps/100Mbps</li>
<li>SFP+: 10Gbps</li>
<li>SFP28: 25Gbps</li>
<li>SFP56: 50Gbps</li>
<li>QSFP: 4Gbps</li>
<li>QSFP+: 40Gbps</li>
<li>QSFP28: 100Gbps/50Gbps</li>
<li>QSFP56: 200Gbps</li>
<li>QSFP-DD: 400Gbps/200Gbps</li>
<li>QSFP-DD112: 800Gbps</li>
<li>OSFP: 800Gbps/400Gbps</li>
</ul>
<p>可以看到，名字前面加了个 Q（Quad），速率就翻了 4 倍，因为有 4 个 lane，同时物理接口的尺寸也变大了。所以，不带 Q 的 SFP 的物理尺寸都一样，带 Q 的 SFP 物理尺寸都一样大，但后者比前者大一些（SFP 是 113.9 mm^2，QSFP 是 156 mm^2）。OSFP 又比 QSFP 更大一些，O 表示 Octal，就是 8 个 lane 的意思。</p>
<p>可以在 <a href="https://community.fs.com/blog/400g-qsfp-dd-transceiver-types-overview.html">400G QSFP Transceiver Types and Fiber Connections</a> 和 <a href="https://community.fs.com/blog/400g-osfp-transceiver-types-overview.html">400G OSFP Transceiver Types Overview</a> 看到 QSFP-DD 和 OSFP 的对比。</p>
<p>通常，网络设备也会支持把一个 QSFP 接口拆成多个 SFP 接口来使用，比如有的线，一边是 QSFP28，另一边是 4xSFP28，只要设备支持即可，目的是节省空间。</p>
<p><a href="https://members.snia.org/document/dl/26184">SFP 标准 SFF INF-8074</a> 规定了 <a href="https://en.wikipedia.org/wiki/Small_form-factor_pluggable_transceiver#Signals">20 根信号线</a>，正反面各 10 根，重要的是下面的这些（括号里写得是 Pin 的编号）：</p>
<ol>
<li>Mod_ABS（6）：模块是否插入</li>
<li>RD+（13）、RD-（12）：接收数据的差分对</li>
<li>TD+（18）、TD-（19）：传输数据的差分对</li>
<li>SDA（4）、SCL（5）：模块的 I2C</li>
<li>Tx_Fault（2）、Tx_Disable（3）、Rx_LOS（8）：一些状态信号</li>
</ol>
<p>可以看到，收和发各有一个差分对共 4 条数据线。相对应的，QSFP 收和发各有四对差分对共 16 条数据线，一共 38 根线。并且有一些信号是复用了同样的 pin，这样的设计可以节省一些 pin，是很常见的。</p>
<h3 id="mii"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#mii">MII</a></h3>
<p>有时候，还会遇到各种 <a href="https://en.wikipedia.org/wiki/Media-independent_interface">MII</a> 接口，也就是 MAC 和 PHY 之间的接口。有时候，还会伴随着 MDIO 接口，来进行控制信息的传输。它又分不同的类型：</p>
<ul>
<li>Standard MII：速率是 100Mbps（25MHz*4）或者 10Mbps（2.5Mhz*4），TX 7 根线（4 DATA+CLK+EN+ER），RX 7+2 根线（4 DATA+CLK+DV+ER+CRS+COL），加上 MDIO 2 根线共 18 根线</li>
<li>RMII：速率是 100Mbps 或者 10Mbps，频率都是 50MHz，一共 10 根线（4 DATA+CLK+TX_EN+CRS_DV+RX_ER+MDIO+MDC），数据线是 TX 和 RX 各 2 根</li>
<li>GMII：速率是 1000Mbps（125MHz*8），数据线是 TX 和 RX 各 8 根；也支持速率 100Mbps（25MHz）和 10Mbps（2.5MHz）</li>
<li>RGMII：速率是 1000Mbps（125MHz*4*2，DDR），数据线是 TX 和 RX 各 4 根；也支持速率 100Mbps（25MHz*4）和 10Mbps（2.5MHz*4），一共是 5+5+2 根线</li>
<li>SGMII：速率是 1000Mbps（625MHz*2*8/10），采用 625MHz DDR 差分对 SerDes，采用 8b/10b 的编码</li>
<li>XGMII：支持 2500Mbps/5000Mbps/10000Mbps（156.25 MHz*32*2，DDR）速率，数据线是 TX 和 RX 各 32 根</li>
</ul>
<p>有的时候，MAC 和 PHY 是独立的，比如很多常见的 FPGA 开发板，在使用千兆网的时候，在板子上是 PHY 芯片，从 FPGA 到 PHY 通过 RGMII 连接，然后 PHY 再连接到 8P8C（RJ45）的连接器上。一般还会把 MDIO 也接到 FPGA 上面。如果有多个 PHY，就会吧 MDIO 通过总线的方式合并起来，给每个 PHY 配置不同的地址（一般是在指定的 PIN 上设置上拉/下拉电阻实现），就可以保证不冲突的访问。</p>
<p>扩展阅读：<a href="https://ww1.microchip.com/downloads/en/DeviceDoc/00002117F.pdf">KXZ9031RNX Datasheet</a></p>
<h3 id="sgmii"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#sgmii">SGMII</a></h3>
<p>上面比较常见的是 GMII/RGMII/SGMII。其中比较特殊的是 <a href="https://archive.org/details/sgmii/mode/2up">SGMII</a>，首先可以发现它信号很少，只有两对差分线 TX_P TX_N RX_P RX_N，其中时钟是可选的，因为可以从数据中恢复。你可能感到很奇怪，那么其他的信号，比如 DV/ER/CRS 等都去哪里了呢？其实是因为，SGMII 采用了 <a href="https://zh.wikipedia.org/wiki/8b/10b">8b/10b</a> 的编码的同时，把这些控制信号通过一定的方式顺便编码进去了。具体来说，就是从 8 位的数据信号编码为 10 位的时候，有一些特殊的 10 位符号是没有对应 8 位的数据的，因此可以用这些特殊符号来表示一些信号，比如用 SPD（Start_of_Packet Delimiter，对应 /S/）和 EPD（End_of_Packet Delimiter，对应 /T/R/ 等）表示传输数据的开始和结尾，对应 TX_EN/RX_DV 信号；用 Error_Propagation（/V/）表示错误，对应 RX_ER 信号等等。所以，SGMII 其实还是一个 GMII 的变种，只不过采用 SerDes 的方式减少了引脚，MAC 内部或者 PHY 内部也是经过一个 GMII-SGMII 的转换，而其余部分是一样的。</p>
<p>关于 8b/10b 的编码方式，可以阅读 IEEE 802.3 标准中的 <code>Table 36–1a—Valid data code-groups</code>，里面提到了两类的 Code Group：D 打头的，表示数据，有 256 种，从 8b 映射到 10b 的表达方式，并且为了保持直流平衡，有一种到两种表示方法。此外还有 12 个特殊的 Code Group：K 打头，它们的 10b 表达方式不会和数据冲突。表 <code>Table 36–3—Defined ordered sets</code> 中定义了 K 打头的 Code Group 含义：</p>
<ul>
<li>/C/ Configuration:</li>
<li>/C1/ Configuration 1: /K28.5/D21.5/Config_Reg</li>
<li>/C2/ Configuration 2: /K28.5/D2.2/Config_Reg</li>
<li>/I/ IDLE:</li>
<li>/I1/ IDLE 1: /K28.5/D5.6/</li>
<li>/I2/ IDLE 2: /K28.5/D16.2/</li>
<li>Encapsulation:</li>
<li>/R/ Carrier_Extend: /K23.7/</li>
<li>/S/ Start_of_Packet: /K27.7/</li>
<li>/T/ End_of_Packet: /K29.7/</li>
<li>/V/ Error_Propagation: /K30.7/</li>
<li>/LI/ LPI (Low Power Idle):</li>
<li>/LI1/ LPI 1: /K28.5/D6.5/</li>
<li>/LI2/ LPI 2: /K28.5/D26.4/</li>
</ul>
<p>IEEE 802.3 Figure 36-4 中给了一个例子，就是在发送一段数据的时候，首先是 /I/，然后 /S/，接着一系列的 /D/，最后结束的时候 /T/R/I/。</p>
<p>扩展阅读：</p>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/programmable/solutions/technology/transceiver/protocols/pro-sgmii.html">Serial Gigabit Media Independent Interface</a></li>
<li><a href="https://www.xilinx.com/support/documentation/ip_documentation/gig_ethernet_pcs_pma/v16_0/pg047-gig-eth-pcs-pma.pdf">1G/2.5G Ethernet PCS/PMA or SGMII v16.0</a></li>
<li><a href="https://en.wikipedia.org/wiki/Physical_coding_sublayer">https://en.wikipedia.org/wiki/Physical_coding_sublayer</a></li>
</ul>
<h3 id="1000base-x-与-sfp-的关系"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#1000base-x-%C3%A4%C2%B8%C2%8E-sfp-%C3%A7%C2%9A%C2%84%C3%A5%C2%85%C2%B3%C3%A7%C2%B3%C2%BB">1000BASE-X 与 SFP 的关系</a></h3>
<p>1000BASE-X 在 802.3 Clause 36 中定义，它的层级是这样的：</p>
<p><img alt="" src="/images/1000basex.png" /></p>
<p>它支持三种不同的介质，对应了三个 PMD 层，也就是 LX、SX 和 CX。这些体现在设备上，其实就是不同的 SFP 模块。SFP 模块实际上就是图中的 PMD 层，SFP 接口上连接的是 1000BASE-X 的 PCS/PMA，这也就是为什么说在带有 SFP 的 FPGA 上，Xilinx 的 IP 叫做 1G/2.5G Ethernet PCS/PMA。在这里，PCS 和 PMA 层在 FPGA 内部通过 IP 实现，通过 PCB 连接到 SFP 上，光模块就是 PMD 层。见下图：</p>
<p><img alt="" src="/images/xilinx_pcs_pma.png" /></p>
<p>左边通过 GMII 连接到内部的 MAC，右边连接到 SFP 上，通过光模块，连接到光纤。这里光模块只需要负责光电转换。另一种比较常见的形式，就是 MAC 在 FPGA 内部，PHY（包括 PCS/PMA/PMD）都在 FPGA 外部，此时 FPGA IO 上就是各种 MII。</p>
<p>那么 SFP 电口模块是怎么工作的呢？我们知道，电口采用的是 1000BASE-T 标准。实际上，它里面有一个 PHY 芯片，发送的时候，首先解码 1000BASE-X 变回原始数据，再按照 1000BASE-T 的方式编码再发出去；接收的时候，按照 1000BASE-T 进行解码，再重新编码为 1000BASE-X 发送给 PMA 层。</p>
<p>还有一类电口模块，与上面不同的地方在于，SFP 上走的是 SGMII，而不是 1000BASE-X。这两种模式没有太大的区别，都是两对差分线，一收一发，所以很多时候二者是同时支持，可以切换的。例如 <a href="https://www.fs.com/products/177936.html?attribute=44906&amp;id=1109184">Cisco Compatible 10/100/1000BASE-T SFP SGMII Copper RJ-45 100m Industrial Transceiver Module (LOS)</a> 就是在 SFP 上走 SGMII 协议。</p>
<p>推荐阅读 <a href="https://ww1.microchip.com/downloads/en/Appnotes/VPPD-01080.pdf">Designing a Copper SFP using the VSC8221 10/100/1000BASE-T PHY</a>，它里面讲了如何将 VSC8221 芯片用于电口模块：VSC8221 芯片一头是 1000BASEX（又称 802.3z SerDes，802.3z 就是 1000BASE-X）或者 SGMII，另一头是 1000BASE-T MDI。</p>
<h3 id="物理层"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#%C3%A7%C2%89%C2%A9%C3%A7%C2%90%C2%86%C3%A5%C2%B1%C2%82">物理层</a></h3>
<h4 id="100base-tx"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#100base-tx">100BASE-TX</a></h4>
<p>在 IEEE 802.3 的 Clause 24 和 25 中定义。</p>
<p>100BASE-TX 的物理层分为 PCS，PMA，PMD。与 MAC 的连接是 MII 接口，MII 频率是 25MHz，每周期传输 4 bit 的数据。然后 PCS 负责把 4 bit 的数据通过 4B/5B 转换为 5 bit 的 code group；PMA 使用 NRZI 进行编码；PMD 层借用了 FDDI 协议的 PMD 层，只使用 MDI 的 1-3 和 6 四根线传输，两对差分对，一收一发。</p>
<h4 id="1000base-t"><a class="toclink" href="../../hardware/2020/12/27/ethernet-physical-interfaces/#1000base-t">1000BASE-T</a></h4>
<p>在 IEEE 802.3ab-1999 中定义，具体位置是 Clause 40。</p>
<p><img alt="" src="/images/1000baset.png" /></p>
<p>物理层往上通过 GMII 连接 MAC，往下通过 MDI 连接其他网络设备。物理层又包括 PCS 和 PMA。</p>
<p>1000BASE-T 使用四对差分线，每对差分线上都是全双工传输，波特率 125Mbaud，symbol 的范围是 <code>{2, 1, 0, -1, -2}</code>，通过 PAM5 传输。</p>
<p>具体来讲，PCS 从 MAC 的 GMII 接口接收要发送的数据，GMII 是 125MHz，每个周期 8 位数据。这些数据与 scrambler 一起，生成 9 位的 <code>Sd_n[8:0]</code>，然后再编码为 <code>(TA_n, TB_n, TC_n, TD_n)</code>，也就是在四对差分线上传输的 symbol，取值范围是 <code>[-2, 2]</code>。简单总结一下，就是每个周期 8 位数据，先变成 9 位数据，再变成 4 个 symbol，每个 symbol 取值范围是 -2 到 2，这就叫做 8B1Q4，<code>converting GMII data (8B-8 bits) to four quinary symbols (Q4) that are transmitted during one clock (1Q4)</code>，把 8 位的数据转换为四个 symbol，每个 symbol 有五种取值（Quinary 表示 5）。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/12/27/ethernet-physical-interfaces/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-11-19 00:00:00">2020年11月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="arm-m1-macbook-air-开箱"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/">ARM M1 MacBook Air 开箱</a></h2>
<h3 id="购买"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A8%C2%B4%C2%AD%C3%A4%C2%B9%C2%B0">购买</a></h3>
<p>我是 11.12 的时候在 Apple Store 上下单的，选的是 MacBookAir，带 M1 芯片，8 核 CPU + 8 核 GPU，加了一些内存和硬盘。今天（11.19）的时候顺丰到货，比 Apple Store 上显示的预计到达时间 21-28 号要更早。另外，我也听朋友说现在一些线下的店也有货，也有朋友直接在京东上买到了 Mac mini，总之第一波 M1 的用户最近应该都可以拿到设备了。</p>
<p>现在这篇博客，就是在 ARM MBA 上编写的，使用的是 Intel 的 VSCode，毕竟 VSCode 的 ARM64 版不久后才正式发布。</p>
<h3 id="开箱"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A5%C2%BC%C2%80%C3%A7%C2%AE%C2%B1">开箱</a></h3>
<p>从外观来看，一切都和 Intel MBA 一样，包装上也看不出区别，模具也是一样的。</p>
<p><img alt="" src="/images/arm_mac_1.png" /></p>
<p>进了系统才能看得出区别。预装的系统是 macOS Big Sur 11.0，之后手动更新到了目前最新的 11.0.1。</p>
<p>顺带 <a href="https://github.com/FactorialN">@FactorialN</a> 同学提醒我在这里提一句：包装里有电源适配器，不太环保。</p>
<h3 id="体验"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A4%C2%BD%C2%93%C3%A9%C2%AA%C2%8C">体验</a></h3>
<h4 id="arm64"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#arm64">ARM64</a></h4>
<p>首先自然是传统艺能，证明一下确实是 Apple Silicon：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-0-1"></a>$<span class="w"> </span>uname<span class="w"> </span>-a
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-0-2"></a>Darwin<span class="w"> </span>macbookair.lan<span class="w"> </span><span class="m">20</span>.1.0<span class="w"> </span>Darwin<span class="w"> </span>Kernel<span class="w"> </span>Version<span class="w"> </span><span class="m">20</span>.1.0:<span class="w"> </span>Sat<span class="w"> </span>Oct<span class="w"> </span><span class="m">31</span><span class="w"> </span><span class="m">00</span>:07:10<span class="w"> </span>PDT<span class="w"> </span><span class="m">2020</span><span class="p">;</span><span class="w"> </span>root:xnu-7195.50.7~2/RELEASE_ARM64_T8101<span class="w"> </span>x86_64
</span></code></pre></div>
<p>啊对不起我用错了，上面是在 Rosetta 里面跑的 shell 看到的结果。实际是这样子的：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-1-1"></a>$<span class="w"> </span>uname<span class="w"> </span>-a
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-1-2"></a>Darwin<span class="w"> </span>macbookair.lan<span class="w"> </span><span class="m">20</span>.1.0<span class="w"> </span>Darwin<span class="w"> </span>Kernel<span class="w"> </span>Version<span class="w"> </span><span class="m">20</span>.1.0:<span class="w"> </span>Sat<span class="w"> </span>Oct<span class="w"> </span><span class="m">31</span><span class="w"> </span><span class="m">00</span>:07:10<span class="w"> </span>PDT<span class="w"> </span><span class="m">2020</span><span class="p">;</span><span class="w"> </span>root:xnu-7195.50.7~2/RELEASE_ARM64_T8101<span class="w"> </span>arm64
</span></code></pre></div>
<p>货真价实的 ARM64 内核，系统的很多 binary 也都是 Universal 的：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-2-1"></a>$<span class="w"> </span>file<span class="w"> </span>/bin/bash
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-2-2"></a>/bin/bash:<span class="w"> </span>Mach-O<span class="w"> </span>universal<span class="w"> </span>binary<span class="w"> </span>with<span class="w"> </span><span class="m">2</span><span class="w"> </span>architectures:<span class="w"> </span><span class="o">[</span>x86_64:Mach-O<span class="w"> </span><span class="m">64</span>-bit<span class="w"> </span>executable<span class="w"> </span>x86_64<span class="o">]</span><span class="w"> </span><span class="o">[</span>arm64e:Mach-O<span class="w"> </span><span class="m">64</span>-bit<span class="w"> </span>executable<span class="w"> </span>arm64e<span class="o">]</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-2-3"></a>/bin/bash<span class="w"> </span><span class="o">(</span><span class="k">for</span><span class="w"> </span>architecture<span class="w"> </span>x86_64<span class="o">)</span>:<span class="w">    </span>Mach-O<span class="w"> </span><span class="m">64</span>-bit<span class="w"> </span>executable<span class="w"> </span>x86_64
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-2-4"></a>/bin/bash<span class="w"> </span><span class="o">(</span><span class="k">for</span><span class="w"> </span>architecture<span class="w"> </span>arm64e<span class="o">)</span>:<span class="w">    </span>Mach-O<span class="w"> </span><span class="m">64</span>-bit<span class="w"> </span>executable<span class="w"> </span>arm64e
</span></code></pre></div>
<h4 id="rosetta"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#rosetta">Rosetta</a></h4>
<p>接着，就是重头戏 Rosetta 了。第一次打开 Intel 的程序的时候，会弹出窗口安装 Rosetta，确定以后立马就装好了。接着常用的各种软件啥的，都没有什么问题。</p>
<p>唯一能看出区别的，就是在 Activity Monitor 可以看到架构的区别：</p>
<p><img alt="" src="/images/arm_mac_2.png" /></p>
<p>实际体验的时候，其实没有什么感觉。默认情况下，在 Terminal 下打开的是 ARM64 架构的，如果要切换的话，只需要：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-3-1"></a>$<span class="w"> </span>uname<span class="w"> </span>-m
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-3-2"></a>arm64
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-3-3"></a>$<span class="w"> </span>arch<span class="w"> </span>-arch<span class="w"> </span>x86_64<span class="w"> </span>uname<span class="w"> </span>-m
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-3-4"></a>x86_64
</span></code></pre></div>
<p>这样就可以了。如果开了一个 x86_64 的 shell，在 shell 里面执行的命令就都是 x86_64 架构的了。</p>
<h4 id="homebrew"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#homebrew">Homebrew</a></h4>
<p>目前，Homebrew 的支持是这样子的，Intel 的 Homebrew 工作很正常，没有遇到任何问题。。ARM 的 Homebrew 目前还在进行移植，由于官方的 build farm 还没有支持 ARM，所以各种包都需要自己编译，试了几个常用的软件都没问题。</p>
<p>目前 Homebrew 推荐的方法是，在老地方 <code>/usr/local/Homebrew</code> 下面放 Intel 的 Homebrew，在 <code>/opt/homebrew</code> 下面放 ARM 的 Homebrew。虽然还是有很多警告，但目前来看基本使用都没有什么问题。Homebrew cask 也正常，毕竟基本就是一个下载器。</p>
<p>另外，试了一下用 ARM Homebrew 从源码编译 GCC，编译中途失败了。</p>
<h4 id="其他软件"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A5%C2%85%C2%B6%C3%A4%C2%BB%C2%96%C3%A8%C2%BD%C2%AF%C3%A4%C2%BB%C2%B6">其他软件</a></h4>
<p>换到 ARM 上自然会想到，之前的那些软件还能不能跑。答案是，大多都可以，只是很多还是 Intel 版走翻译而已。</p>
<p>目前已经测试过正常使用的：VSCode、Google Chrome、Alacrity、iStat Menus、Alfred、Rectangle、Typora、Microsoft Office、Karabiner Elements、Jetbrains Toolbox、WeChat、CineBench、Dozer、Squirrel、Zoom、Tencent Meeting、Seafile、Skim、Mendeley、1 Password、Wireshark、Slack、iMazing、Office for Mac。</p>
<p>这些里面已经移植到 ARM64 的有 Alfred、iStat Menus、Karabiner Elements、Rectangle、Google Chrome、Slack、Typora、iMazing、Office for Mac、Zoom、VSCode Insiders。</p>
<p>这里有一部分是已经移植到 ARM64 的，有一些也很快就会移植过来。其中 iStat Menus 的电池健康显示有点 BUG，其他没发现问题（更新：已修复）。</p>
<p>另外，大家也知道 ARM Mac 很重要的一点是可以跑 iOS Apps，我们也确实跑了一些，不过都有一些问题：</p>
<ul>
<li>Doodle Jump：跑起来很正常，就是卡关了，别问为什么，没有加速度计，再怎么晃电脑也不会动</li>
<li>Bilibili：部分内容可以加载出来，部分不可以，估计是什么组件没有配置好</li>
<li>QQ Music：可以跑起来，但是在启动之后的引导页面，期望用户点一下屏幕，但怎么用鼠标点都没反应</li>
<li>Weibo：毕竟正常，可以正常浏览啥都，就是 UI 有点错位，估计是因为显示窗口和实际都不大一样，小问题。</li>
<li>Network Tools：很正常，各种网络信息都可以正常取出来。</li>
<li>NFSee：没有 NFC 读卡功能，自然没法用。</li>
<li>彩云天气（ColorfulClouds Weather）：正常使用。</li>
</ul>
<p>其他还有很多 App 还没有测试。</p>
<h4 id="发热"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A5%C2%8F%C2%91%C3%A7%C2%83%C2%AD">发热</a></h4>
<p>大家也知道，这款 MBA 是没有风扇的。但我实际测试的过程中发现，确实不大需要。拿 stress 跑了一段时间 CPU 满载运行，也没感觉到电脑发热，只是在更新 macOS Big Sur 11.0.1 的时候稍微热了一点点，也只是一点点，距离烫手还有很长的距离。</p>
<p>续航方面目前来看也挺好的，捣鼓了一个下午，也没耗多少电。</p>
<h4 id="性能测试"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A6%C2%80%C2%A7%C3%A8%C2%83%C2%BD%C3%A6%C2%B5%C2%8B%C3%A8%C2%AF%C2%95">性能测试</a></h4>
<p>在不同平台上进行 OpenSSL 测试：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-1"></a>$<span class="w"> </span>openssl<span class="w"> </span>speed<span class="w"> </span>-evp<span class="w"> </span>aes-128-cbc<span class="w"> </span>aes-256-cbc<span class="w"> </span>des-ede3<span class="w"> </span>rsa2048<span class="w"> </span>sha256
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-2"></a><span class="c1">## M1 MacBookAir</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-3"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.1.1j<span class="w">  </span><span class="m">16</span><span class="w"> </span>Feb<span class="w"> </span><span class="m">2021</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-4"></a>built<span class="w"> </span>on:<span class="w"> </span>Wed<span class="w"> </span>Feb<span class="w"> </span><span class="m">17</span><span class="w"> </span><span class="m">12</span>:34:00<span class="w"> </span><span class="m">2021</span><span class="w"> </span>UTC
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-5"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>idea<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>ptr<span class="o">)</span><span class="w"> </span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-6"></a>compiler:<span class="w"> </span>clang<span class="w"> </span>-fPIC<span class="w"> </span>-arch<span class="w"> </span>arm64<span class="w"> </span>-O3<span class="w"> </span>-Wall<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_CPUID_OBJ<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DKECCAK1600_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DECP_NISTZ256_ASM<span class="w"> </span>-DPOLY1305_ASM<span class="w"> </span>-D_REENTRANT<span class="w"> </span>-DNDEBUG
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-7"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-8"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes<span class="w">  </span><span class="m">16384</span><span class="w"> </span>bytes
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-9"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">30466</span>.76k<span class="w">    </span><span class="m">30644</span>.63k<span class="w">    </span><span class="m">30592</span>.26k<span class="w">    </span><span class="m">30106</span>.97k<span class="w">    </span><span class="m">29961</span>.69k<span class="w">    </span><span class="m">29951</span>.49k
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-10"></a>aes-256<span class="w"> </span>cbc<span class="w">     </span><span class="m">229863</span>.42k<span class="w">   </span><span class="m">238671</span>.82k<span class="w">   </span><span class="m">232654</span>.34k<span class="w">   </span><span class="m">237194</span>.70k<span class="w">   </span><span class="m">238092</span>.29k<span class="w">   </span><span class="m">237791</span>.91k
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-11"></a>aes-128-cbc<span class="w">    </span><span class="m">1020384</span>.58k<span class="w">  </span><span class="m">1427866</span>.73k<span class="w">  </span><span class="m">1521123</span>.84k<span class="w">  </span><span class="m">1558199</span>.30k<span class="w">  </span><span class="m">1569978</span>.99k<span class="w">  </span><span class="m">1566288</span>.55k
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-12"></a>sha256<span class="w">          </span><span class="m">378646</span>.12k<span class="w">  </span><span class="m">1140355</span>.52k<span class="w">  </span><span class="m">1894169</span>.69k<span class="w">  </span><span class="m">2287211</span>.18k<span class="w">  </span><span class="m">2445602</span>.42k<span class="w">  </span><span class="m">2453209</span>.09k
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-13"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-14"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.000561s<span class="w"> </span><span class="m">0</span>.000014s<span class="w">   </span><span class="m">1782</span>.0<span class="w">  </span><span class="m">69645</span>.9
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-15"></a><span class="c1">## AMD EPYC 7742</span>
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-16"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.1.1d<span class="w">  </span><span class="m">10</span><span class="w"> </span>Sep<span class="w"> </span><span class="m">2019</span>
</span><span id="__span-4-17"><a id="__codelineno-4-17" name="__codelineno-4-17" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-17"></a>built<span class="w"> </span>on:<span class="w"> </span>Mon<span class="w"> </span>Dec<span class="w">  </span><span class="m">7</span><span class="w"> </span><span class="m">20</span>:44:45<span class="w"> </span><span class="m">2020</span><span class="w"> </span>UTC
</span><span id="__span-4-18"><a id="__codelineno-4-18" name="__codelineno-4-18" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-18"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>8x,int<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>ptr<span class="o">)</span>
</span><span id="__span-4-19"><a id="__codelineno-4-19" name="__codelineno-4-19" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-19"></a>compiler:<span class="w"> </span>gcc<span class="w"> </span>-fPIC<span class="w"> </span>-pthread<span class="w"> </span>-m64<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-Wall<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-fdebug-prefix-map<span class="o">=</span>/build/openssl-CKx7Fo/openssl-1.1.1d<span class="o">=</span>.<span class="w"> </span>-fstack-protector-strong<span class="w"> </span>-Wformat<span class="w"> </span>-Werror<span class="o">=</span>format-security<span class="w"> </span>-DOPENSSL_USE_NODELETE<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_CPUID_OBJ<span class="w"> </span>-DOPENSSL_IA32_SSE2<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DOPENSSL_BN_ASM_MONT5<span class="w"> </span>-DOPENSSL_BN_ASM_GF2m<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DKECCAK1600_ASM<span class="w"> </span>-DRC4_ASM<span class="w"> </span>-DMD5_ASM<span class="w"> </span>-DAESNI_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DGHASH_ASM<span class="w"> </span>-DECP_NISTZ256_ASM<span class="w"> </span>-DX25519_ASM<span class="w"> </span>-DPOLY1305_ASM<span class="w"> </span>-DNDEBUG<span class="w"> </span>-Wdate-time<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span>
</span><span id="__span-4-20"><a id="__codelineno-4-20" name="__codelineno-4-20" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-20"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-21"><a id="__codelineno-4-21" name="__codelineno-4-21" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-21"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes<span class="w">  </span><span class="m">16384</span><span class="w"> </span>bytes
</span><span id="__span-4-22"><a id="__codelineno-4-22" name="__codelineno-4-22" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-22"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">28734</span>.07k<span class="w">    </span><span class="m">28942</span>.08k<span class="w">    </span><span class="m">28982</span>.78k<span class="w">    </span><span class="m">29217</span>.91k<span class="w">    </span><span class="m">29136</span>.21k<span class="w">    </span><span class="m">29103</span>.45k
</span><span id="__span-4-23"><a id="__codelineno-4-23" name="__codelineno-4-23" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-23"></a>aes-256<span class="w"> </span>cbc<span class="w">     </span><span class="m">176843</span>.84k<span class="w">   </span><span class="m">183040</span>.83k<span class="w">   </span><span class="m">183156</span>.82k<span class="w">   </span><span class="m">184132</span>.61k<span class="w">   </span><span class="m">184464</span>.73k<span class="w">   </span><span class="m">184642</span>.22k
</span><span id="__span-4-24"><a id="__codelineno-4-24" name="__codelineno-4-24" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-24"></a>aes-128-cbc<span class="w">     </span><span class="m">602680</span>.15k<span class="w">  </span><span class="m">1178207</span>.32k<span class="w">  </span><span class="m">1239931</span>.82k<span class="w">  </span><span class="m">1251810</span>.30k<span class="w">  </span><span class="m">1258359</span>.47k<span class="w">  </span><span class="m">1261316</span>.78k
</span><span id="__span-4-25"><a id="__codelineno-4-25" name="__codelineno-4-25" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-25"></a>sha256<span class="w">          </span><span class="m">201482</span>.20k<span class="w">   </span><span class="m">513504</span>.00k<span class="w">  </span><span class="m">1075572</span>.14k<span class="w">  </span><span class="m">1474850</span>.82k<span class="w">  </span><span class="m">1648746</span>.50k<span class="w">  </span><span class="m">1663030</span>.61k
</span><span id="__span-4-26"><a id="__codelineno-4-26" name="__codelineno-4-26" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-26"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-27"><a id="__codelineno-4-27" name="__codelineno-4-27" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-27"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.000620s<span class="w"> </span><span class="m">0</span>.000018s<span class="w">   </span><span class="m">1613</span>.7<span class="w">  </span><span class="m">54756</span>.4
</span><span id="__span-4-28"><a id="__codelineno-4-28" name="__codelineno-4-28" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-28"></a><span class="c1">## AMD EPYC 7282</span>
</span><span id="__span-4-29"><a id="__codelineno-4-29" name="__codelineno-4-29" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-29"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.1.1d<span class="w">  </span><span class="m">10</span><span class="w"> </span>Sep<span class="w"> </span><span class="m">2019</span>
</span><span id="__span-4-30"><a id="__codelineno-4-30" name="__codelineno-4-30" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-30"></a>built<span class="w"> </span>on:<span class="w"> </span>Mon<span class="w"> </span>Apr<span class="w"> </span><span class="m">20</span><span class="w"> </span><span class="m">20</span>:23:01<span class="w"> </span><span class="m">2020</span><span class="w"> </span>UTC
</span><span id="__span-4-31"><a id="__codelineno-4-31" name="__codelineno-4-31" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-31"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>8x,int<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>ptr<span class="o">)</span>
</span><span id="__span-4-32"><a id="__codelineno-4-32" name="__codelineno-4-32" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-32"></a>compiler:<span class="w"> </span>gcc<span class="w"> </span>-fPIC<span class="w"> </span>-pthread<span class="w"> </span>-m64<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-Wall<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-fdebug-prefix-map<span class="o">=</span>/build/openssl-8Ocme2/openssl-1.1.1d<span class="o">=</span>.<span class="w"> </span>-fstack-protector-strong<span class="w"> </span>-Wformat<span class="w"> </span>-Werror<span class="o">=</span>format-security<span class="w"> </span>-DOPENSSL_USE_NODELETE<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_CPUID_OBJ<span class="w"> </span>-DOPENSSL_IA32_SSE2<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DOPENSSL_BN_ASM_MONT5<span class="w"> </span>-DOPENSSL_BN_ASM_GF2m<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DKECCAK1600_ASM<span class="w"> </span>-DRC4_ASM<span class="w"> </span>-DMD5_ASM<span class="w"> </span>-DAESNI_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DGHASH_ASM<span class="w"> </span>-DECP_NISTZ256_ASM<span class="w"> </span>-DX25519_ASM<span class="w"> </span>-DPOLY1305_ASM<span class="w"> </span>-DNDEBUG<span class="w"> </span>-Wdate-time<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span>
</span><span id="__span-4-33"><a id="__codelineno-4-33" name="__codelineno-4-33" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-33"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-34"><a id="__codelineno-4-34" name="__codelineno-4-34" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-34"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes<span class="w">  </span><span class="m">16384</span><span class="w"> </span>bytes
</span><span id="__span-4-35"><a id="__codelineno-4-35" name="__codelineno-4-35" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-35"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">27052</span>.31k<span class="w">    </span><span class="m">27392</span>.85k<span class="w">    </span><span class="m">27455</span>.57k<span class="w">    </span><span class="m">27569</span>.49k<span class="w">    </span><span class="m">27503</span>.27k<span class="w">    </span><span class="m">27514</span>.20k
</span><span id="__span-4-36"><a id="__codelineno-4-36" name="__codelineno-4-36" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-36"></a>aes-256<span class="w"> </span>cbc<span class="w">     </span><span class="m">158578</span>.10k<span class="w">   </span><span class="m">168502</span>.21k<span class="w">   </span><span class="m">172365</span>.91k<span class="w">   </span><span class="m">173904</span>.90k<span class="w">   </span><span class="m">174391</span>.30k<span class="w">   </span><span class="m">174429</span>.53k
</span><span id="__span-4-37"><a id="__codelineno-4-37" name="__codelineno-4-37" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-37"></a>aes-128-cbc<span class="w">     </span><span class="m">594506</span>.35k<span class="w">  </span><span class="m">1111762</span>.07k<span class="w">  </span><span class="m">1169014</span>.02k<span class="w">  </span><span class="m">1184384</span>.00k<span class="w">  </span><span class="m">1192793</span>.56k<span class="w">  </span><span class="m">1189167</span>.10k
</span><span id="__span-4-38"><a id="__codelineno-4-38" name="__codelineno-4-38" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-38"></a>sha256<span class="w">          </span><span class="m">194382</span>.61k<span class="w">   </span><span class="m">487875</span>.93k<span class="w">  </span><span class="m">1017121</span>.56k<span class="w">  </span><span class="m">1390122</span>.33k<span class="w">  </span><span class="m">1558735</span>.53k<span class="w">  </span><span class="m">1572274</span>.18k
</span><span id="__span-4-39"><a id="__codelineno-4-39" name="__codelineno-4-39" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-39"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-40"><a id="__codelineno-4-40" name="__codelineno-4-40" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-40"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.000655s<span class="w"> </span><span class="m">0</span>.000019s<span class="w">   </span><span class="m">1526</span>.8<span class="w">  </span><span class="m">52089</span>.2
</span><span id="__span-4-41"><a id="__codelineno-4-41" name="__codelineno-4-41" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-41"></a><span class="c1">## AMD EPYC 7551</span>
</span><span id="__span-4-42"><a id="__codelineno-4-42" name="__codelineno-4-42" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-42"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.1.1d<span class="w">  </span><span class="m">10</span><span class="w"> </span>Sep<span class="w"> </span><span class="m">2019</span>
</span><span id="__span-4-43"><a id="__codelineno-4-43" name="__codelineno-4-43" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-43"></a>built<span class="w"> </span>on:<span class="w"> </span>Tue<span class="w"> </span>Feb<span class="w"> </span><span class="m">16</span><span class="w"> </span><span class="m">22</span>:08:43<span class="w"> </span><span class="m">2021</span><span class="w"> </span>UTC
</span><span id="__span-4-44"><a id="__codelineno-4-44" name="__codelineno-4-44" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-44"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>8x,int<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>ptr<span class="o">)</span>
</span><span id="__span-4-45"><a id="__codelineno-4-45" name="__codelineno-4-45" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-45"></a>compiler:<span class="w"> </span>gcc<span class="w"> </span>-fPIC<span class="w"> </span>-pthread<span class="w"> </span>-m64<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-Wall<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-fdebug-prefix-map<span class="o">=</span>/build/openssl-m9Qnvk/openssl-1.1.1d<span class="o">=</span>.<span class="w"> </span>-fstack-protector-strong<span class="w"> </span>-Wformat<span class="w"> </span>-Werror<span class="o">=</span>format-security<span class="w"> </span>-DOPENSSL_USE_NODELETE<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_CPUID_OBJ<span class="w"> </span>-DOPENSSL_IA32_SSE2<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DOPENSSL_BN_ASM_MONT5<span class="w"> </span>-DOPENSSL_BN_ASM_GF2m<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DKECCAK1600_ASM<span class="w"> </span>-DRC4_ASM<span class="w"> </span>-DMD5_ASM<span class="w"> </span>-DAESNI_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DGHASH_ASM<span class="w"> </span>-DECP_NISTZ256_ASM<span class="w"> </span>-DX25519_ASM<span class="w"> </span>-DPOLY1305_ASM<span class="w"> </span>-DNDEBUG<span class="w"> </span>-Wdate-time<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span>
</span><span id="__span-4-46"><a id="__codelineno-4-46" name="__codelineno-4-46" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-46"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-47"><a id="__codelineno-4-47" name="__codelineno-4-47" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-47"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes<span class="w">  </span><span class="m">16384</span><span class="w"> </span>bytes
</span><span id="__span-4-48"><a id="__codelineno-4-48" name="__codelineno-4-48" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-48"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">20850</span>.88k<span class="w">    </span><span class="m">21260</span>.78k<span class="w">    </span><span class="m">21315</span>.84k<span class="w">    </span><span class="m">21368</span>.49k<span class="w">    </span><span class="m">21321</span>.05k<span class="w">    </span><span class="m">21392</span>.04k
</span><span id="__span-4-49"><a id="__codelineno-4-49" name="__codelineno-4-49" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-49"></a>aes-256<span class="w"> </span>cbc<span class="w">     </span><span class="m">122059</span>.94k<span class="w">   </span><span class="m">125701</span>.42k<span class="w">   </span><span class="m">126591</span>.06k<span class="w">   </span><span class="m">126770</span>.52k<span class="w">   </span><span class="m">127049</span>.73k<span class="w">   </span><span class="m">126937</span>.77k
</span><span id="__span-4-50"><a id="__codelineno-4-50" name="__codelineno-4-50" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-50"></a>aes-128-cbc<span class="w">     </span><span class="m">441625</span>.34k<span class="w">   </span><span class="m">883733</span>.48k<span class="w">   </span><span class="m">928208</span>.21k<span class="w">   </span><span class="m">941480</span>.96k<span class="w">   </span><span class="m">944889</span>.86k<span class="w">   </span><span class="m">945307</span>.65k
</span><span id="__span-4-51"><a id="__codelineno-4-51" name="__codelineno-4-51" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-51"></a>sha256<span class="w">          </span><span class="m">151161</span>.13k<span class="w">   </span><span class="m">388304</span>.60k<span class="w">   </span><span class="m">809272</span>.15k<span class="w">  </span><span class="m">1106645</span>.33k<span class="w">  </span><span class="m">1238966</span>.27k<span class="w">  </span><span class="m">1249219</span>.93k
</span><span id="__span-4-52"><a id="__codelineno-4-52" name="__codelineno-4-52" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-52"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-53"><a id="__codelineno-4-53" name="__codelineno-4-53" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-53"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.001096s<span class="w"> </span><span class="m">0</span>.000033s<span class="w">    </span><span class="m">912</span>.8<span class="w">  </span><span class="m">30284</span>.7
</span><span id="__span-4-54"><a id="__codelineno-4-54" name="__codelineno-4-54" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-54"></a><span class="c1">## Intel Xeon E5-2699 v4 (Broadwell)</span>
</span><span id="__span-4-55"><a id="__codelineno-4-55" name="__codelineno-4-55" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-55"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.0.2u<span class="w">  </span><span class="m">20</span><span class="w"> </span>Dec<span class="w"> </span><span class="m">2019</span>
</span><span id="__span-4-56"><a id="__codelineno-4-56" name="__codelineno-4-56" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-56"></a>built<span class="w"> </span>on:<span class="w"> </span>reproducible<span class="w"> </span>build,<span class="w"> </span>date<span class="w"> </span>unspecified
</span><span id="__span-4-57"><a id="__codelineno-4-57" name="__codelineno-4-57" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-57"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>16x,int<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>idx,cisc,16,int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>idea<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>idx<span class="o">)</span>
</span><span id="__span-4-58"><a id="__codelineno-4-58" name="__codelineno-4-58" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-58"></a>compiler:<span class="w"> </span>gcc<span class="w"> </span>-I.<span class="w"> </span>-I..<span class="w"> </span>-I../include<span class="w">  </span>-fPIC<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_THREADS<span class="w"> </span>-D_REENTRANT<span class="w"> </span>-DDSO_DLFCN<span class="w"> </span>-DHAVE_DLFCN_H<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-m64<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-O3<span class="w"> </span>-Wall<span class="w"> </span>-DOPENSSL_IA32_SSE2<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DOPENSSL_BN_ASM_MONT5<span class="w"> </span>-DOPENSSL_BN_ASM_GF2m<span class="w"> </span>-DRC4_ASM<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DMD5_ASM<span class="w"> </span>-DAES_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DBSAES_ASM<span class="w"> </span>-DWHIRLPOOL_ASM<span class="w"> </span>-DGHASH_ASM<span class="w"> </span>-DECP_NISTZ256_ASM
</span><span id="__span-4-59"><a id="__codelineno-4-59" name="__codelineno-4-59" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-59"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-60"><a id="__codelineno-4-60" name="__codelineno-4-60" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-60"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes
</span><span id="__span-4-61"><a id="__codelineno-4-61" name="__codelineno-4-61" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-61"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">29863</span>.80k<span class="w">    </span><span class="m">30156</span>.69k<span class="w">    </span><span class="m">30243</span>.07k<span class="w">    </span><span class="m">30237</span>.70k<span class="w">    </span><span class="m">30302</span>.21k
</span><span id="__span-4-62"><a id="__codelineno-4-62" name="__codelineno-4-62" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-62"></a>aes-256<span class="w"> </span>cbc<span class="w">     </span><span class="m">103491</span>.45k<span class="w">   </span><span class="m">110240</span>.94k<span class="w">   </span><span class="m">112029</span>.95k<span class="w">   </span><span class="m">112400</span>.38k<span class="w">   </span><span class="m">112833</span>.88k
</span><span id="__span-4-63"><a id="__codelineno-4-63" name="__codelineno-4-63" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-63"></a>aes-128-cbc<span class="w">     </span><span class="m">734225</span>.68k<span class="w">   </span><span class="m">788483</span>.88k<span class="w">   </span><span class="m">802857</span>.39k<span class="w">   </span><span class="m">805860</span>.69k<span class="w">   </span><span class="m">807848</span>.62k
</span><span id="__span-4-64"><a id="__codelineno-4-64" name="__codelineno-4-64" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-64"></a>sha256<span class="w">           </span><span class="m">82720</span>.89k<span class="w">   </span><span class="m">184528</span>.45k<span class="w">   </span><span class="m">342888</span>.28k<span class="w">   </span><span class="m">425826</span>.30k<span class="w">   </span><span class="m">457149</span>.10k
</span><span id="__span-4-65"><a id="__codelineno-4-65" name="__codelineno-4-65" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-65"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-66"><a id="__codelineno-4-66" name="__codelineno-4-66" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-66"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.000573s<span class="w"> </span><span class="m">0</span>.000017s<span class="w">   </span><span class="m">1745</span>.5<span class="w">  </span><span class="m">60236</span>.3
</span><span id="__span-4-67"><a id="__codelineno-4-67" name="__codelineno-4-67" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-67"></a><span class="c1">## Intel Xeon E5-2680 v4 (Broadwell) TODO</span>
</span><span id="__span-4-68"><a id="__codelineno-4-68" name="__codelineno-4-68" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-68"></a><span class="c1">## Intel Xeon Gold 5218 (Cascade Lake) TODO</span>
</span><span id="__span-4-69"><a id="__codelineno-4-69" name="__codelineno-4-69" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-69"></a><span class="c1">## IBM POWER8NVL</span>
</span><span id="__span-4-70"><a id="__codelineno-4-70" name="__codelineno-4-70" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-70"></a>OpenSSL<span class="w"> </span><span class="m">1</span>.1.1<span class="w">  </span><span class="m">11</span><span class="w"> </span>Sep<span class="w"> </span><span class="m">2018</span>
</span><span id="__span-4-71"><a id="__codelineno-4-71" name="__codelineno-4-71" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-71"></a>built<span class="w"> </span>on:<span class="w"> </span>Wed<span class="w"> </span>Feb<span class="w"> </span><span class="m">17</span><span class="w"> </span><span class="m">12</span>:35:54<span class="w"> </span><span class="m">2021</span><span class="w"> </span>UTC
</span><span id="__span-4-72"><a id="__codelineno-4-72" name="__codelineno-4-72" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-72"></a>options:bn<span class="o">(</span><span class="m">64</span>,64<span class="o">)</span><span class="w"> </span>rc4<span class="o">(</span>char<span class="o">)</span><span class="w"> </span>des<span class="o">(</span>int<span class="o">)</span><span class="w"> </span>aes<span class="o">(</span>partial<span class="o">)</span><span class="w"> </span>blowfish<span class="o">(</span>ptr<span class="o">)</span>
</span><span id="__span-4-73"><a id="__codelineno-4-73" name="__codelineno-4-73" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-73"></a>compiler:<span class="w"> </span>gcc<span class="w"> </span>-fPIC<span class="w"> </span>-pthread<span class="w"> </span>-m64<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-Wall<span class="w"> </span>-Wa,--noexecstack<span class="w"> </span>-g<span class="w"> </span>-O3<span class="w"> </span>-fdebug-prefix-map<span class="o">=</span>/build/openssl-avwOZX/openssl-1.1.1<span class="o">=</span>.<span class="w"> </span>-fstack-protector-strong<span class="w"> </span>-Wformat<span class="w"> </span>-Werror<span class="o">=</span>format-security<span class="w"> </span>-DOPENSSL_USE_NODELETE<span class="w"> </span>-DL_ENDIAN<span class="w"> </span>-DOPENSSL_PIC<span class="w"> </span>-DOPENSSL_CPUID_OBJ<span class="w"> </span>-DOPENSSL_BN_ASM_MONT<span class="w"> </span>-DSHA1_ASM<span class="w"> </span>-DSHA256_ASM<span class="w"> </span>-DSHA512_ASM<span class="w"> </span>-DKECCAK1600_ASM<span class="w"> </span>-DAES_ASM<span class="w"> </span>-DVPAES_ASM<span class="w"> </span>-DECP_NISTZ256_ASM<span class="w"> </span>-DX25519_ASM<span class="w"> </span>-DPOLY1305_ASM<span class="w"> </span>-DNDEBUG<span class="w"> </span>-Wdate-time<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span>
</span><span id="__span-4-74"><a id="__codelineno-4-74" name="__codelineno-4-74" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-74"></a>The<span class="w"> </span><span class="s1">&#39;numbers&#39;</span><span class="w"> </span>are<span class="w"> </span><span class="k">in</span><span class="w"> </span>1000s<span class="w"> </span>of<span class="w"> </span>bytes<span class="w"> </span>per<span class="w"> </span>second<span class="w"> </span>processed.
</span><span id="__span-4-75"><a id="__codelineno-4-75" name="__codelineno-4-75" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-75"></a><span class="nb">type</span><span class="w">             </span><span class="m">16</span><span class="w"> </span>bytes<span class="w">     </span><span class="m">64</span><span class="w"> </span>bytes<span class="w">    </span><span class="m">256</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">1024</span><span class="w"> </span>bytes<span class="w">   </span><span class="m">8192</span><span class="w"> </span>bytes<span class="w">  </span><span class="m">16384</span><span class="w"> </span>bytes
</span><span id="__span-4-76"><a id="__codelineno-4-76" name="__codelineno-4-76" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-76"></a>des<span class="w"> </span>ede3<span class="w">         </span><span class="m">25120</span>.65k<span class="w">    </span><span class="m">25479</span>.70k<span class="w">    </span><span class="m">25570</span>.13k<span class="w">    </span><span class="m">25604</span>.10k<span class="w">    </span><span class="m">25616</span>.38k<span class="w">    </span><span class="m">25613</span>.65k
</span><span id="__span-4-77"><a id="__codelineno-4-77" name="__codelineno-4-77" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-77"></a>aes-256<span class="w"> </span>cbc<span class="w">      </span><span class="m">79140</span>.44k<span class="w">    </span><span class="m">82350</span>.23k<span class="w">    </span><span class="m">83815</span>.94k<span class="w">    </span><span class="m">84183</span>.72k<span class="w">    </span><span class="m">84290</span>.22k<span class="w">    </span><span class="m">84306</span>.60k
</span><span id="__span-4-78"><a id="__codelineno-4-78" name="__codelineno-4-78" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-78"></a>aes-128-cbc<span class="w">     </span><span class="m">310027</span>.28k<span class="w">   </span><span class="m">647168</span>.64k<span class="w">   </span><span class="m">890896</span>.81k<span class="w">   </span><span class="m">984001</span>.19k<span class="w">  </span><span class="m">1014827</span>.69k<span class="w">  </span><span class="m">1017096</span>.87k
</span><span id="__span-4-79"><a id="__codelineno-4-79" name="__codelineno-4-79" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-79"></a>sha256<span class="w">           </span><span class="m">58347</span>.98k<span class="w">   </span><span class="m">151006</span>.68k<span class="w">   </span><span class="m">286465</span>.28k<span class="w">   </span><span class="m">373490</span>.69k<span class="w">   </span><span class="m">411044</span>.52k<span class="w">   </span><span class="m">414012</span>.76k
</span><span id="__span-4-80"><a id="__codelineno-4-80" name="__codelineno-4-80" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-80"></a><span class="w">                  </span>sign<span class="w">    </span>verify<span class="w">    </span>sign/s<span class="w"> </span>verify/s
</span><span id="__span-4-81"><a id="__codelineno-4-81" name="__codelineno-4-81" href="../../hardware/2020/11/19/arm-m1-macbookair/#__codelineno-4-81"></a>rsa<span class="w"> </span><span class="m">2048</span><span class="w"> </span>bits<span class="w"> </span><span class="m">0</span>.001442s<span class="w"> </span><span class="m">0</span>.000040s<span class="w">    </span><span class="m">693</span>.5<span class="w">  </span><span class="m">25212</span>.7
</span></code></pre></div>
<h3 id="总结"><a class="toclink" href="../../hardware/2020/11/19/arm-m1-macbookair/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93">总结</a></h3>
<p>总的来说，还是挺香的。不错的性能，没有风扇的喧闹，没有烫手的键盘。可能有少部分软件还不能正常运行，然后很多程序还需要 Rosetta 翻译，但目前来看兼容性还是挺不错的，并且这些应该明年就都适配地差不多了吧。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/11/19/arm-m1-macbookair/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-05-18 00:00:00">2020年5月18日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="fido-u2ffido2-和-ctap-的关系"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/">FIDO U2F、FIDO2 和 CTAP 的关系</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>2012 年，Yubico 和 Google 设计了 U2F 协议，第二年 U2F 成为 FIDO 组织的标准，之后加入了 NFC 的支持。之后，FIDO2 作为替代 U2F 的新标准产生，原来的 U2F 以兼容的方式成为了 CTAP1，而采用 CBOR 封装格式的 CTAP(CTAP2) 则是 FIDO2 的主要协议。</p>
<h3 id="u2f"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#u2f">U2F</a></h3>
<h4 id="命令格式"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A5%C2%91%C2%BD%C3%A4%C2%BB%C2%A4%C3%A6%C2%A0%C2%BC%C3%A5%C2%BC%C2%8F">命令格式</a></h4>
<p>U2F 定义了它的<a href="https://fidoalliance.org/specs/fido-u2f-v1.2-ps-20170411/fido-u2f-raw-message-formats-v1.2-ps-20170411.pdf">命令格式</a>，基于 ISO7816-4 APDU（short APDU） ：</p>
<table>
<thead>
<tr>
<th>CLA</th>
<th>INS</th>
<th>P1</th>
<th>P2</th>
<th>Lc</th>
<th>data</th>
<th>Le</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 byte</td>
<td>1 byte</td>
<td>1 byte</td>
<td>1 byte</td>
<td>0-1 bytes</td>
<td>variable length</td>
<td>0-1 bytes</td>
</tr>
</tbody>
</table>
<p>比如 U2F_VERSION 就是：</p>
<table>
<thead>
<tr>
<th>CLA</th>
<th>INS</th>
<th>P1</th>
<th>P2</th>
<th>Lc</th>
<th>data</th>
<th>Le</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>03</td>
<td>00</td>
<td>00</td>
<td>0</td>
<td>empty</td>
<td>00</td>
</tr>
</tbody>
</table>
<p>返回的数据就是 <code>U2F_V2</code> 的 ASCII 加上 <code>9000</code> 的状态。</p>
<p>除此之外，它还有一种 extended length 格式的 APDU，和上面的是等价的不同表示。</p>
<h4 id="传输方式"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A4%C2%BC%C2%A0%C3%A8%C2%BE%C2%93%C3%A6%C2%96%C2%B9%C3%A5%C2%BC%C2%8F">传输方式</a></h4>
<p>实际使用 U2F 的时候，又有三种情况，分别是 USB、Bluetooth 和 NFC。</p>
<h5 id="usb"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#usb">USB</a></h5>
<p>在 <a href="https://fidoalliance.org/specs/fido-u2f-v1.2-ps-20170411/fido-u2f-hid-protocol-v1.2-ps-20170411.pdf">U2FHID</a> 里面，为了让 U2F 的命令通过 HID 接口传输，它规定了两个 endpoint，分别是 Interrupt IN 和 Interrupt OUT，还有一个固定的 HID Report Descriptor。为了发 U2F 命令，首先会进行一次封装：</p>
<table>
<thead>
<tr>
<th>CMD</th>
<th>BCNT</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2FHID_MSG</td>
<td>4..n</td>
<td>n bytes</td>
</tr>
</tbody>
</table>
<p>添加了一个头，表示载荷是一个 U2F 的 command（自然也是 APDU）。</p>
<p>在 cmd 之上，还会封装一层，为了解决 USB 的 packet size 限制等问题，定义了 init packet：</p>
<table>
<thead>
<tr>
<th>CID</th>
<th>CMD</th>
<th>BCNTH</th>
<th>BCNTL</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bytes</td>
<td>1 byte</td>
<td>1 byte</td>
<td>1 byte</td>
<td>variable length</td>
</tr>
</tbody>
</table>
<p>如果数据太长，就会拆分成一个 init 和 多个 continuation packet：</p>
<table>
<thead>
<tr>
<th>CID</th>
<th>SEQ</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bytes</td>
<td>1 byte</td>
<td>variable length</td>
</tr>
</tbody>
</table>
<p>把 init 和 continuation 里面的 data 组合起来，就是 U2F 的 message，message 里面可能又有 U2F raw command，也就是 APDU。</p>
<p>发送的时候，先 Interrupt OUT 发送请求，再 Interrupt IN 读取回应。</p>
<h5 id="bluetooth"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#bluetooth">Bluetooth</a></h5>
<p>在 <a href="https://fidoalliance.org/specs/fido-u2f-v1.2-ps-20170411/fido-u2f-bt-protocol-v1.2-ps-20170411.pdf">U2F/Bluetooth</a> 里面，也用了一个类似的封装格式，请求：</p>
<table>
<thead>
<tr>
<th>CMD</th>
<th>HLEN</th>
<th>LLEN</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 byte</td>
<td>1 byte</td>
<td>1 byte</td>
<td>variable length</td>
</tr>
</tbody>
</table>
<p>这里的 DATA payload 就是 extended length 格式的 APDU</p>
<h5 id="nfc"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#nfc">NFC</a></h5>
<p>在 <a href="https://fidoalliance.org/specs/fido-u2f-v1.2-ps-20170411/fido-u2f-nfc-protocol-v1.2-ps-20170411.pdf">U2F/NFC</a> 里面，既然 ISO 7816-4 本来就是 NFC-native 的格式，就不要额外的封装了。只需要规定一个 Applet 的 AID 即可：<code>A0000006472F0001</code></p>
<h4 id="总结"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93">总结</a></h4>
<p>总而言之，U2F raw commands 就是在 APDU 格式上定义了几个命令。在 USB 和 Bluetooth 上都加了几个小的 Header，而 NFC 上则是规定了一个 AID。这对应用程序来说很方便，核心的命令只有一套，需要的时候封装一下即可。</p>
<h3 id="fido2"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#fido2">FIDO2</a></h3>
<p>在之后，<a href="https://fidoalliance.org/specs/fido-v2.0-rd-20170927/fido-client-to-authenticator-protocol-v2.0-rd-20170927.html#message-encoding">FIDO2</a> 出现了，在保持 U2F 兼容的基础上添加了新的功能，并且出现了 WebAuthN 作为浏览器使用 FIDO2 的协议。U2F 就变成了第一代的 CTAP，称为 CTAP1，然后 CTAP 默认指的就是 CTAP2。</p>
<h4 id="命令格式_1"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A5%C2%91%C2%BD%C3%A4%C2%BB%C2%A4%C3%A6%C2%A0%C2%BC%C3%A5%C2%BC%C2%8F_1">命令格式</a></h4>
<p>FIDO2 里面，定义了一些 CTAP 命令，比如 authenticatorMakeCredential，对应 U2F 的 U2F_REGISTER 命令。然后，规定了一个 <a href="https://tools.ietf.org/html/rfc7049">CBOR</a> 的格式，来表示命令附带的数据。CBOR 是 RFC 7049，所以也是借用过来的格式。</p>
<h4 id="传输方式_1"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A4%C2%BC%C2%A0%C3%A8%C2%BE%C2%93%C3%A6%C2%96%C2%B9%C3%A5%C2%BC%C2%8F_1">传输方式</a></h4>
<p>FIDO2 定义了在 USB 和 NFC 上的传输格式。</p>
<h5 id="usb_1"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#usb_1">USB</a></h5>
<p>在 USB 上传输的时候，定义了 CTAPHID 的协议，与 U2FHID 基本是一样的，规定了 init packet 和 continuation packet，packet 里面也是 CTAPHID 的消息，这部分是兼容 U2F 的。并且，额外添加了 CTAPHID_CBOR 消息：</p>
<table>
<thead>
<tr>
<th>CMD</th>
<th>BCNT</th>
<th>DATA</th>
<th>DATA + 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTAPHID_CBOR</td>
<td>1..(n+1)</td>
<td>CTAP command</td>
<td>n bytes of CBOR data</td>
</tr>
</tbody>
</table>
<p>它的载荷就是 CBOR 格式的请求。</p>
<p>类似地，它也是通过 Interrupt OUT 发送请求，从 Interrupt IN 读取回应。</p>
<h5 id="nfc_1"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#nfc_1">NFC</a></h5>
<p>在 NFC 上传输的时候，因为内部的格式是 CBOR，不再是 APDU 了，所以需要一些封装。</p>
<p>首先，它也定义了一个 Applet ID：<code>A0000006472F0001</code>，和 U2F 一样。为了保持兼容，它都支持 U2F 定义的 APDU 命令。</p>
<p>那怎么区分设备是否支持 CTAP1/U2F 和 CTAP2 呢？使用前面提到的 U2F_VERSION 命令即可。如果得到 U2F_V2，说明是支持 CTAP1/U2F 的；如果得到是其他的，说明只支持 CTAP2，不支持 CTAP1/U2F。</p>
<p>如果要发 CTAP2 的命令，就要把 CTAP command 和 CBOR 格式的数据封装到 APDU 里面：</p>
<table>
<thead>
<tr>
<th>CLA</th>
<th>INS</th>
<th>P1</th>
<th>P2</th>
<th>Data</th>
<th>Le</th>
</tr>
</thead>
<tbody>
<tr>
<td>80</td>
<td>10</td>
<td>00</td>
<td>00</td>
<td>CTAP Command || CBOR Data</td>
<td>variable</td>
</tr>
</tbody>
</table>
<p>它规定，如果请求采用的是 extended length 的 APDU，那么响应也要是 extended length 的 APDU；如果请求是 short APDU，那么响应也要支持 short APDU 的 chaining。</p>
<h4 id="兼容性"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A5%C2%85%C2%BC%C3%A5%C2%AE%C2%B9%C3%A6%C2%80%C2%A7">兼容性</a></h4>
<p>可以看到，CTAP2 设计的基本都考虑了兼容 U2F，允许用 U2F 的 API 操作 U2F 和 CTAP2 的设备；也允许用 CTAP2 的 API 操作 U2F（只支持部分命令）和  CTAP2 的设备。</p>
<h3 id="总结_1"><a class="toclink" href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/#%C3%A6%C2%80%C2%BB%C3%A7%C2%BB%C2%93_1">总结</a></h3>
<p>可以看到，这里有一堆套娃的过程：</p>
<p>U2F：</p>
<table>
<thead>
<tr>
<th></th>
<th>USB HID</th>
<th>Bluetooth</th>
<th>NFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>APDU</td>
<td>APDU</td>
<td>APDU</td>
</tr>
<tr>
<td>3</td>
<td>U2F message</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>USB HID packet</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>USB</td>
<td>Bluetooth</td>
<td>ISO 14443-4/ISO 18092</td>
</tr>
</tbody>
</table>
<p>FIDO2:</p>
<table>
<thead>
<tr>
<th></th>
<th>USB HID</th>
<th>NFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>CTAP command + CBOR data</td>
<td>CTAP command + CBOR data</td>
</tr>
<tr>
<td>3</td>
<td>CTAP message</td>
<td>APDU</td>
</tr>
<tr>
<td>2</td>
<td>USB HID packet</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>USB</td>
<td>ISO 14443-4/ISO 18092</td>
</tr>
</tbody>
</table>

    <nav class="md-post__action">
      <a href="../../hardware/2020/05/18/fido-u2f-fido2-ctap/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-05-10 00:00:00">2020年5月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 15 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="mifare-classic-上配置-ndef"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/">MIFARE Classic 上配置 NDEF</a></h2>
<h3 id="背景"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF">背景</a></h3>
<p>最近买了一堆 NFC 的智能卡拿来测试，其中一张 MIFARE Classic 的总是在 iOS 上读不出来，无论是以 Tag 模式还是 NDEF 模式。于是通过一系列的研究，终于知道上怎么一回事，然后成功地把一个 MIFARE Classic 卡配置成了 NDEF。</p>
<h3 id="背景知识"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#%C3%A8%C2%83%C2%8C%C3%A6%C2%99%C2%AF%C3%A7%C2%9F%C2%A5%C3%A8%C2%AF%C2%86">背景知识</a></h3>
<p>NFC 有很多协议，其中 MIFARE Classic 基于 ISO 14443-3 Type A 标准，里面有一些 MIFARE 的命令。通过这些命令，就可以控制 MIFARE Classic 卡的内容。具体来说，以我使用的 <a href="https://www.nxp.com/docs/en/data-sheet/MF1S70YYX_V1.pdf">MIFARE Classic EV1 4K S70</a> 为例，这篇文章会涉及到如下的背景知识：</p>
<h4 id="mifare-classic-内存布局"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#mifare-classic-%C3%A5%C2%86%C2%85%C3%A5%C2%AD%C2%98%C3%A5%C2%B8%C2%83%C3%A5%C2%B1%C2%80">MIFARE Classic 内存布局</a></h4>
<p>在 MIFARE Classic 中，有 Sector 和 Block 的概念，每个 Sector 有若干个 Block，其中最后一个 Block 是特殊的（称为 Sector Trailer），保存了这个 Sector 的一些信息：Key A、Access Bits、GPB 和 Key B。对于 Classic 4K，首先是 32 个有 4 blocks 的 sector，然后是 8 个 有 16 blocks 的 sector，整体的内存布局大概是：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-1"></a>Sector 0:
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-2"></a>    Block 0
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-3"></a>    Block 1
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-4"></a>    Block 2
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-5"></a>    Block 3(Sector Trailer)
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-6"></a>Sector 1:
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-7"></a>    Block 4
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-8"></a>    Block 5
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-9"></a>    Block 6
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-10"></a>    Block 7(Sector Trailer)
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-11"></a>...
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-12"></a>Sector 32:
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-13"></a>    Block 128
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-14"></a>    Block 129
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-15"></a>    ...
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-16"></a>    Block 143(Sector Trailer)
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-17"></a>...
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-18"></a>Sector 39:
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-0-19"></a>    ...
</span></code></pre></div>
<p>每个 Block 有 16 字节，一共 256 个 block，所以是 4K 大小的存储空间。Block 0 比较特殊，保存的是生产商写入的信息，不可更改。</p>
<p>Sector Trailer 的布局如下：</p>
<table>
<thead>
<tr>
<th>Key A</th>
<th>Access Bits</th>
<th>GPB</th>
<th>Key B</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 字节</td>
<td>3 字节</td>
<td>1 字节</td>
<td>6 字节</td>
</tr>
</tbody>
</table>
<p>其中 Key A 和 Key B 上用于当前 Sector 认证的两个 Key，用相应的 Key 认证以后就可以修改 Sector 里面 Block 的内容。既然有 Key，就会有细粒度的权限控制，就是 Access Bits。它的计算方式比较复杂，首先举个文档<a href="https://www.nxp.com/docs/en/application-note/AN1305.pdf">AN1305</a>出现过的例子 <code>0x7F 0x07 0x88</code>：</p>
<ol>
<li>按字节翻转：0x88 0x07 0x7F</li>
<li>改写成二进制：1000 1000 0000 0111 0111 1111</li>
<li>拆成前半部分：1000 1000 0000 和后半部分：0111 0111 1111</li>
<li>如果前后部分互补，说明这是个合法的 Access Bits（这种取反拼接做校验的方法挺常见的）</li>
<li>取出前半部分：1000 1000 0000</li>
<li>从后往前取三个字节的最高位：011</li>
<li>从后往前取第三个字节的次高位，依此类推：000 000 000</li>
</ol>
<p>这里的 011 表示的是 Sector Trailer 的访问权限，特别地，它表示，不能读出 Key A，只能用 Key B 认证后修改 Key A；用 Key A 或者 Key B 认证后都可以读 Access Bits，但只能在 Key B 认证后修改 Access Bits；不能读出 Key B，只能用 Key B 认证后修改 Key B。也就是说，Key A 认证只能读 Access Bits，而 Key B 认证有权限写入 Key A、Access Bits 和 Key B 字段。完整表格见<a href="https://www.nxp.com/docs/en/application-note/AN1305.pdf">AN1305 Table 7</a> 。</p>
<p>之后的三个 000 分别对应前三个 Blocks（又称 Data Blocks，先只考虑带 4 Blocks 的 Sector）的访问权限。000 表示的是，用 Key A 和 Key B 都有完整的读写权限。完整的表格见 <a href="https://www.nxp.com/docs/en/application-note/AN1305.pdf">AN 1305 Table 8</a> 。</p>
<p>这里可以给读者留一个练习：0x78 0x77 0x88 对应的权限上什么？</p>
<p>答案：对 Sector Trailer：011；对 Data Blocks：100；此时 Data Blocks 可以用 Key A 或者 Key B 认证读取，但只能用 Key B 认证写入。</p>
<p>如果查看完整的表格就可以发现，Key B 的权限一般是比 Key A 大的，所以 Key B 一般是保密的，而 Key A 可以是公开的。</p>
<h4 id="mifare-命令"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#mifare-%C3%A5%C2%91%C2%BD%C3%A4%C2%BB%C2%A4">MIFARE 命令</a></h4>
<p>为了向 MIFARE Classic 卡发送命令，首先需要一个 ISO 14443-3 Type A 的接口，Android 的 NfcA 或者 libnfc 都提供了接口。这里发送的命令实际上会再经过一层解析、用 CRYPTO1 算法加密（猜测是读卡器做的？不是很确定），不过对应用程序来说是透明的。可以参考 <a href="https://www.nxp.com/docs/en/data-sheet/MF1S50YYX_V1.pdf">MIFARE Classic EV1 1K</a> 和 <a href="https://link.springer.com/chapter/10.1007/978-3-540-85893-5_20">A Practical Attack on the MIFARE Classic</a> 中的描述。</p>
<h5 id="mifare-read"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#mifare-read">MIFARE Read</a></h5>
<p>读出一个 Block 的内容，每个 Block 有 16 字节。命令格式如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-1-1"></a>30 XX
</span></code></pre></div>
<p>如果要读第一个 Block，就是 <code>30 00</code>，如果要读第二个 Block，就是 <code>30 01</code> 。</p>
<p>返回的数据里刚好是 16 个字节。</p>
<h5 id="mifare-write"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#mifare-write">MIFARE Write</a></h5>
<p>向一个 Block 写入数据，命令格式如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-2-1"></a>A0 XX YY YY YY YY YY YY YY YY YY YY YY YY YY YY YY YY
</span></code></pre></div>
<p>这里的 XX 和上面一样，也是 Block 地址；之后是十六字节的数据。</p>
<h5 id="mifare-authentiate-with-ab"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#mifare-authentiate-with-ab">MIFARE Authentiate with A/B</a></h5>
<p>注：这里和 S70 datasheet 里写的不完全一样。</p>
<p>这个命令会进行 Key A 或者 Key B 的认证，如果是对 Key A 认证：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-3-1"></a>60 XX YY YY YY YY ZZ ZZ ZZ ZZ ZZ ZZ
</span></code></pre></div>
<p>这里的 XX 也是 Block 地址，但实际上认证的粒度上 Sector，所以只要认证了 Sector 里面的一个 Block，其他 Block 也是同时认证，也是用同一个 Sector Trailer 中的信息进行认证。YY 则是 ISO 14443-3 Type A 中的 UID，如果用 Android 的 API 读取，就可以在 NfcA 中找到这个四字节的信息。ZZ 就是要认证的密钥，六个字节。</p>
<p>如果是对 Key B 认证，把第一个字节的 0x60 改成 0x61 即可。</p>
<p>认证成功后，返回一个 0x00；如果认证失败，则会断开 NFC。</p>
<h4 id="ndef-是什么"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#ndef-%C3%A6%C2%98%C2%AF%C3%A4%C2%BB%C2%80%C3%A4%C2%B9%C2%88">NDEF 是什么</a></h4>
<p>NDEF 实际上是比较高层次的数据，就像 HTML，表示了一个格式化的数组数据，数组的元素可能是文本、URI 等等。它是由若干个 Record 组成的。一个 Record 如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-4-1"></a>03 0B 01 07 54 02 65 6E 61 62 63 64
</span></code></pre></div>
<p>首先是一个 03 表示类型，然后是长度 0x0B（11，从下一个字节开始数），接着是 0x01 0x07 表示这似乎一个 Well Known 类型的 Record，内容的长度为 7，0x54（ASCII T）表示这是文本格式，0x02 表示编码是 UTF-8，0x65 0x6E (ASCII "en") 表示语言是英语，之后的 0x61 0x62 0x63 0x64（ASCII "abcd"）就是文本内容。</p>
<p>很多个 record 连起来，最终一个 0xFE 表示结束，这就是完整的 NDEF 信息了。</p>
<h4 id="在-mifare-classic-上使用-ndef"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#%C3%A5%C2%9C%C2%A8-mifare-classic-%C3%A4%C2%B8%C2%8A%C3%A4%C2%BD%C2%BF%C3%A7%C2%94%C2%A8-ndef">在 MIFARE Classic 上使用 NDEF</a></h4>
<p>NDEF 只定义了数据格式，但为了实际使用，还得看具体情况。就好像文件内容保存在硬盘上的时候，并不是直接保存，而是通过文件系统，人为定义一个路径，这样大家才知道要从 /etc/shadow 文件去读 Linux 的用户密码信息，NDEF 也需要人为定义一些规则，再作为数据存放在智能卡里的某个地方，这样大家去读取 metadata，发现上 NDEF Tag，然后才会去解析 NDEF 信息。</p>
<p>有些时候，这个定义很简单，比如直接把 NDEF 数据放在某个 block 里面；有的时候又很复杂，因为可能同时存在很多应用，NDEF 只是其中的一种，所以要有一种类似目录的东西去索引 NDEF“文件”。</p>
<p>MIFARE Classic 上采用的方法上，在特定的 Sector（比如 Sector 0）放一些元数据，元数据里注明了其他的 Sector（从 1 开始的其它 sector）分别用于什么用途，然后 NDEF 是其中一种用途。这个结构叫做 <a href="https://www.nxp.com/docs/en/application-note/AN10787.pdf">MIFARE Application Directory</a>。具体来说，在 MIFARE Classic 里面，它规定 Block 1 和 Block 2 的内容如下：</p>
<table>
<thead>
<tr>
<th>0-1</th>
<th>2-3</th>
<th>4-5</th>
<th>6-7</th>
<th>8-9</th>
<th>10-11</th>
<th>12-13</th>
<th>14-15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Info &amp; CRC</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
</tr>
<tr>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
<td>AID</td>
</tr>
</tbody>
</table>
<p>第一个字节是 CRC 8，它的定义可以在<a href="http://reveng.sourceforge.net/crc-catalogue/1-15.htm">这里的 CRC-8/MIFARE-MAD</a> 里找到：初始值 0xC7，多项式上 0x1D。参与 CRC 计算的是按顺序从第二个字节开始的 31 个字节。</p>
<p>第二个字节是 Info Byte，用处不大，见 MAD 的文档。</p>
<p>之后每两个字节对应一个 Sector 的 AID（Application ID），比如 Block 1 的 2-3 字节对应 Sector 1 的 AID，Block 1 的 4-5 字节对应 Sector 2 的 AID，最后 Block 2 的 14-15 字节对应 Sector 15 的 AID。NDEF 的 AID 就是 0x03 0xE1。当软件发现这里的 AID 是 0x03E1 的时候，它就会去相应的 Sector 去读取 NDEF 信息。</p>
<p>一个用 TagInfo 读出来的例子如下：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-1"></a>Sector 0 (0x00)
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-2"></a>[skipped]
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-3"></a>[01]  F3 01 03 E1 03 E1 00 00
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-4"></a> rW-  00 00 00 00 00 00 00 00
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-5"></a>[02]  00 00 00 00 00 00 00 00
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-6"></a> rW-  00 00 00 00 00 00 00 00
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-7"></a>[03]  A0:A1:A2:A3:A4:A5  MAD access key
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-8"></a> WXW  78:77:88 C1
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-5-9"></a>      XX:XX:XX:XX:XX:XX  (key unavailable)
</span></code></pre></div>
<p>可以看到，这里表示的是 Sector 1 和 Sector 2 是 03E1 NDEF。下面 [03] 行表示的是 Key A，下一行是 Access bits、GPD，最后一行是 Key B。TagInfo 会尝试从 well known 里的 Key A 和 Key B 一个个试，直到认证成功为止。常见的如下：</p>
<ol>
<li>A0 A1 A2 A3 A4 A5：MAD 的 Key A</li>
<li>D3 F7 D3 F7 D3 F7：NDEF 的 Key A</li>
<li>FF FF FF FF FF FF：出场默认的 Key A 和 Key B</li>
</ol>
<h3 id="如何在-mifare-classic-上配置-ndef"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#%C3%A5%C2%A6%C2%82%C3%A4%C2%BD%C2%95%C3%A5%C2%9C%C2%A8-mifare-classic-%C3%A4%C2%B8%C2%8A%C3%A9%C2%85%C2%8D%C3%A7%C2%BD%C2%AE-ndef">如何在 MIFARE Classic 上配置 NDEF</a></h3>
<p>如果看了这么多背景知识，你还有心情看到这里，那要给个掌声。</p>
<p>为什么要在 MIFARE Classic 上配置 NDEF 呢？因为直接买到的 MIFARE Classic（比如我用的 EV1 4K S70）里面都是出厂状态，Key A 和 Key B 都是 FF FF FF FF FF FF，除了 Block 0 以外数据都是 0，所以它并不能用作 NDEF，Android 也只是认为它 NdefFormattable。所以我们要做的就是，Format as NDEF。为啥要自己搞呢，也是因为试了几个现成的工具 format 都失败了。</p>
<p>其实整个流程在 <a href="https://www.nxp.com/docs/en/application-note/AN1305.pdf">AN1305</a> 的 8.1 章节都写了，但看起来简单，实现起来还是有很多细节，在搞的时候也是来来回回做了很多尝试，同时也利用 TagInfo 强大的 Memory dump 配合调试。</p>
<p>首先复习一下我们可以用哪些命令：</p>
<ol>
<li>MIFARE Authenticate：对一个 sector 认证，认证成功了才能写操作</li>
<li>MIFARE Read：读取一个 Block</li>
<li>MIFARE Write：写入一个 Block</li>
</ol>
<p>仔细观察 <a href="https://www.nxp.com/docs/en/application-note/AN1305.pdf">AN1305</a> 的 Fig.10 和下面的文本描述，大概需要做这些事情：</p>
<ol>
<li>修改 Block 1 和 Block 2 中的信息，符合 MAD 的格式</li>
<li>修改 Sector 0 的 Sector Trailer</li>
<li>修改 Block 4，填入一个空白的 NDEF，或者直接前面背景知识里的例子。</li>
<li>修改 Sector 1 和 Sector 2 的 Sector Trailer</li>
</ol>
<p>但有一些细节：</p>
<ol>
<li>修改 Sector Trailer 的时候要谨慎，因为会修改 Key，如果改完又忘了，这卡就废了</li>
<li>注意用 Key A 还是 Key B 进行认证。上面这些流程结束后，Sector 0 被保护了，需要用 Key B 才能修改数据；而 Sector 1 和 Sector 2 是开放的；如果执行完第一步和第二步以后，发现第一步写错了，就要注意权限的问题，必要时还可以先修改 Access bits 再修改数据</li>
<li>在这里为了简单，Key B 都用 FF FF FF FF FF FF 了，实际情况下可以用别的自己的密钥，只要记住就行</li>
</ol>
<p>那么，按照前面的这些知识，就可以构造出每一步的 MIFARE 命令了：</p>
<p><strong>注意：下面的命令不一定能工作，在执行前请仔细理解每条命令的结果，本文作者对卡的损失概不负责</strong></p>
<p>第一步：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-6-1"></a>60 00 YY YY YY YY FF FF FF FF FF FF
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-6-2"></a>A0 01 F3 01 03 E1 03 E1 00 00 00 00 00 00 00 00 00 00
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-6-3"></a>A0 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
</span></code></pre></div>
<p>注意 YY 要填入 ID。这一步首先用 FF FF FF FF FF FF 认证了 Sector 0 的 Key A，然后写入了 Block 1 和 Block 2。Info Byte 用的是 0x01，然后用在线工具计算了一下 CRC=F3。</p>
<p>第二步：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-7-1"></a>A0 03 A0 A1 A2 A3 A4 A5 78 77 88 C1 FF FF FF FF FF FF
</span></code></pre></div>
<p>这一步设置了 Key A 为 MAD access key，权限是 78 77 88，GPB 是 C1，Key B 为 FF FF FF FF FF FF</p>
<p>第三步：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-8-1"></a>60 04 YY YY YY YY FF FF FF FF FF FF
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-8-2"></a>A0 04 00 00 03 0B D1 01 07 54 02 65 6E 61 62 63 64 FE
</span></code></pre></div>
<p>这一步认证了 Sector 1，然后往 Block 4 写入了一个 abcd 的 NDEF 记录。</p>
<p>第四步：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-9-1"></a>A0 07 D3 F7 D3 F7 D3 F7 7F 07 88 40 FF FF FF FF FF FF
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-9-2"></a>60 08 YY YY YY YY FF FF FF FF FF FF
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="../../hardware/2020/05/10/mifare-classic-ndef/#__codelineno-9-3"></a>A0 0B D3 F7 D3 F7 D3 F7 7F 07 88 40 FF FF FF FF FF FF
</span></code></pre></div>
<p>写入了 Sector 1 的 Sector Trailer，然后认证 Sector 2，再写入 Sector 2 的 Sector Trailer</p>
<p>这样就完成了，再用 TagInfo 等软件，就可以读取出来 NDEF 信息了。此时 iOS 也可以读出来。</p>
<p>上面这些过程，在实际情况下在不同 sector 的时候需要打断，每次重新认证一下。这里默认了一些卡的初始密钥，如果初始情况并不一致，可能并不会工作。</p>
<h3 id="踩的坑"><a class="toclink" href="../../hardware/2020/05/10/mifare-classic-ndef/#%C3%A8%C2%B8%C2%A9%C3%A7%C2%9A%C2%84%C3%A5%C2%9D%C2%91">踩的坑</a></h3>
<p>在这个过程中踩过很多的坑：</p>
<ol>
<li>在空 NDEF 的时候，NFC Tools 能读出来是 Ndef，并且内容是空，但写入的时候表示 Write error，也读不出来；去 TagInfo 读内存，发现确实写进去了，但内容不对，有一个位置的长度写成了 0，可能是 BUG</li>
<li>上面也提到过的，就是在修改为只读以后，发现数据写错了，只好重新改成可写，把数据改好了以后再设为只读。</li>
<li>iOS 上用 NFCNDEFReaderSession 可以读出来这个 NDEF 的内容，但 NFCTagReaderSession 并不能 poll 出来。</li>
</ol>

    <nav class="md-post__action">
      <a href="../../hardware/2020/05/10/mifare-classic-ndef/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-04-04 00:00:00">2020年4月4日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在命令行中进行-vivado-仿真"><a class="toclink" href="../../hardware/2020/04/04/vivado-simulation-command/">在命令行中进行 Vivado 仿真</a></h2>
<h3 id="已有-vivado-项目"><a class="toclink" href="../../hardware/2020/04/04/vivado-simulation-command/#%C3%A5%C2%B7%C2%B2%C3%A6%C2%9C%C2%89-vivado-%C3%A9%C2%A1%C2%B9%C3%A7%C2%9B%C2%AE">已有 Vivado 项目</a></h3>
<p>想要在命令行里进行 Vivado 仿真，所以查了下 Xilinx 的 UG900 文档，找到了命令行仿真的方法。首先是生成仿真所需的文件：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-0-1"></a><span class="c">## assuming batch mode</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-0-2"></a><span class="nv">open_project</span><span class="w"> </span>xxx.xpr
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-0-3"></a><span class="nv">set_property</span><span class="w"> </span>top<span class="w"> </span>YOUR_SIM_TOP<span class="w"> </span><span class="k">[</span><span class="nv">current_fileset</span><span class="w"> </span><span class="o">-</span>simset<span class="k">]</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-0-4"></a><span class="nv">export_ip_user_files</span><span class="w"> </span><span class="o">-</span>no_script<span class="w"> </span><span class="o">-</span>force
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-0-5"></a><span class="nv">export_simulation</span><span class="w"> </span><span class="o">-</span>simulator<span class="w"> </span>xsim<span class="w"> </span><span class="o">-</span>force
</span></code></pre></div>
<p>可以把这些语句放到 tcl 文件里然后用 batch mode 执行。执行成功以后，会在 <code>export_sim/xsim</code> 目录下生成一些文件。里面会有生成的脚本以供仿真：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-1-1"></a><span class="nb">cd</span><span class="w"> </span>export_sim/xsim<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>./YOUR_SIM_TOP.sh
</span></code></pre></div>
<p>默认情况下它会执行 export_sim/xsim/cmd.tcl 里面的命令。如果想要记录 vcd 文件，修改内容为：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-2-1"></a><span class="nv">open_vcd</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-2-2"></a><span class="nv">log_vcd</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-2-3"></a><span class="nv">run</span><span class="w"> </span><span class="mi">20</span>us
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-2-4"></a><span class="nv">close_vcd</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-2-5"></a><span class="nv">quit</span>
</span></code></pre></div>
<p>这样就可以把仿真的波形输出到 dump.vcd 文件，拖到本地然后用 GTKWave 看。更多支持的命令可以到 UG900 里找。</p>
<h3 id="无项目模式"><a class="toclink" href="../../hardware/2020/04/04/vivado-simulation-command/#%C3%A6%C2%97%C2%A0%C3%A9%C2%A1%C2%B9%C3%A7%C2%9B%C2%AE%C3%A6%C2%A8%C2%A1%C3%A5%C2%BC%C2%8F">无项目模式</a></h3>
<p>如果没有创建 Vivado 项目，也可以单独进行仿真，具体分为三个步骤：</p>
<ol>
<li>第一步，对每个源 Verilog 文件，运行 <code>xvlog module.v</code> 命令</li>
<li>第二步，生成 snapshot，运行 <code>xelab -debug all --snapshot snapshot_name top_module_name</code></li>
<li>第三步，仿真，运行 <code>xsim snapshot_name</code></li>
</ol>
<p>如果想要生成波形文件，编辑 <code>xsim.tcl</code> 为以下内容：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-3-1"></a><span class="nv">open_vcd</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-3-2"></a><span class="nv">log_vcd</span><span class="w"> </span><span class="o">*</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-3-3"></a><span class="nv">run</span><span class="w"> </span><span class="o">-</span>all
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-3-4"></a><span class="nv">close_vcd</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2020/04/04/vivado-simulation-command/#__codelineno-3-5"></a><span class="nv">quit</span>
</span></code></pre></div>
<p>把第三步运行的命令改为：<code>xsim snapshot_name -tclbatch xsim.tcl</code> 即可。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/04/04/vivado-simulation-command/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-03-17 00:00:00">2020年3月17日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-rocket-chip-上挂接-tlram"><a class="toclink" href="../../hardware/2020/03/17/rocket-chip-tlram-load/">在 Rocket Chip 上挂接 TLRAM</a></h2>
<p>最近遇到一个需求，需要在 Rocket Chip 里面开辟一块空间，通过 verilog 的 $readmemh 来进行初始化而不是用 BootROM，这样每次修改内容不需要重新跑一次 Chisel -&gt; Verilog 的流程。然后到处研究了一下，找到了解决的方案：</p>
<p>首先是新建一个 TLRAM 然后挂接到 cbus 上：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-1"></a><span class="k">import</span><span class="w"> </span><span class="nn">freechips</span><span class="p">.</span><span class="nn">rocketchip</span><span class="p">.</span><span class="nn">tilelink</span><span class="p">.</span><span class="nc">TLRAM</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-2"></a><span class="k">import</span><span class="w"> </span><span class="nn">freechips</span><span class="p">.</span><span class="nn">rocketchip</span><span class="p">.</span><span class="nn">tilelink</span><span class="p">.</span><span class="nc">TLFragmenter</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-3"></a><span class="k">import</span><span class="w"> </span><span class="nn">freechips</span><span class="p">.</span><span class="nn">rocketchip</span><span class="p">.</span><span class="nn">diplomacy</span><span class="p">.</span><span class="nc">LazyModule</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-4"></a><span class="k">import</span><span class="w"> </span><span class="nn">freechips</span><span class="p">.</span><span class="nn">rocketchip</span><span class="p">.</span><span class="nn">diplomacy</span><span class="p">.</span><span class="nc">AddressSet</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-5"></a>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-6"></a><span class="k">trait</span><span class="w"> </span><span class="nc">HasTestRAM</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="bp">this</span><span class="p">:</span><span class="w"> </span><span class="nc">BaseSubsystem</span><span class="w"> </span><span class="o">=&gt;</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-7"></a><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">testRAM</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">LazyModule</span><span class="p">(</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-8"></a><span class="w">    </span><span class="k">new</span><span class="w"> </span><span class="nc">TLRAM</span><span class="p">(</span><span class="nc">AddressSet</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span><span class="w"> </span><span class="mh">0x1FFF</span><span class="p">),</span><span class="w"> </span><span class="n">beatBytes</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cbus</span><span class="p">.</span><span class="n">beatBytes</span><span class="p">)</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-9"></a><span class="w">  </span><span class="p">)</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-10"></a>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-11"></a><span class="w">  </span><span class="n">testRAM</span><span class="p">.</span><span class="n">node</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">cbus</span><span class="p">.</span><span class="n">coupleTo</span><span class="p">(</span><span class="s">&quot;bootrom&quot;</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nc">TLFragmenter</span><span class="p">(</span><span class="n">cbus</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">_</span><span class="w"> </span><span class="p">}</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-0-12"></a><span class="p">}</span>
</span></code></pre></div>
<p>这里的地址和大小都可以自由定义。然后添加到自己的 Top Module 中：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-1"></a><span class="k">class</span><span class="w"> </span><span class="nc">TestTop</span><span class="p">(</span><span class="k">implicit</span><span class="w"> </span><span class="n">p</span><span class="p">:</span><span class="nc">Parameters</span><span class="p">)</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-2"></a><span class="w">    </span><span class="k">extends</span><span class="w"> </span><span class="nc">RocketSystem</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-3"></a><span class="w">    </span><span class="c1">// ...</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-4"></a><span class="w">    </span><span class="k">with</span><span class="w"> </span><span class="nc">HasTestRAM</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-5"></a><span class="w">    </span><span class="c1">//...</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-6"></a><span class="w">    </span><span class="p">{</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-7"></a><span class="w">    </span><span class="k">override</span><span class="w"> </span><span class="k">lazy</span><span class="w"> </span><span class="p">...</span><span class="w">    </span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-1-8"></a><span class="p">}</span>
</span></code></pre></div>
<p>实际上这时候 TLRAM 就已经加入到了 TileLink 总线中。接着，为了让 firrtl 生成 $readmemh 的代码，需要两个步骤：</p>
<p>首先是用 <code>chisel3.util.experimental.loadMemoryFromFile</code> 函数（文档在 https://github.com/freechipsproject/chisel3/wiki/Chisel-Memories）：</p>
<p>UPDATE：现在的文档在 <a href="https://www.chisel-lang.org/chisel3/docs/appendix/experimental-features#loading-memories-for-simulation-or-fpga-initialization-">Loading Memories for simulation or FPGA initialization</a> 处，并且可以用 loadMemoryFromFileInline。</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-1"></a><span class="k">class</span><span class="w"> </span><span class="nc">TestTopImp</span><span class="p">(</span><span class="n">outer</span><span class="p">:</span><span class="w"> </span><span class="nc">TestTop</span><span class="p">)</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-2"></a><span class="w">    </span><span class="k">extends</span><span class="w"> </span><span class="nc">RocketSubsystemModuleImp</span><span class="p">(</span><span class="n">outer</span><span class="p">)</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-3"></a><span class="w">    </span><span class="c1">// ...</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-4"></a><span class="w">    </span><span class="p">{</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-5"></a><span class="w">    </span><span class="n">loadMemoryFromFile</span><span class="p">(</span><span class="n">outer</span><span class="p">.</span><span class="n">testRAM</span><span class="p">.</span><span class="n">module</span><span class="p">.</span><span class="n">mem</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;test.hex&quot;</span><span class="p">)</span><span class="w">    </span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-2-6"></a><span class="p">}</span>
</span></code></pre></div>
<p>这个函数会生成一个 FIRRTL Annotation，记录了在这里需要对这个 mem 生成对应的 readmemh 调用。然后在 firrtl 的调用里传入 .anno.json 和 transform：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-3-1"></a>$<span class="w"> </span>runMain<span class="w"> </span>firrtl.stage.Main<span class="w"> </span>-i<span class="w"> </span>xxx<span class="w"> </span>-o<span class="w"> </span>xxx<span class="w"> </span>-X<span class="w"> </span>verilog<span class="w"> </span>-faf<span class="w"> </span>/path/to/xxx.anno.json<span class="w"> </span>-fct<span class="w"> </span>chisel3.util.experimental.LoadMemoryTransform
</span></code></pre></div>
<p>UPDATE: 现在不需要 <code>-fct chisel3.util.experimental.LoadMemoryTransform</code> 参数。目前这个功能和生成 blackbox memory 有冲突，不能同时使用，需要等 chisel3 后续修复。</p>
<p>这里的 chisel3.util.experimental.LoadMemoryTransform 会找到 anno.json 里面对应的 Annotation，然后生成类似下面这样的 verilog 代码：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-1"></a><span class="k">module</span><span class="w"> </span><span class="n">xxx</span><span class="p">(</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-2"></a><span class="w">    </span><span class="c1">// ...</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-3"></a><span class="p">);</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-4"></a><span class="w">  </span><span class="c1">// ...</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-5"></a><span class="w">    </span><span class="nb">$readmemh</span><span class="p">(</span><span class="n">path</span><span class="p">,</span><span class="w"> </span><span class="n">mem_xxx</span><span class="p">);</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-6"></a><span class="k">endmodule</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-7"></a>
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="../../hardware/2020/03/17/rocket-chip-tlram-load/#__codelineno-4-8"></a><span class="n">bind</span><span class="w"> </span><span class="n">TLRAM</span><span class="w"> </span><span class="n">xxx</span><span class="w"> </span><span class="n">xxx</span><span class="p">(.</span><span class="o">*</span><span class="p">);</span>
</span></code></pre></div>
<p>这里采用了 Verilog 的 bind 功能，可以在不修改模块代码的时候注入，比如上面，就是注入了一个语句 $readmemh，从而达到目的。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/03/17/rocket-chip-tlram-load/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-02-10 00:00:00">2020年2月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="通过-bscan-jtag-对-rocket-chip-进行调试"><a class="toclink" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/">通过 BSCAN JTAG 对 Rocket Chip 进行调试</a></h2>
<h3 id="前言"><a class="toclink" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#%C3%A5%C2%89%C2%8D%C3%A8%C2%A8%C2%80">前言</a></h3>
<p>在上一个 <a href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/">post</a> 里研究了原理，今天也是成功在 Artix 7 上实现了调试。效果如下：</p>
<p>OpenOCD 输出：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-1"></a>Info : JTAG tap: riscv.cpu tap/device found: 0x0362d093 (mfg: 0x049 (Xilinx), part: 0x362d, ver: 0x0)
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-2"></a>Info : datacount=1 progbufsize=16
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-3"></a>Info : Disabling abstract command reads from CSRs.
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-4"></a>Info : Examined RISC-V core; found 1 harts
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-5"></a>Info :  hart 0: XLEN=32, misa=0x40801105
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-0-6"></a>Info : Listening on port 3333 for gdb connections
</span></code></pre></div>
<p>GDB 输出：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-1-1"></a>Remote debugging using localhost:3333
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-1-2"></a>0x0001018c in getc () at bootloader.c:36
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-1-3"></a>36        while (!(*UART_LSR &amp; 0x1))
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-1-4"></a>(gdb) 
</span></code></pre></div>
<p>这里用的 OpenOCD 和 GDB 都是 riscv 版本，上游的支持尚不完善。对于 Homebrew 用户，我在 <a href="https://github.com/jiegec/homebrew-formulas">jiegec/homebrew-formulas</a> 维护了需要的 Formula。</p>
<h3 id="过程"><a class="toclink" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#%C3%A8%C2%BF%C2%87%C3%A7%C2%A8%C2%8B">过程</a></h3>
<p>代码基本借鉴了 <a href="https://github.com/sequencer/rocket-playground/tree/7fa3c51113be607add2034f3abe0ae973caac04a">sequencer/rocket-playground</a> 和 <a href="https://github.com/KireinaHoro/rocket-zcu102/tree/ab9112c951eeeb64482716394d926777862d9e86">KireinaHoro/rocket-zcu102</a> 而来，代码方面主要是添加了 <a href="https://github.com/jiegec/rocket2thinpad/blob/ad1e86620c54bc0be29d08394d04f70031718b6d/src/main/scala/BscanJTAG.scala#L1">BscanJTAG.scala</a>，然后在 Top 模块下把它连接到内部的 JTAG 中：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">boardJTAG</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Module</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">BscanJTAG</span><span class="p">)</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">jtagBundle</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">target</span><span class="p">.</span><span class="n">debug</span><span class="p">.</span><span class="n">head</span><span class="p">.</span><span class="n">systemjtag</span><span class="p">.</span><span class="n">head</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-3"></a>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-4"></a><span class="c1">// set JTAG parameters</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-5"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">reset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">reset</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-6"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">mfr_id</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mh">0x233</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">11</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-7"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">part_number</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">16</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-8"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">version</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="p">(</span><span class="mi">4</span><span class="p">.</span><span class="nc">W</span><span class="p">)</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-9"></a><span class="c1">// connect to BSCAN</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-10"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TCK</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">boardJTAG</span><span class="p">.</span><span class="n">tck</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-11"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TMS</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">boardJTAG</span><span class="p">.</span><span class="n">tms</span>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-12"></a><span class="n">jtagBundle</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDI</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">boardJTAG</span><span class="p">.</span><span class="n">tdi</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-13"></a><span class="n">boardJTAG</span><span class="p">.</span><span class="n">tdo</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">jtagBundle</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDO</span><span class="p">.</span><span class="n">data</span>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-2-14"></a><span class="n">boardJTAG</span><span class="p">.</span><span class="n">tdoEnable</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">jtagBundle</span><span class="p">.</span><span class="n">jtag</span><span class="p">.</span><span class="nc">TDO</span><span class="p">.</span><span class="n">driven</span>
</span></code></pre></div>
<p>代码方面就足够了。然后，需要一个 riscv-openocd 和 riscv-gdb，分别从上游 repo 编译得来。然后采用以下的 openocd.cfg：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-1"></a>adapter_khz 20000
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-2"></a>interface ftdi
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-3"></a>ftdi_vid_pid 0x0403 0x6014
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-4"></a>ftdi_layout_init 0x00e8 0x60eb
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-5"></a>ftdi_tdo_sample_edge falling
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-6"></a>reset_config none
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-7"></a>
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-8"></a>set _CHIPNAME riscv
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-9"></a>jtag newtap $_CHIPNAME cpu -irlen 6
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-10"></a>
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-11"></a>set _TARGETNAME $_CHIPNAME.cpu
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-12"></a>
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-13"></a>target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-14"></a>$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="../../hardware/2020/02/10/rocket-chip-bscan-debug/#__codelineno-3-15"></a>riscv use_bscan_tunnel 5
</span></code></pre></div>
<p>然后就可以用 GDB 调试了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/02/10/rocket-chip-bscan-debug/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-02-10 00:00:00">2020年2月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 1 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-vivado-中对-chisel3-产生的-verilog-代码仿真"><a class="toclink" href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/">在 Vivado 中对 chisel3 产生的 verilog 代码仿真</a></h2>
<p>默认情况下，chisel3 生成的 verilog 代码在 Vivado 中仿真会出现很多信号大面积变成 X。解决方法在一个不起眼的 Wiki 页面：<a href="https://github.com/freechipsproject/chisel3/wiki/Randomization-flags">Randomization flags</a>：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/#__codelineno-0-1"></a><span class="cp">`define RANDOMIZE_REG_INIT</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/#__codelineno-0-2"></a><span class="cp">`define RANDOMIZE_MEM_INIT</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/#__codelineno-0-3"></a><span class="cp">`define RANDOMIZE_GARBAGE_ASSIGN</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/#__codelineno-0-4"></a><span class="cp">`define RANDOMIZE_INVALID_ASSIGN</span>
</span></code></pre></div>
<p>在生成的 verilog 前面加上这四句，就可以正常仿真了。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2020/02/10/simulate-chisel3-on-vivado/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-02-09 00:00:00">2020年2月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-macos-烧写-artix7-fpga"><a class="toclink" href="../../hardware/2020/02/09/program-artix7-on-macos/">在 macOS 烧写 Artix7 FPGA</a></h2>
<p>首先安装好 openocd：</p>
<p><code>brew install openocd --HEAD</code></p>
<p>测试所用版本为 <code>0.10.0+dev-01052-g09580964 (2020-02-08-15:09)</code>。</p>
<p>然后编写如下的 openocd.cfg：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-1"></a>adapter driver ftdi
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-2"></a>adapter speed 10000
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-3"></a>ftdi_vid_pid 0x0403 0x6014
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-4"></a>ftdi_layout_init 0x0008 0x004b
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-5"></a>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-6"></a>source [find cpld/xilinx-xc7.cfg]
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-7"></a>init
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-8"></a>xc7_program xc7.tap
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-9"></a>pld load 0 /path/to/bitstream.bit
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-0-10"></a>shutdown
</span></code></pre></div>
<p>上面的 ftdi 开头的两行按照实际的 JTAG Adapter 修改。可以参考 openocd 自带的一些 cfg。</p>
<p>然后在 openocd.cfg 的目录运行 <code>openocd</code> 即可：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-1"></a>$<span class="w"> </span>openocd
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.10.0+dev-01052-g09580964<span class="w"> </span><span class="o">(</span><span class="m">2020</span>-02-08-15:09<span class="o">)</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-6"></a>Info<span class="w"> </span>:<span class="w"> </span>auto-selecting<span class="w"> </span>first<span class="w"> </span>available<span class="w"> </span>session<span class="w"> </span>transport<span class="w"> </span><span class="s2">&quot;jtag&quot;</span>.<span class="w"> </span>To<span class="w"> </span>override<span class="w"> </span>use<span class="w"> </span><span class="s1">&#39;transport select &lt;transport&gt;&#39;</span>.
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-7"></a>Info<span class="w"> </span>:<span class="w"> </span>ftdi:<span class="w"> </span><span class="k">if</span><span class="w"> </span>you<span class="w"> </span>experience<span class="w"> </span>problems<span class="w"> </span>at<span class="w"> </span>higher<span class="w"> </span>adapter<span class="w"> </span>clocks,<span class="w"> </span>try<span class="w"> </span>the<span class="w"> </span><span class="nb">command</span><span class="w"> </span><span class="s2">&quot;ftdi_tdo_sample_edge falling&quot;</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-8"></a>Info<span class="w"> </span>:<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span><span class="m">10000</span><span class="w"> </span>kHz
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-9"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>xc7.tap<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x0362d093<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x049<span class="w"> </span><span class="o">(</span>Xilinx<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x362d,<span class="w"> </span>ver:<span class="w"> </span>0x0<span class="o">)</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-10"></a>Warn<span class="w"> </span>:<span class="w"> </span>gdb<span class="w"> </span>services<span class="w"> </span>need<span class="w"> </span>one<span class="w"> </span>or<span class="w"> </span>more<span class="w"> </span>targets<span class="w"> </span>defined
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-11"></a>shutdown<span class="w"> </span><span class="nb">command</span><span class="w"> </span>invoked
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-12"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">6666</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>tcl<span class="w"> </span>connections
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-1-13"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">4444</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>telnet<span class="w"> </span>connections
</span></code></pre></div>
<p>这时 FPGA 已经烧写成功。</p>
<p>参考：</p>
<ol>
<li>https://pansila.github.io/posts/7db4884d</li>
<li>https://numato.com/kb/programming-mimas-a7-using-openocd-and-xc3sprog/</li>
</ol>
<p>更新：OpenOCD 已经更新到 0.11.0，对于 Arty A7，采用下面的脚本进行烧写：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-1"></a>## OpenOCD 0.11.0
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-2"></a>## Adapted from: interface/ftdi/digilent-hs1.cfg
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-3"></a>## See also: board/arty_s7.cfg
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-4"></a>adapter driver ftdi
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-5"></a>adapter speed 25000
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-6"></a>ftdi_vid_pid 0x0403 0x6010
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-7"></a>ftdi_channel 0
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-8"></a>ftdi_layout_init 0x0088 0x008b
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-9"></a>reset_config none
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-10"></a>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-11"></a>source [find cpld/xilinx-xc7.cfg]
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-12"></a>init
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-13"></a>pld load 0 ./bitstream.bit
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-2-14"></a>shutdown
</span></code></pre></div>
<p>成功输出：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-1"></a>$<span class="w"> </span>openocd
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-2"></a>Open<span class="w"> </span>On-Chip<span class="w"> </span>Debugger<span class="w"> </span><span class="m">0</span>.11.0
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-3"></a>Licensed<span class="w"> </span>under<span class="w"> </span>GNU<span class="w"> </span>GPL<span class="w"> </span>v2
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-4"></a>For<span class="w"> </span>bug<span class="w"> </span>reports,<span class="w"> </span><span class="nb">read</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-5"></a><span class="w">        </span>http://openocd.org/doc/doxygen/bugs.html
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-6"></a>Info<span class="w"> </span>:<span class="w"> </span>auto-selecting<span class="w"> </span>first<span class="w"> </span>available<span class="w"> </span>session<span class="w"> </span>transport<span class="w"> </span><span class="s2">&quot;jtag&quot;</span>.<span class="w"> </span>To<span class="w"> </span>override<span class="w"> </span>use<span class="w"> </span><span class="s1">&#39;transport select &lt;transport&gt;&#39;</span>.
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-7"></a>Info<span class="w"> </span>:<span class="w"> </span>ftdi:<span class="w"> </span><span class="k">if</span><span class="w"> </span>you<span class="w"> </span>experience<span class="w"> </span>problems<span class="w"> </span>at<span class="w"> </span>higher<span class="w"> </span>adapter<span class="w"> </span>clocks,<span class="w"> </span>try<span class="w"> </span>the<span class="w"> </span><span class="nb">command</span><span class="w"> </span><span class="s2">&quot;ftdi_tdo_sample_edge falling&quot;</span>
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-8"></a>Info<span class="w"> </span>:<span class="w"> </span>clock<span class="w"> </span>speed<span class="w"> </span><span class="m">25000</span><span class="w"> </span>kHz
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-9"></a>Info<span class="w"> </span>:<span class="w"> </span>JTAG<span class="w"> </span>tap:<span class="w"> </span>xc7.tap<span class="w"> </span>tap/device<span class="w"> </span>found:<span class="w"> </span>0x0362d093<span class="w"> </span><span class="o">(</span>mfg:<span class="w"> </span>0x049<span class="w"> </span><span class="o">(</span>Xilinx<span class="o">)</span>,<span class="w"> </span>part:<span class="w"> </span>0x362d,<span class="w"> </span>ver:<span class="w"> </span>0x0<span class="o">)</span>
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-10"></a>Warn<span class="w"> </span>:<span class="w"> </span>gdb<span class="w"> </span>services<span class="w"> </span>need<span class="w"> </span>one<span class="w"> </span>or<span class="w"> </span>more<span class="w"> </span>targets<span class="w"> </span>defined
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-11"></a>shutdown<span class="w"> </span><span class="nb">command</span><span class="w"> </span>invoked
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-12"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">6666</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>tcl<span class="w"> </span>connections
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="../../hardware/2020/02/09/program-artix7-on-macos/#__codelineno-3-13"></a>Info<span class="w"> </span>:<span class="w"> </span>Listening<span class="w"> </span>on<span class="w"> </span>port<span class="w"> </span><span class="m">4444</span><span class="w"> </span><span class="k">for</span><span class="w"> </span>telnet<span class="w"> </span>connections
</span></code></pre></div>

    <nav class="md-post__action">
      <a href="../../hardware/2020/02/09/program-artix7-on-macos/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2020-02-09 00:00:00">2020年2月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="研究-rocket-chip-的-bscan-调试原理"><a class="toclink" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/">研究 Rocket Chip 的 BSCAN 调试原理</a></h2>
<h3 id="前言"><a class="toclink" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#%C3%A5%C2%89%C2%8D%C3%A8%C2%A8%C2%80">前言</a></h3>
<p>最近 <a href="https://github.com/KireinaHoro">@jsteward</a> 在研究如何通过 JTAG 对 FPGA 里的 Rocket Chip 进行调试。之前 <a href="https://github.com/sequencer">@sequencer</a> 已经做了一些实践，我们在重复他的工作，同时也研究了一下这是怎么工作的。</p>
<h3 id="原理"><a class="toclink" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#%C3%A5%C2%8E%C2%9F%C3%A7%C2%90%C2%86">原理</a></h3>
<p>我们从 @sequencer 得到了一份可用的 <a href="https://github.com/sequencer/rocket-playground/blob/7fa3c51113be607add2034f3abe0ae973caac04a/playground/src/FPGA.scala#L83">Scala 代码</a> 和 <a href="https://github.com/sequencer/rocket-playground/blob/7fa3c51113be607add2034f3abe0ae973caac04a/playground/debugger/openocd.cfg#L16">OpenOCD 配置</a>，并且了解到：</p>
<ol>
<li>可以通过 openocd 找到并调试 Rocket Chip</li>
<li>openocd 是通过 JTAG 向 FPGA 的 TAP 的 IR 写入 USER4，然后往 DR 写入特定格式的数据，然后控制 Rocket Chip 的 JTAG。</li>
</ol>
<p>这里涉及到一个“封装”的过程，在一个仅可以控制 DR 的 JTAG 中控制另一个 JTAG。首先可以找到 OpenOCD 端的<a href="https://github.com/riscv/riscv-openocd/blob/7cb8843794a258380b7c37509e5c693977675b2a/src/target/riscv/riscv.c#L361">操作代码</a>：</p>
<div class="language-cpp highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-1"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">num_bits</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span><span class="p">;</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-2"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">out_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bscan_zero</span><span class="p">;</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-3"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">in_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-4"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">num_bits</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bscan_tunnel_ir_width</span><span class="p">;</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-5"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">out_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ir_dtmcontrol</span><span class="p">;</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-6"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">in_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-7"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">num_bits</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">7</span><span class="p">;</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-8"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">out_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tunneled_ir_width</span><span class="p">;</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-9"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">in_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-10"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">num_bits</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-11"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">out_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bscan_zero</span><span class="p">;</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-0-12"></a><span class="n">tunneled_ir</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">in_value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span></code></pre></div>
<p>如果画成图，大概是这个样子（IR）：</p>
<table>
<thead>
<tr>
<th>3 bits</th>
<th>IR Width bits</th>
<th>7 bits</th>
<th>1 bit</th>
<th>TDI</th>
<th>Data Register</th>
<th>TDO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Payload</td>
<td>Tunneled IR Width</td>
<td>0</td>
<td>-&gt;</td>
<td>Rocket Chip TAP</td>
<td>-&gt;</td>
</tr>
</tbody>
</table>
<p>DR：</p>
<table>
<thead>
<tr>
<th>3 bits</th>
<th>DR Width bits</th>
<th>7 bits</th>
<th>1 bit</th>
<th>TDI</th>
<th>Data Register</th>
<th>TDO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Payload</td>
<td>Tunneled DR Width</td>
<td>1</td>
<td>-&gt;</td>
<td>Rocket Chip TAP</td>
<td>-&gt;</td>
</tr>
</tbody>
</table>
<p>这里 TDI 和 TDO 是直接接到 Rocket Chip 的 JTAG 中的，所以我们期望，当 Rocket Chip TAP 在 Shift-IR/Shift-DR 阶段的时候，刚好通过的是 Payload 部分。而控制 TAP 状态机，需要控制 TMS，这个则是通过一段 <a href="https://github.com/sifive/fpga-shells/blob/c099bd9b4f916bc0ba88030939a9614d0b0daf2d/src/main/scala/ip/xilinx/Xilinx.scala#L13">HDL</a> 来完成的：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-1"></a><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-2"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">counter_neg</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8&#39;h04</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-3"></a><span class="w">                </span><span class="n">jtag_tms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TDI_REG</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-4"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">counter_neg</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8&#39;h05</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-5"></a><span class="w">                </span><span class="n">jtag_tms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-6"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">counter_neg</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">(</span><span class="mh">8&#39;h08</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">shiftreg_cnt</span><span class="p">))</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="p">(</span><span class="n">counter_neg</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">(</span><span class="mh">8&#39;h08</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">shiftreg_cnt</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">8&#39;h01</span><span class="p">)))</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-7"></a><span class="w">                </span><span class="n">jtag_tms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-8"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-9"></a><span class="w">                </span><span class="n">jtag_tms</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-10"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#__codelineno-1-11"></a><span class="k">end</span>
</span></code></pre></div>
<p>这里 <code>TDI_REG</code> 取的是第一个 bit 的反（也就是上面 IR 对应 0，DR 对应 1 的那一位），<code>shiftreg_cnf</code> 则是之后 7 个 bit，对应上面的 Tunneled IR/DR Width。那么，在选择 IR 时 TMS 的序列为：</p>
<table>
<thead>
<tr>
<th>4 cycles</th>
<th>1 cycle</th>
<th>1 cycle</th>
<th>2 cycles</th>
<th>shiftreg_cnt-1 cycles</th>
<th>2 cycles</th>
<th>rest cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Run-Test/Idle</td>
<td>Select-DR-Scan</td>
<td>Select-IR-Scan</td>
<td>Capture-IR, Shift-IR</td>
<td>Shift-IR</td>
<td>Exit1-IR, Update-IR</td>
<td>Run-Test/Idle</td>
</tr>
</tbody>
</table>
<p>类似地，如果是选择 DR：</p>
<table>
<thead>
<tr>
<th>4 cycles</th>
<th>1 cycle</th>
<th>1 cycle</th>
<th>2 cycles</th>
<th>shiftreg_cnt-1 cycles</th>
<th>2 cycles</th>
<th>rest cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Run-Test/Idle</td>
<td>Run-Test/Idle</td>
<td>Select-DR-Scan</td>
<td>Capture-DR, Shift-DR</td>
<td>Shift-DR</td>
<td>Exit1-DR, Update-DR</td>
<td>Run-Test/Idle</td>
</tr>
</tbody>
</table>
<p>这样，刚好在 Shift-IR/DR 状态下，Payload 会被写入 IR/DR，从而完成了期望的操作。通过规定一个特定格式的 Data Register，可以实现嵌套的 TAP 的 IR 和 DR 的操作。</p>
<h3 id="参考"><a class="toclink" href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/#%C3%A5%C2%8F%C2%82%C3%A8%C2%80%C2%83">参考</a></h3>
<ol>
<li>JTAG Standard</li>
<li><a href="https://github.com/sequencer/rocket-playground">sequencer/rocket-playground</a></li>
<li>SiFive's JTAG Tunnel: https://github.com/sifive/fpga-shells/blob/c099bd9b4f916bc0ba88030939a9614d0b0daf2d/src/main/scala/ip/xilinx/Xilinx.scala#L13</li>
<li>https://github.com/watz0n/arty_xjtag</li>
<li>https://github.com/riscv/riscv-openocd/blob/7cb8843794a258380b7c37509e5c693977675b2a/src/target/riscv/riscv.c#L361</li>
<li>UG740: 7 Series FPGAs Configuration</li>
</ol>

    <nav class="md-post__action">
      <a href="../../hardware/2020/02/09/rocket-chip-bscan-analysis/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2019-08-02 00:00:00">2019年8月2日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="用-pulseview-配合-dslogic-调试-spi-flash"><a class="toclink" href="../../hardware/2019/08/02/pulseview-dslogic/">用 PulseView 配合 DSLogic 调试 SPI Flash</a></h2>
<p>最近需要用到逻辑分析仪来调试 SPI Flash，设备是 DreamSourceLab 的 DSLogic，最开始用的是官方的 DSView，确实能够抓到 SPI 的信号，也可以解析出一些 SPI Flash 的数据，但是很多是不完整的。</p>
<p>后来把源码下载下来，发现是基于 sigrok 和 PulseView 做的一个魔改版，然后 sigrok 官网上最新的版本已经支持了 DSLogic，于是就用 PulseView 替代 DSView。一开始遇到的问题是没有 firmware，一番搜索找到了<a href="https://sigrok.org/wiki/DreamSourceLab_DSLogic">解决方案</a>，按照脚本下载好文件即可。</p>
<p>进到 PulseView 以后，把 SPI 的四路信号接上，然后抓了一段信号，解析：</p>
<p><img alt="" src="/images/pulseview.png" /></p>
<p>可以看到它正确地解析出来了 Fast Read 命令。由于 DSView 它 fork 自一个比较老的版本，所以它并不能正确解析出来。</p>
<p>P.S. Linux 下它界面显示比 macOS 下好看一些，估计是没有适配好。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2019/08/02/pulseview-dslogic/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2019-06-02 00:00:00">2019年6月2日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-fpga-上实现路由器3"><a class="toclink" href="../../hardware/2019/06/02/router-on-fpga-3/">在 FPGA 上实现路由器（3）</a></h2>
<h3 id="前言"><a class="toclink" href="../../hardware/2019/06/02/router-on-fpga-3/#%C3%A5%C2%89%C2%8D%C3%A8%C2%A8%C2%80">前言</a></h3>
<p>又半个月过去了，在写了上篇系列<a href="../../hardware/2019/05/15/router-on-fpga-2/">博文</a>之后也是做了很多新的更改。上次做的主要是关于性能方面的提升，怎么提高频率，从而达到比较大的流量，而这段时间做的则是功能，做实现 RIP 协议和转发表的动态更新。</p>
<h3 id="软件部分"><a class="toclink" href="../../hardware/2019/06/02/router-on-fpga-3/#%C3%A8%C2%BD%C2%AF%C3%A4%C2%BB%C2%B6%C3%A9%C2%83%C2%A8%C3%A5%C2%88%C2%86">软件部分</a></h3>
<p>软件部分目前是用 C 代码写的，用 Xilinx SDK 提供的各个 AXI 外设的驱动和 PS 自己的驱动，实现了所需要的，RIP 协议的处理，转发表的更新和统计信息的读取。</p>
<p>实际上做的时候比较粗暴，主要是通过三种 AXI 外设与硬件部分进行交互：AXI Stream FIFO，AXI GPIO 和 AXI BRAM Controller。其中 AXI Stream FIFO 是用来接收和发送需要 CPU 处理的以太网帧的，AXI GPIO 则是用来读取统计的信息，AXI BRAM Controller 是用来读写转发表的。最后在顶层设计中把这些外设连接起来。</p>
<h3 id="硬件部分"><a class="toclink" href="../../hardware/2019/06/02/router-on-fpga-3/#%C3%A7%C2%A1%C2%AC%C3%A4%C2%BB%C2%B6%C3%A9%C2%83%C2%A8%C3%A5%C2%88%C2%86">硬件部分</a></h3>
<p>硬件部分还是继续之前的部分往下写，添加了统计信息，直接暴露出去，让 CPU 走 AXI GPIO 读，因为不需要很高的精确度；转发表本身，一开始想的是自己写一些接口转换，后来发现，直接用 True Dual Port RAM 然后把一个 port 暴露给 AXI BRAM Controller 即可，免去了各种麻烦，PS 可以直接进行修改，不需要额外的工作。</p>
<h3 id="最终效果"><a class="toclink" href="../../hardware/2019/06/02/router-on-fpga-3/#%C3%A6%C2%9C%C2%80%C3%A7%C2%BB%C2%88%C3%A6%C2%95%C2%88%C3%A6%C2%9E%C2%9C">最终效果</a></h3>
<p>为了测试这套东西是否正常工作，就开了两个 Arch Linux 的虚拟机，分别 Bridge 到两个千兆的 USB 网卡上，都连到 FPGA 上。然后在两边都配上了 BIRD，配置 RIP 和一些路由，确实能更新硬件的转发表，并两边的 RIP 可以学习到对方的路由。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2019/06/02/router-on-fpga-3/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2019-05-15 00:00:00">2019年5月15日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-fpga-上实现路由器2"><a class="toclink" href="../../hardware/2019/05/15/router-on-fpga-2/">在 FPGA 上实现路由器（2）</a></h2>
<h3 id="前言"><a class="toclink" href="../../hardware/2019/05/15/router-on-fpga-2/#%C3%A5%C2%89%C2%8D%C3%A8%C2%A8%C2%80">前言</a></h3>
<p>月初的时候，有了一个完整可用的路由器（上一篇系列<a href="../../hardware/2019/04/24/router-on-fpga/">博文</a>），但当时测了一下速度，只有几十 Mb/s，只要往上提就会失效，得 reset 才能继续。当时也先没管性能的事情，先把和 OS 交互的部分做了。现在又回头来做性能调优。</p>
<p>之前，逻辑部分的主频只有 10 MHz，这自然不行，不提高肯定做不到千兆。于是试着把主频拉高，FIFO 加大，然后遇到了很多问题，慢慢修复了，学到了很多新知识，目前也接近千兆的水平了吧，贴图：</p>
<p>TCP 测速：</p>
<p><img alt="" src="/images/router_tcp.jpg" /></p>
<p>UDP 测速：</p>
<p><img alt="" src="/images/router_udp.jpg" /></p>
<p>测试环境是 macOS 虚拟机外打虚拟机内，走网桥把虚拟机和一个 USB 网卡接起来，然后从另一个 USB 网卡打到路由器。</p>
<h3 id="尝试-700mbs"><a class="toclink" href="../../hardware/2019/05/15/router-on-fpga-2/#%C3%A5%C2%B0%C2%9D%C3%A8%C2%AF%C2%95-700mbs">尝试 700Mb/s</a></h3>
<p>接下来讲讲，在这个过程中遇到了什么问题，怎么解决的。第一个是速度过快就会挂，这肯定是丢包逻辑没写对，后来在仿真里开够了时间，于是就找到了一个 BUG，其实就是一行的修复。接着就是提高主频，但大家也知道，CPU 不能随便超频，由于各种延迟的原因，比如 Setup 时间，如果超了一个时钟周期的时间，本来应该下个周期就得到新数据的，结果到了下下周期才有，那有的状态可能就乱了，我目前遇到的也主要就是这个问题。</p>
<p>于是就对着 Timing 里汇报的各种问题修啊修，发现了很多以前没有注意到的问题，它们不影响功能，但是会让逻辑变慢。第一个问题是 High Fanout，以上就是说一个输出接到了很多输入，这看起来没啥问题，但数设课上也讲过，每个门的输入输出电流是有限制的，例如按书上的数据，一个门输出只能带十个门，更多只能级联一层。级联的话，延迟自然就高了。后来发现，这里的原因是，开了一个大的数组，但是没有变成 RAM，综合出了几千个逻辑单元，自然是出问题。解决方法很简单，用 xpm_memory_tpdram 即可。这样一搞，主频就能上 200MHz 了。</p>
<p>这个时候测了一下，发现 UDP 能打到 700Mb/s 了，TCP 由于丢包率比较高，只有 400Mb/s，距离预期还有一段距离。于是继续进行优化。</p>
<h3 id="向-900mbs-进发"><a class="toclink" href="../../hardware/2019/05/15/router-on-fpga-2/#%C3%A5%C2%90%C2%91-900mbs-%C3%A8%C2%BF%C2%9B%C3%A5%C2%8F%C2%91">向 900Mb/s 进发</a></h3>
<p>要继续提速，自然要提高主频。下一个主频目标就是 250MHz。随着提高主频，时序的要求也会更高，自然也出现了新的问题。</p>
<p>这次的问题主要在于，一个路径上逻辑门数过多，多的有 7 到 10 个，每一步零点几到一点几纳秒，叠起来 4 纳秒哪里够用。于是把一些不需要依赖条件的逻辑挪到条件外面，这样就减少了一些路径的依赖。</p>
<p>解决了这个以后，现在的 WNS（Worst Negative Slack）只剩下 0.6 ns 了。这时候的问题一部分还是来自于逻辑门过多，但这个时候就没这么简单了，只能继续细化流水线，打一拍，这样才能把延迟降下来。</p>
<p>虽然 Timing 没有完全解决，但还是写进了 FPGA 中。幸好工作一切正常，就得到了上面那个图片的结果，接近千兆的速度了。</p>
<h3 id="后续优化途径"><a class="toclink" href="../../hardware/2019/05/15/router-on-fpga-2/#%C3%A5%C2%90%C2%8E%C3%A7%C2%BB%C2%AD%C3%A4%C2%BC%C2%98%C3%A5%C2%8C%C2%96%C3%A9%C2%80%C2%94%C3%A5%C2%BE%C2%84">后续优化途径</a></h3>
<p>后续优化途径的话，一方面是继续对逻辑进行细化和拆分，另一方面是对架构进行优化。当初设计的时候，可能没有考虑地那么周全，例如现在发现，其实 ARP Cache 可以放到每个网口一份，这样会降低花在仲裁上的时间。另外，路由表其实也可以分多份存，只要改的时候同一改就可以了。这样应该会更快。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2019/05/15/router-on-fpga-2/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2019-04-24 00:00:00">2019年4月24日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-fpga-上实现路由器"><a class="toclink" href="../../hardware/2019/04/24/router-on-fpga/">在 FPGA 上实现路由器</a></h2>
<p>最近在做 FPGA 上硬件的路由器，感觉接近一个基本可用的阶段了吧，大概谈一谈做这个的思路、过程和踩过的坑。</p>
<p>首先，做实验用的板子是 Alinx AX7021，FPGA 是 Xilinx xc7z020clg484-2，扩展板上有 4PL+1PS 个网口和千兆 KSZ9031RNX PHY，采用的接口是 RGMII。一开始做的自然是做 RGMII，但是遇到了困难，RGMII 在千兆模式下传输的是 DDR 信号，而时序和延迟就是个比较麻烦的事情。一开始先直接拿 Xilinx 的 AXI Ethernet IP 来用，然后上 ILA 看到了 IDDR 后的信号，第一次看到了完整的以太网帧，从 Preamble 和 SFD 到最后的 FCS。于是就特别振奋，想着手写 RGMII，先做收，再做发。确实，收很容易，很快就做出来了，但是写总是出问题，当时也不懂跨时钟域的一些问题，总之各种没调出来。于是就退而求其次，选择了 Xilinx 的 Tri Mode Ethernet IP 了。</p>
<p>Tri Mode Ethernet IP 有很多选项，为了简单，直接采用了 AXI-Stream 的接口，不要 AXI4-Lite 什么的，都不要，因为我需要直接写剩余的逻辑。其他东西能省也都省掉了。这个 IP 确实很给力，很快就可以完成收和发的操作了，这次终于知道了怎么处理跨时钟域的问题 — XPM FIFO ASYNC，一下推进了很大的进度。</p>
<p>既然可以收，也可以发了，就扩展到多个网口。这个 IP 中可以选择 Shared Logic 在内部，也可以在外部，研究了一下发现，应该是一个放内部，其余选外部，然后接起来就可以了。不过目前为了简单，还是只用了俩端口。在这个基础上，就开始解析收进来的以太网帧了。</p>
<p>第一步自然是填 ARP 表，自然问题来了，如果多个网口同时进来数据，怎么保证 ARP 表读写的正确性？自然就想到总线上需要做仲裁，于是写了一个简单的总线仲裁，顺带学习到了 <code>unique case(z)</code> 和 <code>priority case(z)</code> 的语法。然后 ARP 表怎么实现呢，大概就是一个哈希表，然后表里维护了（IP，MAC，PORT）三元组，然后实现了一些冲突和覆盖的处理逻辑，做这些的同时也对各个模块编写相应的测试。有了 ARP 表，就可以在解析以太网帧的时候，拆解出里面的信息，然后请求 ARP 表总线，然后写入。</p>
<p>第二步则是相应 ARP 请求，这就需要发出以太网帧。由于 4 个端口都可能向 4 个端口发出以太网帧，这就需要一个 4x4 matrix + 仲裁。不过目前为了简单，就还没有上 FIFO，直接仲裁进到目的端口的 TX FIFO 中了。这一步并不难，不过在最后 AXI-Stream 的一步遇到了一些困难。由于 Tri Mode Ethernet IP 对 tready 和 tvalid 有特定的要求，所以这里只能用 FWFT FIFO 进行，然后进行了一波神奇的操作，最后搞定了这个事情。成果就是可以从电脑上 <code>arping</code> 通指定的地址了。</p>
<p>第三步，也是正在做的一步，就是真正实现 IP 包的转发，这需要三个步骤：解析目的地址，查询路由表，查询 ARP 表。于是需要照着 ARP 表的方案同样做了路由表的仲裁，目前为了简单也还是把路由表设置为静态的。这里就需要做一些特殊的考虑，例如上面三步是串行的，但是我需要同时把 IP 包存一份，最后转发的时候修改一点就发出去了，所以需要等两步都做完，才能继续下一个包的处理。目前做到了第二小步，正在向最后一步查询 ARP 表进发。</p>
<p>UPDATE：现在最后一步也做好了，但是遇到了小问题，还是不能偷懒，需要写一个 XPM_MEMORY_SPRAM，直接写一个大的数组太浪费 LUT 了。</p>
<p>UPDATE-2019-04-27：It WORKS now. 不过也发现了之前写的 ARP 表有点问题。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2019/04/24/router-on-fpga/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2018-11-06 00:00:00">2018年11月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="向咸鱼派写入-archlinuxarm"><a class="toclink" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/">向咸鱼派写入 ArchlinuxARM</a></h2>
<p>之前由于我的 macOS 上不知道为啥不能把我的 TF 卡设备放到我的虚拟机里，所以之前就没能刷 ArchLinuxARM 上去。今天我想到了一个方法，完成了这件时期：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-1"></a>$ wget https://mirrors.tuna.tsinghua.edu.cn/archlinuxarm/os/ArchLinuxARM-armv7-latest.tar.gz
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-2"></a>$ dd if=/dev/zero of=archlinuxarm.img bs=1M count=1024
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-3"></a>$ mkfs.ext4 archlinuxarm.img
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-4"></a>$ sudo mkdir -p /mnt/archlinuxarm
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-5"></a>$ sudo mount -o loop archlinuxarm.img /mnt/archlinuxarm
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-6"></a>$ sudo bsdtar -xpf ArchLinuxARM-armv7-latest.tar.gz -C /mnt/archlinuxarm
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-0-7"></a>$ sudo umount /mnt/archlinuxarm
</span></code></pre></div>
<p>这样就获得了一个 ext4 的 ArchlinuxARM 镜像。刚好解压出来不到 1G，所以开了 1G 的镜像刚好放得下。然后把 archlinuxarm.img 拷回 macOS，然后用 dd 写进去：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-1-1"></a>$ sudo dd if=archlinuxarm.img of=/dev/rdisk4s2 bs=1048576
</span></code></pre></div>
<p>这时候可以确认，我们确实是得到了一个正确的 ext4fs：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-2-1"></a>$ sudo /usr/local/opt/e2fsprogs/sbin/tune2fs -l /dev/disk4s2
</span></code></pre></div>
<p>不过，我们实际的分区大小可能不止 1G，所以可以修改一下大小：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/#__codelineno-3-1"></a>$ sudo /usr/local/opt/e2fsprogs/sbin/resize2fs -p /dev/disk4s2
</span></code></pre></div>
<p>这样就成功地把 ArchlinuxARM 写进去了。默认的用户名和密码都是 root，可以成功通过串口登录。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2018/11/06/archlinuxarm-on-sfpi/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2018-11-05 00:00:00">2018年11月5日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="咸鱼派的启动配置"><a class="toclink" href="../../hardware/2018/11/05/salted-fish-pi/">咸鱼派的启动配置</a></h2>
<p>最近刚拿到了一个<a href="https://github.com/sbc-fish/sfpi">咸鱼派</a>的测试板子，准备自己把 U-Boot 和 Linux 内核这一套东西跑通，都用主线的东西，尽量减少魔改的部分。首先是编译 u-boot，我用的是现在的 master 分支的最新版 99431c1c：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-0-1"></a>$ # Archlinux
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-0-2"></a>$ sudo pacman -Sy arm-none-eabi-gcc
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-0-3"></a>$ make LicheePi_Zero_defconfig
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-0-4"></a>$ make ARCH=arm CROSS_COMPILE=arm-none-eabi- -j24
</span></code></pre></div>
<p>这时候会得到一个 u-boot-sunxi-with-spl.bin 的文件。我们只要把它写到 SD 卡的 8192 偏移处，就可以把 U-Boot 跑起来了：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-1-1"></a>$ diskutil unmountDisk /dev/disk4
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-1-2"></a>$ sudo dd if=u-boot-sunxi-with-spl.bin of=/dev/disk4 bs=1024 seek=8
</span></code></pre></div>
<p>接着我们做一下分区。我采用的是 MBR 分区，这样保证不会和 U-Boot 冲突。使用 fdisk 进行分区，我从 1M 处开始分了一个 10M 的 FAT-32 分区作为启动分区，然后之后都是 EXT4 的系统盘分区。接着就是编译内核。</p>
<p>我用的是八月份时候的 4.18.2 内核，虽然不是很新但也足够新了。一番调整内核参数后，得到了一个可用的内核，然后把 zImage 和 sun8i-v3s-licheepi-zero.dtb 都复制到刚才创建的 FAT-32 启动分区，然后进入 U-Boot 进行启动：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-2-1"></a>$ setenv bootcmd &#39;fatload mmc 0 0x41000000 zImage; fatload mmc 0 0x41800000 sun8i-v3s-licheepi-zero.dtb; setenv bootargs console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait; bootz 0x41000000 - 0x41800000&#39;
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-2-2"></a>$ saveenv # optional
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="../../hardware/2018/11/05/salted-fish-pi/#__codelineno-2-3"></a>$ boot
</span></code></pre></div>
<p>这里一开始遇到了很多坑，比如一直看不到 console，这个是找了 <a href="https://github.com/gaoyichuan">@gaoyichuan</a> 拿到的一份 Kernel Config 进行修改修好的。另一个是进去以后找不到 root，我先是搞了一个有 busybox 的 initrd，进去看发现是能找到 mmc 的，但是有延迟，那么添加上 rootwait 就好了。进去以后就差 rootfs。由于我缺少一个写 ext4 的工具，又发现手上有一个 Raspbian 的镜像，它里面也正好是两个分区，而且架构也同样是 armv7l，我就直接把它烧到 SD 卡中，把 U-Boot 写进去，然后往 boot 分区里写内核和 dtb，然后就成功进去，并且跑起来了。最喜感的就是，进去以后是个 pi@raspberrypi，实际上确是另一个东西。不过，只有当我 <code>apt update</code> 发现用了半小时的时候，我才想起来这其实是是一个嵌入式系统。。</p>
<p>进去以后发现，没有识别到网卡驱动。网上找了 LicheePi Zero 的一个解决方案，但是并不能用，还出现了神奇的 Kernel Oops，怀疑是内核版本太新的问题。我又找到 <a href="https://github.com/icenowy">@icenowy</a> 的一个 <a href="https://lore.kernel.org/patchwork/patch/884656/">Patch</a> ，它终于是解决了这个问题，成功地找到了网卡，并且愉快地 <code>ssh pi@raspberrypi.local</code> 。之后会在咸鱼派那边公布一下我们做的修改。</p>
<p>现在的想法是，把 HomeBridge 搭建到它上面，不过目前来看硬件资源有点紧张，放着会有点慢。可能还是用树莓派做这个事情比较合适。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2018/11/05/salted-fish-pi/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2018-10-07 00:00:00">2018年10月7日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在荔枝糖lichee-tang上初次体验-fpga"><a class="toclink" href="../../hardware/2018/10/07/my-first-fpga-experience-on-lichee-tang/">在荔枝糖（Lichee Tang）上初次体验 FPGA</a></h2>
<p>今天从张宇翔学长那拿到了 <a href="http://tang.lichee.pro/">荔枝糖（Lichee Tang）</a> 的 FPGA 板子，于是立即开始把前段时间学到的 Verilog 应用上来。不过想到现在我手上没有多少外设，然后又必须远程到 Windows 电脑上去操作，于是先实现了一下 UART 通信。</p>
<p>在网上找到了 <a href="https://github.com/ben-marshall/uart">ben-marshall/uart</a> 一个简易的实现，很快做到了一直在串口上打印 <code>A</code> 字符。接着我开始尝试实现一个简单的串口回显。一开始，我直接把 UART 读到的数据直接输出，果然可以了，但是一旦传输速率跟不上了，就会丢失数据。于是我添加了 FIFO IP 核，然后把读入的数据存入 FIFO，又从 FIFO 中读取数据写入到 UART 中去。不过发现了一个小 BUG：每次打印的是倒数第二次输入的字符，即丢失了第一个字符。在张宇翔学长的帮助下找到了问题：当 FIFO 的读使能信号为高时，其数据在下一个时钟周期才来，于是解决方案就是等到数据来的时候再向 UART 中写数据：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2018/10/07/my-first-fpga-experience-on-lichee-tang/#__codelineno-0-1"></a><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk_in</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2018/10/07/my-first-fpga-experience-on-lichee-tang/#__codelineno-0-2"></a><span class="w">    </span><span class="n">uart_tx_en</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">uart_fifo_re</span><span class="p">;</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2018/10/07/my-first-fpga-experience-on-lichee-tang/#__codelineno-0-3"></a><span class="k">end</span>
</span></code></pre></div>
<p>这样就解决了这个问题。完整代码在 <a href="https://github.com/jiegec/learn_licheetang">jiegec/learn_licheetang</a> 中。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2018/10/07/my-first-fpga-experience-on-lichee-tang/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2018-09-07 00:00:00">2018年9月7日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="./" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="在-macos-上读取移动硬盘的-smart-信息"><a class="toclink" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/">在 macOS 上读取移动硬盘的 S.M.A.R.T. 信息</a></h2>
<p>之前想看看自己各个盘的情况，但是发现只能看电脑内置的 SSD 的 S.M.A.R.T 信息，而移动硬盘的都显示：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-1"></a>$ smartctl -a /dev/disk2
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-2"></a>smartctl 6.6 2017-11-05 r4594 [Darwin 17.7.0 x86_64] (local build)
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-3"></a>Copyright (C) 2002-17, Bruce Allen, Christian Franke, www.smartmontools.org
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-4"></a>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-5"></a>/dev/disk2: Unable to detect device type
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-6"></a>Please specify device type with the -d option.
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-7"></a>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/#__codelineno-0-8"></a>Use smartctl -h to get a usage summary
</span></code></pre></div>
<p>一开始我怀疑是个别盘不支持，但换了几个盘都不能工作，问题应该出现在了 USB 上。查了下资料，果然如此。根据 <a href="https://www.smartmontools.org/wiki/USB">USB devices and smartmontools</a> ，获取 S.M.A.R.T 信息需要直接发送 ATA 命令，但是由于经过了 USB，于是需要进行一个转换，导致无法直接发送 ATA 命令。这个问题自然是有解决方案，大概就是直接把 ATA 命令发送过去（pass-through）。上面这个地址里写到，如果需要在 macOS 上使用，需要安装一个内核驱动。可以找到，源码在 <a href="https://github.com/kasbert/OS-X-SAT-SMART-Driver">kasbert/OS-X-SAT-SMART-Driver</a> 并且有一个带签名的安装包在 <a href="https://binaryfruit.com/drivedx/usb-drive-support">External USB / FireWire drive diagnostics support</a> 中可以下载。丢到 VirusTotal 上没查出问题，用 v0.8 版本安装好后就成功地读取到了移动硬盘的 S.M.A.R.T 信息了。</p>
<p>然后我又简单研究了一下各个 S.M.A.R.T 各个值的含义是什么。 <code>VALUE</code> 代表当前的值， <code>WORST</code> 代表目前检测到的最差的值， <code>THRESH</code> 代表损坏阈值。这些值都是从 <code>RAW_VALUE</code> 进行计算后归一化而来。然后 <code>TYPE</code> 分为两种，一是 <code>Pre-fail</code> ，代表如果这一项的值小于阈值，代表这个机器很危险了，赶紧拷数据丢掉吧。二是 <code>Old_age</code> ，代表如果这一项小于阈值，代表这个机器比较老了，但还没坏。真正要看是否坏了，可以看 <code>When_Failed</code> 一栏。</p>

    <nav class="md-post__action">
      <a href="../../hardware/2018/09/07/reading-smart-info-of-external-drives-under-macOS/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
    </div>
  </div>

          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="页脚" >
        
          
          <a href="../devops/" class="md-footer__link md-footer__link--prev" aria-label="上一页: devops" rel="prev">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                上一页
              </span>
              <div class="md-ellipsis">
                devops
              </div>
            </div>
          </a>
        
        
          
          <a href="../life/" class="md-footer__link md-footer__link--next" aria-label="下一页: life" rel="next">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                下一页
              </span>
              <div class="md-ellipsis">
                life
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://github.com/jiegec" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.sections", "navigation.footer", "content.code.copy", "toc.follow", "toc.integrate"], "search": "../../assets/javascripts/workers/search.dfff1995.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.4e31edb1.min.js"></script>
      
        
          <script src="../../javascripts/mathjax.js"></script>
        
      
        
          <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
        
      
        
          <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
        
      
        
          <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/skins/default.js"></script>
        
      
        
          <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/wavedrom.min.js"></script>
        
      
    
  <script>window.addEventListener('load', function() {WaveDrom.ProcessAll();});</script></body>
</html>