{
  "Top": "process_images",
  "RtlTop": "process_images",
  "RtlPrefix": "",
  "RtlSubPrefix": "process_images_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "conv_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "conv_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "max_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "max_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "min_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "min_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "avg_out": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "avg_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "img_height": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "img_width": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_width",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "process_images"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "process_images",
    "Version": "1.0",
    "DisplayName": "Process_images",
    "Revision": "2114084949",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_process_images_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/hls_process_images.hpp",
      "..\/hls_process_images.cpp"
    ],
    "TestBench": [
      "..\/stb_image_write.h",
      "..\/stb_image.h",
      "..\/input.png",
      "..\/hls_process_images_tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/process_images_control_s_axi.vhd",
      "impl\/vhdl\/process_images_conv_result_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_images_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/process_images_image_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_images_max_result_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_images_mul_30ns_30ns_60_3_1.vhd",
      "impl\/vhdl\/process_images_mul_31ns_31ns_61_3_1.vhd",
      "impl\/vhdl\/process_images_mul_31ns_31ns_62_3_1.vhd",
      "impl\/vhdl\/process_images_mul_31ns_33ns_63_3_1.vhd",
      "impl\/vhdl\/process_images_mul_32ns_32ns_64_3_1.vhd",
      "impl\/vhdl\/process_images_mul_32ns_34ns_65_3_1.vhd",
      "impl\/vhdl\/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.vhd",
      "impl\/vhdl\/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.vhd",
      "impl\/vhdl\/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.vhd",
      "impl\/vhdl\/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.vhd",
      "impl\/vhdl\/process_images_regslice_both.vhd",
      "impl\/vhdl\/process_images_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/process_images_urem_31ns_3ns_2_35_1.vhd",
      "impl\/vhdl\/process_images_urem_32ns_3ns_2_36_1.vhd",
      "impl\/vhdl\/process_images.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/process_images_control_s_axi.v",
      "impl\/verilog\/process_images_conv_result_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_images_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/process_images_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/process_images_hls_deadlock_idx3_monitor.v",
      "impl\/verilog\/process_images_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/process_images_image_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/process_images_image_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_images_max_result_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_images_mul_30ns_30ns_60_3_1.v",
      "impl\/verilog\/process_images_mul_31ns_31ns_61_3_1.v",
      "impl\/verilog\/process_images_mul_31ns_31ns_62_3_1.v",
      "impl\/verilog\/process_images_mul_31ns_33ns_63_3_1.v",
      "impl\/verilog\/process_images_mul_32ns_32ns_64_3_1.v",
      "impl\/verilog\/process_images_mul_32ns_34ns_65_3_1.v",
      "impl\/verilog\/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v",
      "impl\/verilog\/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.v",
      "impl\/verilog\/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.v",
      "impl\/verilog\/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.v",
      "impl\/verilog\/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.v",
      "impl\/verilog\/process_images_regslice_both.v",
      "impl\/verilog\/process_images_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/process_images_urem_31ns_3ns_2_35_1.v",
      "impl\/verilog\/process_images_urem_32ns_3ns_2_36_1.v",
      "impl\/verilog\/process_images.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/process_images_v1_0\/data\/process_images.mdd",
      "impl\/misc\/drivers\/process_images_v1_0\/data\/process_images.tcl",
      "impl\/misc\/drivers\/process_images_v1_0\/data\/process_images.yaml",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/xprocess_images.c",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/xprocess_images.h",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/xprocess_images_hw.h",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/xprocess_images_linux.c",
      "impl\/misc\/drivers\/process_images_v1_0\/src\/xprocess_images_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/process_images.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_height",
          "access": "W",
          "description": "Data signal of img_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_height",
              "access": "W",
              "description": "Bit 31 to 0 of img_height"
            }]
        },
        {
          "offset": "0x18",
          "name": "img_width",
          "access": "W",
          "description": "Data signal of img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_width",
              "access": "W",
              "description": "Bit 31 to 0 of img_width"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "img_width"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in_stream:conv_out:max_out:min_out:avg_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "conv_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "conv_out_",
      "ports": [
        "conv_out_TDATA",
        "conv_out_TDEST",
        "conv_out_TID",
        "conv_out_TKEEP",
        "conv_out_TLAST",
        "conv_out_TREADY",
        "conv_out_TSTRB",
        "conv_out_TUSER",
        "conv_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "conv_out"
        }]
    },
    "max_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "max_out_",
      "ports": [
        "max_out_TDATA",
        "max_out_TDEST",
        "max_out_TID",
        "max_out_TKEEP",
        "max_out_TLAST",
        "max_out_TREADY",
        "max_out_TSTRB",
        "max_out_TUSER",
        "max_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "max_out"
        }]
    },
    "min_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "min_out_",
      "ports": [
        "min_out_TDATA",
        "min_out_TDEST",
        "min_out_TID",
        "min_out_TKEEP",
        "min_out_TLAST",
        "min_out_TREADY",
        "min_out_TSTRB",
        "min_out_TUSER",
        "min_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "min_out"
        }]
    },
    "avg_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "avg_out_",
      "ports": [
        "avg_out_TDATA",
        "avg_out_TDEST",
        "avg_out_TID",
        "avg_out_TKEEP",
        "avg_out_TLAST",
        "avg_out_TREADY",
        "avg_out_TSTRB",
        "avg_out_TUSER",
        "avg_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "avg_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "conv_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "conv_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "conv_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "max_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "max_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "max_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "max_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "min_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "min_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "min_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "min_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "avg_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "avg_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "avg_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "avg_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "process_images",
      "BindInstances": "mul_31ns_33ns_63_3_1_U105 image_U image_1_U image_2_U image_3_U image_4_U image_5_U conv_result_U max_result_U min_result_U avg_result_U empty_fu_353_p2 smax_fu_359_p3 empty_33_fu_367_p2 smax1_fu_373_p3 mul_31ns_31ns_62_3_1_U103 sub_fu_425_p2 sub17_fu_430_p2 icmp_fu_445_p2 add_ln37_1_fu_451_p2 select_ln37_fu_456_p3 icmp68_fu_474_p2 add_ln37_2_fu_480_p2 select_ln37_1_fu_485_p3 mul_32ns_32ns_64_3_1_U104 empty_34_fu_538_p2 add_ln53_1_fu_543_p2 select_ln53_fu_559_p3 empty_35_fu_567_p2 add_ln53_fu_572_p2 select_ln53_1_fu_588_p3 mul_31ns_31ns_61_3_1_U102 sub_ln95_fu_493_p2 sub_ln95_1_fu_508_p2 out_h_fu_514_p3 sub_ln96_fu_604_p2 sub_ln96_1_fu_619_p2 out_w_fu_625_p3 sub199_fu_673_p2 sub202_fu_680_p2 empty_36_fu_635_p2 smax39_fu_640_p3 empty_37_fu_647_p2 smax40_fu_652_p3 mul_30ns_30ns_60_3_1_U101 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2",
          "InstanceName": "grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198",
          "BindInstances": "icmp_ln22_fu_253_p2 icmp_ln21_fu_235_p2 add_ln21_1_fu_240_p2 add_ln21_fu_293_p2 select_ln21_fu_258_p3 select_ln21_1_fu_299_p3 urem_31ns_3ns_2_35_1_U2 add_ln25_fu_341_p2 add_ln22_fu_280_p2"
        },
        {
          "ModuleName": "process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4",
          "InstanceName": "grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224",
          "BindInstances": "icmp_ln38_fu_594_p2 icmp_ln37_fu_576_p2 add_ln37_fu_581_p2 select_ln37_fu_599_p3 add_ln37_1_fu_658_p2 add_ln37_2_fu_664_p2 select_ln37_1_fu_670_p3 select_ln37_2_fu_677_p3 urem_31ns_3ns_2_35_1_U22 mul_31ns_33ns_63_3_1_U20 empty_fu_696_p2 mul_31ns_33ns_63_3_1_U21 add_ln48_fu_702_p2 add_ln43_fu_619_p2 add_ln43_3_fu_788_p2 add_ln43_4_fu_803_p2 add_ln43_5_fu_818_p2 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U23 add_ln43_1_fu_635_p2 add_ln43_6_fu_833_p2 add_ln43_7_fu_848_p2 add_ln43_8_fu_863_p2 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U24 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U25 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U26 grp_fu_492_p3 grp_fu_499_p3 grp_fu_506_p3 sparsemux_7_2_8_1_1_U27 grp_fu_513_p3 grp_fu_520_p3 grp_fu_527_p3 sparsemux_7_2_8_1_1_U28 sub_ln43_fu_1000_p2 sum_3_fu_1060_p3 icmp_ln47_fu_1082_p2 select_ln48_fu_1087_p3"
        },
        {
          "ModuleName": "process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8",
          "InstanceName": "grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237",
          "BindInstances": "icmp_ln54_fu_363_p2 icmp_ln53_fu_345_p2 add_ln53_1_fu_350_p2 add_ln53_fu_399_p2 select_ln53_fu_368_p3 select_ln53_1_fu_405_p3 mul_32ns_34ns_65_3_1_U42 urem_32ns_3ns_2_36_1_U43 add_ln57_fu_509_p2 add_ln59_fu_524_p2 add_ln67_fu_440_p2 sparsemux_7_2_8_1_1_U44 sparsemux_7_2_8_1_1_U45 sparsemux_7_2_8_1_1_U46 sparsemux_7_2_8_1_1_U47 icmp_ln64_fu_610_p2 maxv_1_fu_616_p3 icmp_ln65_fu_694_p2 maxv_3_fu_698_p3 icmp_ln66_fu_704_p2 maxv_4_fu_724_p3 icmp_ln71_fu_624_p2 minv_2_fu_630_p3 icmp_ln72_fu_709_p2 minv_3_fu_713_p3 icmp_ln73_fu_719_p2 minv_5_fu_730_p3 add_ln77_fu_654_p2 add_ln77_1_fu_664_p2 add_ln77_2_fu_674_p2 add_ln54_fu_386_p2"
        },
        {
          "ModuleName": "process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10",
          "InstanceName": "grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252",
          "BindInstances": "icmp_ln83_fu_188_p2 icmp_ln82_fu_170_p2 add_ln82_1_fu_175_p2 add_ln82_fu_227_p2 select_ln82_fu_193_p3 select_ln82_1_fu_233_p3 cmp177_fu_256_p2 add_ln86_fu_261_p2 icmp_ln89_fu_209_p2 p_last_fu_279_p2 add_ln83_fu_214_p2"
        },
        {
          "ModuleName": "process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12",
          "InstanceName": "grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275",
          "BindInstances": "icmp_ln99_fu_326_p2 icmp_ln98_fu_308_p2 add_ln98_1_fu_313_p2 add_ln98_fu_377_p2 select_ln98_fu_335_p3 select_ln98_1_fu_383_p3 select_ln98_2_fu_343_p3 cmp200_fu_406_p2 add_ln104_fu_411_p2 icmp_ln101_fu_359_p2 last_fu_431_p2 add_ln99_fu_364_p2"
        }
      ]
    },
    "Info": {
      "process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_images": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.808"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1_VITIS_LOOP_22_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "FF": "2738",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.778"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_3_VITIS_LOOP_38_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "3627",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3064",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.802"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_7_VITIS_LOOP_54_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "3972",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2897",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.837"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_9_VITIS_LOOP_83_10",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "265",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "503",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "288230375077969920",
          "LatencyWorst": "1152921502459363328",
          "PipelineIIMin": "1",
          "PipelineIIMax": "1152921502459363330",
          "PipelineII": "1 ~ 1152921502459363330",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.808"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_11_VITIS_LOOP_99_12",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "1152921502459363332",
            "Latency": "1 ~ 1152921502459363332",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "289",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "545",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_images": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.837"
        },
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "37",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "12689",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "11686",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-16 00:09:22 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
