{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554484682257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554484682259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 14:18:01 2019 " "Processing started: Fri Apr 05 14:18:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554484682259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554484682259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mux4_in4bits -c mux4_in4bits --generate_functional_sim_netlist " "Command: quartus_map mux4_in4bits -c mux4_in4bits --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554484682260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554484683942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/casa/documents/dca circuitodigi/mux4_in/mux4_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/casa/documents/dca circuitodigi/mux4_in/mux4_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_in-cktmux4_in " "Found design unit 1: mux4_in-cktmux4_in" {  } { { "../mux4_in/mux4_in.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/mux4_in/mux4_in.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554484686060 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_in " "Found entity 1: mux4_in" {  } { { "../mux4_in/mux4_in.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/mux4_in/mux4_in.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554484686060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554484686060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_in4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_in4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_in4bits-cktmux4_in4bits " "Found design unit 1: mux4_in4bits-cktmux4_in4bits" {  } { { "mux4_in4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/mux4_in4bits/mux4_in4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554484686075 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_in4bits " "Found entity 1: mux4_in4bits" {  } { { "mux4_in4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/mux4_in4bits/mux4_in4bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554484686075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554484686075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4_in4bits " "Elaborating entity \"mux4_in4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554484686190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_in mux4_in:\\gen:0:uut " "Elaborating entity \"mux4_in\" for hierarchy \"mux4_in:\\gen:0:uut\"" {  } { { "mux4_in4bits.vhd" "\\gen:0:uut" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/mux4_in4bits/mux4_in4bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554484686222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554484686677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 14:18:06 2019 " "Processing ended: Fri Apr 05 14:18:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554484686677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554484686677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554484686677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554484686677 ""}
