// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
(* CORE_GENERATION_INFO="l_stages_l_stages,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.215450,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5,HLS_SYN_LUT=115,HLS_VERSION=2023_2}" *)
module l_stages (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stage,
        input_stream_0_dout,
        input_stream_0_empty_n,
        input_stream_0_read,
        input_stream_1_dout,
        input_stream_1_empty_n,
        input_stream_1_read,
        input_stream_2_dout,
        input_stream_2_empty_n,
        input_stream_2_read,
        input_stream_3_dout,
        input_stream_3_empty_n,
        input_stream_3_read,
        input_stream_peek_0_dout,
        input_stream_peek_0_empty_n,
        input_stream_peek_0_read,
        input_stream_peek_1_dout,
        input_stream_peek_1_empty_n,
        input_stream_peek_1_read,
        input_stream_peek_2_dout,
        input_stream_peek_2_empty_n,
        input_stream_peek_2_read,
        input_stream_peek_3_dout,
        input_stream_peek_3_empty_n,
        input_stream_peek_3_read,
        output_stream_0_din,
        output_stream_0_full_n,
        output_stream_0_write,
        output_stream_1_din,
        output_stream_1_full_n,
        output_stream_1_write,
        output_stream_2_din,
        output_stream_2_full_n,
        output_stream_2_write,
        output_stream_3_din,
        output_stream_3_full_n,
        output_stream_3_write,
        output_stream_peek_0,
        output_stream_peek_1,
        output_stream_peek_2,
        output_stream_peek_3
);
input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] stage;
input  [64:0] input_stream_0_dout;
input   input_stream_0_empty_n;
output   input_stream_0_read;
input  [64:0] input_stream_1_dout;
input   input_stream_1_empty_n;
output   input_stream_1_read;
input  [64:0] input_stream_2_dout;
input   input_stream_2_empty_n;
output   input_stream_2_read;
input  [64:0] input_stream_3_dout;
input   input_stream_3_empty_n;
output   input_stream_3_read;
input  [64:0] input_stream_peek_0_dout;
input   input_stream_peek_0_empty_n;
output   input_stream_peek_0_read;
input  [64:0] input_stream_peek_1_dout;
input   input_stream_peek_1_empty_n;
output   input_stream_peek_1_read;
input  [64:0] input_stream_peek_2_dout;
input   input_stream_peek_2_empty_n;
output   input_stream_peek_2_read;
input  [64:0] input_stream_peek_3_dout;
input   input_stream_peek_3_empty_n;
output   input_stream_peek_3_read;
output  [64:0] output_stream_0_din;
input   output_stream_0_full_n;
output   output_stream_0_write;
output  [64:0] output_stream_1_din;
input   output_stream_1_full_n;
output   output_stream_1_write;
output  [64:0] output_stream_2_din;
input   output_stream_2_full_n;
output   output_stream_2_write;
output  [64:0] output_stream_3_din;
input   output_stream_3_full_n;
output   output_stream_3_write;
input  [64:0] output_stream_peek_0;
input  [64:0] output_stream_peek_1;
input  [64:0] output_stream_peek_2;
input  [64:0] output_stream_peek_3;
 
wire   [0:0] grp_nbreadreq_fu_82_p3;
wire   [0:0] grp_nbreadreq_fu_98_p3;
wire   [0:0] grp_nbreadreq_fu_114_p3;
wire   [0:0] grp_nbreadreq_fu_130_p3;
reg    ap_block_state1;
reg    ap_block_state5;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;
  wire ap_rst_n_inv;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire [64:0] input_stream_0__dout;
  wire input_stream_0__empty_n;
  wire input_stream_0__read;
  wire [64:0] input_stream_1__dout;
  wire input_stream_1__empty_n;
  wire input_stream_1__read;
  wire [64:0] input_stream_2__dout;
  wire input_stream_2__empty_n;
  wire input_stream_2__read;
  wire [64:0] input_stream_3__dout;
  wire input_stream_3__empty_n;
  wire input_stream_3__read;
  wire [64:0] output_stream_0__din;
  wire output_stream_0__full_n;
  wire output_stream_0__write;
  wire [64:0] output_stream_1__din;
  wire output_stream_1__full_n;
  wire output_stream_1__write;
  wire [64:0] output_stream_2__din;
  wire output_stream_2__full_n;
  wire output_stream_2__write;
  wire [64:0] output_stream_3__din;
  wire output_stream_3__full_n;
  wire output_stream_3__write;
  wire [31:0] bf_unit_0___stage__q0;
  wire bf_unit_0__ap_start;
  wire [31:0] bf_unit_1___stage__q0;
  wire bf_unit_1__ap_start;
  wire [31:0] bf_unit_2___stage__q0;
  wire bf_unit_2__ap_start;
  wire [31:0] bf_unit_3___stage__q0;
  wire bf_unit_3__ap_start;
// power-on initialization
  assign ap_rst_n_inv = ~ap_rst_n;
  assign input_stream_0__dout = input_stream_0_dout;
  assign input_stream_0__empty_n = input_stream_0_empty_n;
  assign input_stream_0_read = input_stream_0__read;
  assign input_stream_1__dout = input_stream_1_dout;
  assign input_stream_1__empty_n = input_stream_1_empty_n;
  assign input_stream_1_read = input_stream_1__read;
  assign input_stream_2__dout = input_stream_2_dout;
  assign input_stream_2__empty_n = input_stream_2_empty_n;
  assign input_stream_2_read = input_stream_2__read;
  assign input_stream_3__dout = input_stream_3_dout;
  assign input_stream_3__empty_n = input_stream_3_empty_n;
  assign input_stream_3_read = input_stream_3__read;
  assign output_stream_0_din = output_stream_0__din;
  assign output_stream_0__full_n = output_stream_0_full_n;
  assign output_stream_0_write = output_stream_0__write;
  assign output_stream_1_din = output_stream_1__din;
  assign output_stream_1__full_n = output_stream_1_full_n;
  assign output_stream_1_write = output_stream_1__write;
  assign output_stream_2_din = output_stream_2__din;
  assign output_stream_2__full_n = output_stream_2_full_n;
  assign output_stream_2_write = output_stream_2__write;
  assign output_stream_3_din = output_stream_3__din;
  assign output_stream_3__full_n = output_stream_3_full_n;
  assign output_stream_3_write = output_stream_3__write;
  
bf_unit
bf_unit_0
(
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .ap_start(bf_unit_0__ap_start),
  .ap_done(),
  .ap_idle(),
  .ap_ready(),
  .bf_id(64'd0),
  .input_stream_s_dout(input_stream_0__dout),
  .input_stream_peek_dout(input_stream_0__dout),
  .input_stream_s_empty_n(input_stream_0__empty_n),
  .input_stream_peek_empty_n(input_stream_0__empty_n),
  .input_stream_s_read(input_stream_0__read),
  .output_stream_s_din(output_stream_0__din),
  .output_stream_s_full_n(output_stream_0__full_n),
  .output_stream_s_write(output_stream_0__write),
  .stage(bf_unit_0___stage__q0)
);
  
bf_unit
bf_unit_1
(
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .ap_start(bf_unit_1__ap_start),
  .ap_done(),
  .ap_idle(),
  .ap_ready(),
  .bf_id(64'd1),
  .input_stream_s_dout(input_stream_1__dout),
  .input_stream_peek_dout(input_stream_1__dout),
  .input_stream_s_empty_n(input_stream_1__empty_n),
  .input_stream_peek_empty_n(input_stream_1__empty_n),
  .input_stream_s_read(input_stream_1__read),
  .output_stream_s_din(output_stream_1__din),
  .output_stream_s_full_n(output_stream_1__full_n),
  .output_stream_s_write(output_stream_1__write),
  .stage(bf_unit_1___stage__q0)
);
  
bf_unit
bf_unit_2
(
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .ap_start(bf_unit_2__ap_start),
  .ap_done(),
  .ap_idle(),
  .ap_ready(),
  .bf_id(64'd2),
  .input_stream_s_dout(input_stream_2__dout),
  .input_stream_peek_dout(input_stream_2__dout),
  .input_stream_s_empty_n(input_stream_2__empty_n),
  .input_stream_peek_empty_n(input_stream_2__empty_n),
  .input_stream_s_read(input_stream_2__read),
  .output_stream_s_din(output_stream_2__din),
  .output_stream_s_full_n(output_stream_2__full_n),
  .output_stream_s_write(output_stream_2__write),
  .stage(bf_unit_2___stage__q0)
);
  
bf_unit
bf_unit_3
(
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .ap_start(bf_unit_3__ap_start),
  .ap_done(),
  .ap_idle(),
  .ap_ready(),
  .bf_id(64'd3),
  .input_stream_s_dout(input_stream_3__dout),
  .input_stream_peek_dout(input_stream_3__dout),
  .input_stream_s_empty_n(input_stream_3__empty_n),
  .input_stream_peek_empty_n(input_stream_3__empty_n),
  .input_stream_s_read(input_stream_3__read),
  .output_stream_s_din(output_stream_3__din),
  .output_stream_s_full_n(output_stream_3__full_n),
  .output_stream_s_write(output_stream_3__write),
  .stage(bf_unit_3___stage__q0)
);
  
l_stages_fsm
__tapa_fsm_unit
(
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .ap_start(ap_start),
  .ap_done(ap_done),
  .ap_idle(ap_idle),
  .ap_ready(ap_ready),
  .stage(stage),
  .bf_unit_0___stage__q0(bf_unit_0___stage__q0),
  .bf_unit_0__ap_start(bf_unit_0__ap_start),
  .bf_unit_1___stage__q0(bf_unit_1___stage__q0),
  .bf_unit_1__ap_start(bf_unit_1__ap_start),
  .bf_unit_2___stage__q0(bf_unit_2___stage__q0),
  .bf_unit_2__ap_start(bf_unit_2__ap_start),
  .bf_unit_3___stage__q0(bf_unit_3___stage__q0),
  .bf_unit_3__ap_start(bf_unit_3__ap_start)
);
endmodule