----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 09/03/2026 08:38:43 PM
-- Design Name: 
-- Module Name: led_switch_top - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity led_switch_top is
    Port ( sw : in std_logic_vector (15 downto 0);
           led : out std_logic_vector (15 downto 0));
end led_switch_top;

architecture Behavioral of led_switch_top is

begin
    -- led[7:0] berkebalikan (inverted) terhadap sw[7:0]
    led(7 downto 0) <= not sw(7 downto 0);

    -- led[15:8] tidak aktif (dimatikan)
    led(15 downto 8) <= (others => '0');

end Behavioral;
