Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3328f6b0d67d4ec18ead50b77e83ef54 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot madgwick_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.madgwick_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "madgwick_tb_time_impl.sdf", for root module "madgwick_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "madgwick_tb_time_impl.sdf", for root module "madgwick_tb/dut".
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_madgwick_sv
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.newtonRaphson
Compiling module xil_defaultlib.singleToFix
Compiling module xil_defaultlib.fastInvSqrt
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.newtonRaphson__parameterized0
Compiling module xil_defaultlib.singleToFix__parameterized0
Compiling module xil_defaultlib.fastInvSqrt__parameterized0
Compiling module xil_defaultlib.newtonRaphson__parameterized1
Compiling module xil_defaultlib.singleToFix__parameterized1
Compiling module xil_defaultlib.fastInvSqrt__parameterized1
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.madgwick
Compiling module xil_defaultlib.madgwick_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot madgwick_tb_time_impl
