#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 13 15:08:03 2023
# Process ID: 10040
# Current directory: C:/Users/94762/stuff/000viva/nano_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7156 C:\Users\94762\stuff\000viva\nano_processor\nano_processor.xpr
# Log file: C:/Users/94762/stuff/000viva/nano_processor/vivado.log
# Journal file: C:/Users/94762/stuff/000viva/nano_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/94762/stuff/000viva/nano_processor/nano_processor.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/94762/stuff/Notes/computer_organization/niman/lab3to7/temp_/nano_processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 837.422 ; gain = 110.859
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Adder_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nano_processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sim_1/new/TB_nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_nano_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim/xsim.dir/TB_nano_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 13 15:08:38 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 869.074 ; gain = 12.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nano_processor
ERROR: [VRFC 10-1412] syntax error near Instruction_temp [C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd:319]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd:53]
INFO: [VRFC 10-240] VHDL file C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nano_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 918.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_3bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_3bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_3bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_3bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 926.414 ; gain = 0.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
file mkdir C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/constrs_1
file mkdir C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/constrs_1/new
close [ open C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/constrs_1/new/Basys3_Master.xdc w ]
add_files -fileset constrs_1 C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/constrs_1/new/Basys3_Master.xdc
close [ open C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/LUT_16_7.vhd w ]
add_files C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/LUT_16_7.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nano_processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sim_1/new/TB_nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_nano_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94762/stuff/000viva/nano_processor/nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cc8c7eaafa2498cbe0374325fe07109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4bit [mux_8_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/94762/stuff/000viva/nano_processor/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.699 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 13 15:56:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/94762/stuff/000viva/nano_processor/nano_processor.runs/synth_1/runme.log
[Tue Jun 13 15:56:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/94762/stuff/000viva/nano_processor/nano_processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1862.773 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1862.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1952.688 ; gain = 915.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:08:20 2023...
