
Front_End.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006da0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003144  08006f28  08006f28  00007f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a06c  0800a06c  0000c28c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a06c  0800a06c  0000b06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a074  0800a074  0000c28c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a074  0800a074  0000b074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a078  0800a078  0000b078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000028c  20000000  0800a07c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c28c  2**0
                  CONTENTS
 10 .bss          000005dc  2000028c  2000028c  0000c28c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000868  20000868  0000c28c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c28c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ad3  00000000  00000000  0000c2bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f19  00000000  00000000  0001cd8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  0001fca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b52  00000000  00000000  00020c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002700a  00000000  00000000  00021752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014f86  00000000  00000000  0004875c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df317  00000000  00000000  0005d6e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013c9f9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ff0  00000000  00000000  0013ca3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  00140a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000028c 	.word	0x2000028c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006f10 	.word	0x08006f10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000290 	.word	0x20000290
 80001c4:	08006f10 	.word	0x08006f10

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_d2f>:
 8000650:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000654:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000658:	bf24      	itt	cs
 800065a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800065e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000662:	d90d      	bls.n	8000680 <__aeabi_d2f+0x30>
 8000664:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000668:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800066c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000670:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000674:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000678:	bf08      	it	eq
 800067a:	f020 0001 	biceq.w	r0, r0, #1
 800067e:	4770      	bx	lr
 8000680:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000684:	d121      	bne.n	80006ca <__aeabi_d2f+0x7a>
 8000686:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800068a:	bfbc      	itt	lt
 800068c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000690:	4770      	bxlt	lr
 8000692:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000696:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800069a:	f1c2 0218 	rsb	r2, r2, #24
 800069e:	f1c2 0c20 	rsb	ip, r2, #32
 80006a2:	fa10 f30c 	lsls.w	r3, r0, ip
 80006a6:	fa20 f002 	lsr.w	r0, r0, r2
 80006aa:	bf18      	it	ne
 80006ac:	f040 0001 	orrne.w	r0, r0, #1
 80006b0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006b4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006bc:	ea40 000c 	orr.w	r0, r0, ip
 80006c0:	fa23 f302 	lsr.w	r3, r3, r2
 80006c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c8:	e7cc      	b.n	8000664 <__aeabi_d2f+0x14>
 80006ca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006ce:	d107      	bne.n	80006e0 <__aeabi_d2f+0x90>
 80006d0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006d4:	bf1e      	ittt	ne
 80006d6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006da:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006de:	4770      	bxne	lr
 80006e0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006e4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_uldivmod>:
 80006f0:	b953      	cbnz	r3, 8000708 <__aeabi_uldivmod+0x18>
 80006f2:	b94a      	cbnz	r2, 8000708 <__aeabi_uldivmod+0x18>
 80006f4:	2900      	cmp	r1, #0
 80006f6:	bf08      	it	eq
 80006f8:	2800      	cmpeq	r0, #0
 80006fa:	bf1c      	itt	ne
 80006fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000700:	f04f 30ff 	movne.w	r0, #4294967295
 8000704:	f000 b988 	b.w	8000a18 <__aeabi_idiv0>
 8000708:	f1ad 0c08 	sub.w	ip, sp, #8
 800070c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000710:	f000 f806 	bl	8000720 <__udivmoddi4>
 8000714:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071c:	b004      	add	sp, #16
 800071e:	4770      	bx	lr

08000720 <__udivmoddi4>:
 8000720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000724:	9d08      	ldr	r5, [sp, #32]
 8000726:	468e      	mov	lr, r1
 8000728:	4604      	mov	r4, r0
 800072a:	4688      	mov	r8, r1
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14a      	bne.n	80007c6 <__udivmoddi4+0xa6>
 8000730:	428a      	cmp	r2, r1
 8000732:	4617      	mov	r7, r2
 8000734:	d962      	bls.n	80007fc <__udivmoddi4+0xdc>
 8000736:	fab2 f682 	clz	r6, r2
 800073a:	b14e      	cbz	r6, 8000750 <__udivmoddi4+0x30>
 800073c:	f1c6 0320 	rsb	r3, r6, #32
 8000740:	fa01 f806 	lsl.w	r8, r1, r6
 8000744:	fa20 f303 	lsr.w	r3, r0, r3
 8000748:	40b7      	lsls	r7, r6
 800074a:	ea43 0808 	orr.w	r8, r3, r8
 800074e:	40b4      	lsls	r4, r6
 8000750:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000754:	fa1f fc87 	uxth.w	ip, r7
 8000758:	fbb8 f1fe 	udiv	r1, r8, lr
 800075c:	0c23      	lsrs	r3, r4, #16
 800075e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000762:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000766:	fb01 f20c 	mul.w	r2, r1, ip
 800076a:	429a      	cmp	r2, r3
 800076c:	d909      	bls.n	8000782 <__udivmoddi4+0x62>
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	f101 30ff 	add.w	r0, r1, #4294967295
 8000774:	f080 80ea 	bcs.w	800094c <__udivmoddi4+0x22c>
 8000778:	429a      	cmp	r2, r3
 800077a:	f240 80e7 	bls.w	800094c <__udivmoddi4+0x22c>
 800077e:	3902      	subs	r1, #2
 8000780:	443b      	add	r3, r7
 8000782:	1a9a      	subs	r2, r3, r2
 8000784:	b2a3      	uxth	r3, r4
 8000786:	fbb2 f0fe 	udiv	r0, r2, lr
 800078a:	fb0e 2210 	mls	r2, lr, r0, r2
 800078e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000792:	fb00 fc0c 	mul.w	ip, r0, ip
 8000796:	459c      	cmp	ip, r3
 8000798:	d909      	bls.n	80007ae <__udivmoddi4+0x8e>
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	f100 32ff 	add.w	r2, r0, #4294967295
 80007a0:	f080 80d6 	bcs.w	8000950 <__udivmoddi4+0x230>
 80007a4:	459c      	cmp	ip, r3
 80007a6:	f240 80d3 	bls.w	8000950 <__udivmoddi4+0x230>
 80007aa:	443b      	add	r3, r7
 80007ac:	3802      	subs	r0, #2
 80007ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007b2:	eba3 030c 	sub.w	r3, r3, ip
 80007b6:	2100      	movs	r1, #0
 80007b8:	b11d      	cbz	r5, 80007c2 <__udivmoddi4+0xa2>
 80007ba:	40f3      	lsrs	r3, r6
 80007bc:	2200      	movs	r2, #0
 80007be:	e9c5 3200 	strd	r3, r2, [r5]
 80007c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c6:	428b      	cmp	r3, r1
 80007c8:	d905      	bls.n	80007d6 <__udivmoddi4+0xb6>
 80007ca:	b10d      	cbz	r5, 80007d0 <__udivmoddi4+0xb0>
 80007cc:	e9c5 0100 	strd	r0, r1, [r5]
 80007d0:	2100      	movs	r1, #0
 80007d2:	4608      	mov	r0, r1
 80007d4:	e7f5      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007d6:	fab3 f183 	clz	r1, r3
 80007da:	2900      	cmp	r1, #0
 80007dc:	d146      	bne.n	800086c <__udivmoddi4+0x14c>
 80007de:	4573      	cmp	r3, lr
 80007e0:	d302      	bcc.n	80007e8 <__udivmoddi4+0xc8>
 80007e2:	4282      	cmp	r2, r0
 80007e4:	f200 8105 	bhi.w	80009f2 <__udivmoddi4+0x2d2>
 80007e8:	1a84      	subs	r4, r0, r2
 80007ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80007ee:	2001      	movs	r0, #1
 80007f0:	4690      	mov	r8, r2
 80007f2:	2d00      	cmp	r5, #0
 80007f4:	d0e5      	beq.n	80007c2 <__udivmoddi4+0xa2>
 80007f6:	e9c5 4800 	strd	r4, r8, [r5]
 80007fa:	e7e2      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	f000 8090 	beq.w	8000922 <__udivmoddi4+0x202>
 8000802:	fab2 f682 	clz	r6, r2
 8000806:	2e00      	cmp	r6, #0
 8000808:	f040 80a4 	bne.w	8000954 <__udivmoddi4+0x234>
 800080c:	1a8a      	subs	r2, r1, r2
 800080e:	0c03      	lsrs	r3, r0, #16
 8000810:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000814:	b280      	uxth	r0, r0
 8000816:	b2bc      	uxth	r4, r7
 8000818:	2101      	movs	r1, #1
 800081a:	fbb2 fcfe 	udiv	ip, r2, lr
 800081e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000826:	fb04 f20c 	mul.w	r2, r4, ip
 800082a:	429a      	cmp	r2, r3
 800082c:	d907      	bls.n	800083e <__udivmoddi4+0x11e>
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000834:	d202      	bcs.n	800083c <__udivmoddi4+0x11c>
 8000836:	429a      	cmp	r2, r3
 8000838:	f200 80e0 	bhi.w	80009fc <__udivmoddi4+0x2dc>
 800083c:	46c4      	mov	ip, r8
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	fbb3 f2fe 	udiv	r2, r3, lr
 8000844:	fb0e 3312 	mls	r3, lr, r2, r3
 8000848:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800084c:	fb02 f404 	mul.w	r4, r2, r4
 8000850:	429c      	cmp	r4, r3
 8000852:	d907      	bls.n	8000864 <__udivmoddi4+0x144>
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	f102 30ff 	add.w	r0, r2, #4294967295
 800085a:	d202      	bcs.n	8000862 <__udivmoddi4+0x142>
 800085c:	429c      	cmp	r4, r3
 800085e:	f200 80ca 	bhi.w	80009f6 <__udivmoddi4+0x2d6>
 8000862:	4602      	mov	r2, r0
 8000864:	1b1b      	subs	r3, r3, r4
 8000866:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800086a:	e7a5      	b.n	80007b8 <__udivmoddi4+0x98>
 800086c:	f1c1 0620 	rsb	r6, r1, #32
 8000870:	408b      	lsls	r3, r1
 8000872:	fa22 f706 	lsr.w	r7, r2, r6
 8000876:	431f      	orrs	r7, r3
 8000878:	fa0e f401 	lsl.w	r4, lr, r1
 800087c:	fa20 f306 	lsr.w	r3, r0, r6
 8000880:	fa2e fe06 	lsr.w	lr, lr, r6
 8000884:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000888:	4323      	orrs	r3, r4
 800088a:	fa00 f801 	lsl.w	r8, r0, r1
 800088e:	fa1f fc87 	uxth.w	ip, r7
 8000892:	fbbe f0f9 	udiv	r0, lr, r9
 8000896:	0c1c      	lsrs	r4, r3, #16
 8000898:	fb09 ee10 	mls	lr, r9, r0, lr
 800089c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80008a4:	45a6      	cmp	lr, r4
 80008a6:	fa02 f201 	lsl.w	r2, r2, r1
 80008aa:	d909      	bls.n	80008c0 <__udivmoddi4+0x1a0>
 80008ac:	193c      	adds	r4, r7, r4
 80008ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80008b2:	f080 809c 	bcs.w	80009ee <__udivmoddi4+0x2ce>
 80008b6:	45a6      	cmp	lr, r4
 80008b8:	f240 8099 	bls.w	80009ee <__udivmoddi4+0x2ce>
 80008bc:	3802      	subs	r0, #2
 80008be:	443c      	add	r4, r7
 80008c0:	eba4 040e 	sub.w	r4, r4, lr
 80008c4:	fa1f fe83 	uxth.w	lr, r3
 80008c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80008cc:	fb09 4413 	mls	r4, r9, r3, r4
 80008d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d8:	45a4      	cmp	ip, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x1ce>
 80008dc:	193c      	adds	r4, r7, r4
 80008de:	f103 3eff 	add.w	lr, r3, #4294967295
 80008e2:	f080 8082 	bcs.w	80009ea <__udivmoddi4+0x2ca>
 80008e6:	45a4      	cmp	ip, r4
 80008e8:	d97f      	bls.n	80009ea <__udivmoddi4+0x2ca>
 80008ea:	3b02      	subs	r3, #2
 80008ec:	443c      	add	r4, r7
 80008ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80008fa:	4564      	cmp	r4, ip
 80008fc:	4673      	mov	r3, lr
 80008fe:	46e1      	mov	r9, ip
 8000900:	d362      	bcc.n	80009c8 <__udivmoddi4+0x2a8>
 8000902:	d05f      	beq.n	80009c4 <__udivmoddi4+0x2a4>
 8000904:	b15d      	cbz	r5, 800091e <__udivmoddi4+0x1fe>
 8000906:	ebb8 0203 	subs.w	r2, r8, r3
 800090a:	eb64 0409 	sbc.w	r4, r4, r9
 800090e:	fa04 f606 	lsl.w	r6, r4, r6
 8000912:	fa22 f301 	lsr.w	r3, r2, r1
 8000916:	431e      	orrs	r6, r3
 8000918:	40cc      	lsrs	r4, r1
 800091a:	e9c5 6400 	strd	r6, r4, [r5]
 800091e:	2100      	movs	r1, #0
 8000920:	e74f      	b.n	80007c2 <__udivmoddi4+0xa2>
 8000922:	fbb1 fcf2 	udiv	ip, r1, r2
 8000926:	0c01      	lsrs	r1, r0, #16
 8000928:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800092c:	b280      	uxth	r0, r0
 800092e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000932:	463b      	mov	r3, r7
 8000934:	4638      	mov	r0, r7
 8000936:	463c      	mov	r4, r7
 8000938:	46b8      	mov	r8, r7
 800093a:	46be      	mov	lr, r7
 800093c:	2620      	movs	r6, #32
 800093e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000942:	eba2 0208 	sub.w	r2, r2, r8
 8000946:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800094a:	e766      	b.n	800081a <__udivmoddi4+0xfa>
 800094c:	4601      	mov	r1, r0
 800094e:	e718      	b.n	8000782 <__udivmoddi4+0x62>
 8000950:	4610      	mov	r0, r2
 8000952:	e72c      	b.n	80007ae <__udivmoddi4+0x8e>
 8000954:	f1c6 0220 	rsb	r2, r6, #32
 8000958:	fa2e f302 	lsr.w	r3, lr, r2
 800095c:	40b7      	lsls	r7, r6
 800095e:	40b1      	lsls	r1, r6
 8000960:	fa20 f202 	lsr.w	r2, r0, r2
 8000964:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000968:	430a      	orrs	r2, r1
 800096a:	fbb3 f8fe 	udiv	r8, r3, lr
 800096e:	b2bc      	uxth	r4, r7
 8000970:	fb0e 3318 	mls	r3, lr, r8, r3
 8000974:	0c11      	lsrs	r1, r2, #16
 8000976:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800097a:	fb08 f904 	mul.w	r9, r8, r4
 800097e:	40b0      	lsls	r0, r6
 8000980:	4589      	cmp	r9, r1
 8000982:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000986:	b280      	uxth	r0, r0
 8000988:	d93e      	bls.n	8000a08 <__udivmoddi4+0x2e8>
 800098a:	1879      	adds	r1, r7, r1
 800098c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000990:	d201      	bcs.n	8000996 <__udivmoddi4+0x276>
 8000992:	4589      	cmp	r9, r1
 8000994:	d81f      	bhi.n	80009d6 <__udivmoddi4+0x2b6>
 8000996:	eba1 0109 	sub.w	r1, r1, r9
 800099a:	fbb1 f9fe 	udiv	r9, r1, lr
 800099e:	fb09 f804 	mul.w	r8, r9, r4
 80009a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80009a6:	b292      	uxth	r2, r2
 80009a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009ac:	4542      	cmp	r2, r8
 80009ae:	d229      	bcs.n	8000a04 <__udivmoddi4+0x2e4>
 80009b0:	18ba      	adds	r2, r7, r2
 80009b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80009b6:	d2c4      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009b8:	4542      	cmp	r2, r8
 80009ba:	d2c2      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009bc:	f1a9 0102 	sub.w	r1, r9, #2
 80009c0:	443a      	add	r2, r7
 80009c2:	e7be      	b.n	8000942 <__udivmoddi4+0x222>
 80009c4:	45f0      	cmp	r8, lr
 80009c6:	d29d      	bcs.n	8000904 <__udivmoddi4+0x1e4>
 80009c8:	ebbe 0302 	subs.w	r3, lr, r2
 80009cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009d0:	3801      	subs	r0, #1
 80009d2:	46e1      	mov	r9, ip
 80009d4:	e796      	b.n	8000904 <__udivmoddi4+0x1e4>
 80009d6:	eba7 0909 	sub.w	r9, r7, r9
 80009da:	4449      	add	r1, r9
 80009dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80009e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80009e4:	fb09 f804 	mul.w	r8, r9, r4
 80009e8:	e7db      	b.n	80009a2 <__udivmoddi4+0x282>
 80009ea:	4673      	mov	r3, lr
 80009ec:	e77f      	b.n	80008ee <__udivmoddi4+0x1ce>
 80009ee:	4650      	mov	r0, sl
 80009f0:	e766      	b.n	80008c0 <__udivmoddi4+0x1a0>
 80009f2:	4608      	mov	r0, r1
 80009f4:	e6fd      	b.n	80007f2 <__udivmoddi4+0xd2>
 80009f6:	443b      	add	r3, r7
 80009f8:	3a02      	subs	r2, #2
 80009fa:	e733      	b.n	8000864 <__udivmoddi4+0x144>
 80009fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a00:	443b      	add	r3, r7
 8000a02:	e71c      	b.n	800083e <__udivmoddi4+0x11e>
 8000a04:	4649      	mov	r1, r9
 8000a06:	e79c      	b.n	8000942 <__udivmoddi4+0x222>
 8000a08:	eba1 0109 	sub.w	r1, r1, r9
 8000a0c:	46c4      	mov	ip, r8
 8000a0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a12:	fb09 f804 	mul.w	r8, r9, r4
 8000a16:	e7c4      	b.n	80009a2 <__udivmoddi4+0x282>

08000a18 <__aeabi_idiv0>:
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <abc_to_dq>:
#include "math.h"
#include "variables.h"

void abc_to_dq(void){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

	// Clarke Transformation
	grid.V_alpha = (2.0f/3.0f)*(grid.Ia - 0.5f * grid.Ib - 0.5f * grid.Ic);
 8000a20:	4b3a      	ldr	r3, [pc, #232]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a22:	ed93 7a00 	vldr	s14, [r3]
 8000a26:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a28:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a2c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a38:	4b34      	ldr	r3, [pc, #208]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a3e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a4a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000b10 <abc_to_dq+0xf4>
 8000a4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a52:	4b2e      	ldr	r3, [pc, #184]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a54:	edc3 7a06 	vstr	s15, [r3, #24]
	grid.V_beta =  (2.0f/3.0f)*((sqrtf(3.0f)/2.0f)*(grid.Ib - grid.Ic));
 8000a58:	4b2c      	ldr	r3, [pc, #176]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a5a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a60:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a68:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000b14 <abc_to_dq+0xf8>
 8000a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a70:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000b10 <abc_to_dq+0xf4>
 8000a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a78:	4b24      	ldr	r3, [pc, #144]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a7a:	edc3 7a07 	vstr	s15, [r3, #28]

	// Park Transformation
	pll.cos_theta = cosf(pll.Theta);
 8000a7e:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a80:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a84:	eeb0 0a67 	vmov.f32	s0, s15
 8000a88:	f005 fcca 	bl	8006420 <cosf>
 8000a8c:	eef0 7a40 	vmov.f32	s15, s0
 8000a90:	4b21      	ldr	r3, [pc, #132]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a92:	edc3 7a08 	vstr	s15, [r3, #32]
	pll.sin_theta = sinf(pll.Theta);
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a98:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa0:	f005 fd02 	bl	80064a8 <sinf>
 8000aa4:	eef0 7a40 	vmov.f32	s15, s0
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <abc_to_dq+0xfc>)
 8000aaa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	grid.Id = grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ab0:	ed93 7a06 	vldr	s14, [r3, #24]
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ab6:	edd3 7a08 	vldr	s15, [r3, #32]
 8000aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ac0:	edd3 6a07 	vldr	s13, [r3, #28]
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ac6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ad4:	edc3 7a08 	vstr	s15, [r3, #32]
	grid.Iq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ada:	edd3 7a06 	vldr	s15, [r3, #24]
 8000ade:	eeb1 7a67 	vneg.f32	s14, s15
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ae4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <abc_to_dq+0xf0>)
 8000aee:	edd3 6a07 	vldr	s13, [r3, #28]
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <abc_to_dq+0xfc>)
 8000af4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b00:	4b02      	ldr	r3, [pc, #8]	@ (8000b0c <abc_to_dq+0xf0>)
 8000b02:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	2000006c 	.word	0x2000006c
 8000b10:	3f2aaaab 	.word	0x3f2aaaab
 8000b14:	3f5db3d7 	.word	0x3f5db3d7
 8000b18:	20000004 	.word	0x20000004

08000b1c <adcReadings>:
//	float idc_offset = 2047.5;
//
//	float multiplication_factor = 0.4835164835;


void adcReadings(void){
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

	// OffSet and Multiplication factor
	adc_read.offSet              = 2306.05802;       // 2047.5f;
 8000b20:	4bb2      	ldr	r3, [pc, #712]	@ (8000dec <adcReadings+0x2d0>)
 8000b22:	4ab3      	ldr	r2, [pc, #716]	@ (8000df0 <adcReadings+0x2d4>)
 8000b24:	601a      	str	r2, [r3, #0]
	adc_read.voltage_gain_factor = 0.4293040293f;
 8000b26:	4bb1      	ldr	r3, [pc, #708]	@ (8000dec <adcReadings+0x2d0>)
 8000b28:	4ab2      	ldr	r2, [pc, #712]	@ (8000df4 <adcReadings+0x2d8>)
 8000b2a:	605a      	str	r2, [r3, #4]
	adc_read.current_gain_factor = 0.4293040293f;  //0.30835164835f;
 8000b2c:	4baf      	ldr	r3, [pc, #700]	@ (8000dec <adcReadings+0x2d0>)
 8000b2e:	4ab1      	ldr	r2, [pc, #708]	@ (8000df4 <adcReadings+0x2d8>)
 8000b30:	609a      	str	r2, [r3, #8]
	adc_read.Vdc_gain_factor     = 0.4293040293f;
 8000b32:	4bae      	ldr	r3, [pc, #696]	@ (8000dec <adcReadings+0x2d0>)
 8000b34:	4aaf      	ldr	r2, [pc, #700]	@ (8000df4 <adcReadings+0x2d8>)
 8000b36:	60da      	str	r2, [r3, #12]
	adc_read.Idc_gain_factor     = 0.4293040293f;
 8000b38:	4bac      	ldr	r3, [pc, #688]	@ (8000dec <adcReadings+0x2d0>)
 8000b3a:	4aae      	ldr	r2, [pc, #696]	@ (8000df4 <adcReadings+0x2d8>)
 8000b3c:	611a      	str	r2, [r3, #16]

	// raw adc values
	adc_read.ia_in  = adc_buffer[0];  //PA0
 8000b3e:	4bae      	ldr	r3, [pc, #696]	@ (8000df8 <adcReadings+0x2dc>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	4ba9      	ldr	r3, [pc, #676]	@ (8000dec <adcReadings+0x2d0>)
 8000b48:	621a      	str	r2, [r3, #32]
	adc_read.ib_in  = adc_buffer[1];  //PA1
 8000b4a:	4bab      	ldr	r3, [pc, #684]	@ (8000df8 <adcReadings+0x2dc>)
 8000b4c:	885b      	ldrh	r3, [r3, #2]
 8000b4e:	b29b      	uxth	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	4ba6      	ldr	r3, [pc, #664]	@ (8000dec <adcReadings+0x2d0>)
 8000b54:	625a      	str	r2, [r3, #36]	@ 0x24
	adc_read.ic_in  = adc_buffer[2];  //PA2
 8000b56:	4ba8      	ldr	r3, [pc, #672]	@ (8000df8 <adcReadings+0x2dc>)
 8000b58:	889b      	ldrh	r3, [r3, #4]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4ba3      	ldr	r3, [pc, #652]	@ (8000dec <adcReadings+0x2d0>)
 8000b60:	629a      	str	r2, [r3, #40]	@ 0x28
	adc_read.Vab_in = adc_buffer[3];  //PA3
 8000b62:	4ba5      	ldr	r3, [pc, #660]	@ (8000df8 <adcReadings+0x2dc>)
 8000b64:	88db      	ldrh	r3, [r3, #6]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4ba0      	ldr	r3, [pc, #640]	@ (8000dec <adcReadings+0x2d0>)
 8000b6c:	615a      	str	r2, [r3, #20]
	adc_read.Vbc_in = adc_buffer[4];  //PA4
 8000b6e:	4ba2      	ldr	r3, [pc, #648]	@ (8000df8 <adcReadings+0x2dc>)
 8000b70:	891b      	ldrh	r3, [r3, #8]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b9d      	ldr	r3, [pc, #628]	@ (8000dec <adcReadings+0x2d0>)
 8000b78:	619a      	str	r2, [r3, #24]
	adc_read.Vca_in = adc_buffer[5];  //PA5
 8000b7a:	4b9f      	ldr	r3, [pc, #636]	@ (8000df8 <adcReadings+0x2dc>)
 8000b7c:	895b      	ldrh	r3, [r3, #10]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b9a      	ldr	r3, [pc, #616]	@ (8000dec <adcReadings+0x2d0>)
 8000b84:	61da      	str	r2, [r3, #28]
	adc_read.idc_in = adc_buffer[6];  //PA6
 8000b86:	4b9c      	ldr	r3, [pc, #624]	@ (8000df8 <adcReadings+0x2dc>)
 8000b88:	899b      	ldrh	r3, [r3, #12]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	ee07 3a90 	vmov	s15, r3
 8000b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b94:	4b95      	ldr	r3, [pc, #596]	@ (8000dec <adcReadings+0x2d0>)
 8000b96:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	adc_read.Vdc_in = adc_buffer[7];  //PB0
 8000b9a:	4b97      	ldr	r3, [pc, #604]	@ (8000df8 <adcReadings+0x2dc>)
 8000b9c:	89db      	ldrh	r3, [r3, #14]
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	ee07 3a90 	vmov	s15, r3
 8000ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ba8:	4b90      	ldr	r3, [pc, #576]	@ (8000dec <adcReadings+0x2d0>)
 8000baa:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	adc_read.battery_i_in        = adc_buffer[8]; //PB1
 8000bae:	4b92      	ldr	r3, [pc, #584]	@ (8000df8 <adcReadings+0x2dc>)
 8000bb0:	8a1b      	ldrh	r3, [r3, #16]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b8d      	ldr	r3, [pc, #564]	@ (8000dec <adcReadings+0x2d0>)
 8000bb8:	639a      	str	r2, [r3, #56]	@ 0x38
	adc_read.battery_volt_in     = adc_buffer[9]; //PC0
 8000bba:	4b8f      	ldr	r3, [pc, #572]	@ (8000df8 <adcReadings+0x2dc>)
 8000bbc:	8a5b      	ldrh	r3, [r3, #18]
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b8a      	ldr	r3, [pc, #552]	@ (8000dec <adcReadings+0x2d0>)
 8000bc4:	635a      	str	r2, [r3, #52]	@ 0x34
	adc_read.intermediate_i_in   = adc_buffer[10]; //PC1
 8000bc6:	4b8c      	ldr	r3, [pc, #560]	@ (8000df8 <adcReadings+0x2dc>)
 8000bc8:	8a9b      	ldrh	r3, [r3, #20]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4b87      	ldr	r3, [pc, #540]	@ (8000dec <adcReadings+0x2d0>)
 8000bd0:	641a      	str	r2, [r3, #64]	@ 0x40
	adc_read.intermediate_volt_in= adc_buffer[11]; //PC2
 8000bd2:	4b89      	ldr	r3, [pc, #548]	@ (8000df8 <adcReadings+0x2dc>)
 8000bd4:	8adb      	ldrh	r3, [r3, #22]
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b84      	ldr	r3, [pc, #528]	@ (8000dec <adcReadings+0x2d0>)
 8000bdc:	63da      	str	r2, [r3, #60]	@ 0x3c
	adc_read.inv_temp_in         = adc_buffer[12]; //PC3
 8000bde:	4b86      	ldr	r3, [pc, #536]	@ (8000df8 <adcReadings+0x2dc>)
 8000be0:	8b1b      	ldrh	r3, [r3, #24]
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	461a      	mov	r2, r3
 8000be6:	4b81      	ldr	r3, [pc, #516]	@ (8000dec <adcReadings+0x2d0>)
 8000be8:	645a      	str	r2, [r3, #68]	@ 0x44
	adc_read.v_ref_in            = adc_buffer[13]; //PC4
 8000bea:	4b83      	ldr	r3, [pc, #524]	@ (8000df8 <adcReadings+0x2dc>)
 8000bec:	8b5b      	ldrh	r3, [r3, #26]
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4b7e      	ldr	r3, [pc, #504]	@ (8000dec <adcReadings+0x2d0>)
 8000bf4:	649a      	str	r2, [r3, #72]	@ 0x48
	adc_read.earth_fault_in      = adc_buffer[14]; //PC5
 8000bf6:	4b80      	ldr	r3, [pc, #512]	@ (8000df8 <adcReadings+0x2dc>)
 8000bf8:	8b9b      	ldrh	r3, [r3, #28]
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b7b      	ldr	r3, [pc, #492]	@ (8000dec <adcReadings+0x2d0>)
 8000c00:	64da      	str	r2, [r3, #76]	@ 0x4c

	// adc - offset
	adc_read.Vab_corrected = (float)adc_read.Vab_in - adc_read.offSet;
 8000c02:	4b7a      	ldr	r3, [pc, #488]	@ (8000dec <adcReadings+0x2d0>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	ee07 3a90 	vmov	s15, r3
 8000c0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c0e:	4b77      	ldr	r3, [pc, #476]	@ (8000dec <adcReadings+0x2d0>)
 8000c10:	edd3 7a00 	vldr	s15, [r3]
 8000c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c18:	4b74      	ldr	r3, [pc, #464]	@ (8000dec <adcReadings+0x2d0>)
 8000c1a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	adc_read.Vbc_corrected = (float)adc_read.Vbc_in - adc_read.offSet;
 8000c1e:	4b73      	ldr	r3, [pc, #460]	@ (8000dec <adcReadings+0x2d0>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c2a:	4b70      	ldr	r3, [pc, #448]	@ (8000dec <adcReadings+0x2d0>)
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c34:	4b6d      	ldr	r3, [pc, #436]	@ (8000dec <adcReadings+0x2d0>)
 8000c36:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	adc_read.Vca_corrected = (float)adc_read.Vca_in - adc_read.offSet;
 8000c3a:	4b6c      	ldr	r3, [pc, #432]	@ (8000dec <adcReadings+0x2d0>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	ee07 3a90 	vmov	s15, r3
 8000c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c46:	4b69      	ldr	r3, [pc, #420]	@ (8000dec <adcReadings+0x2d0>)
 8000c48:	edd3 7a00 	vldr	s15, [r3]
 8000c4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c50:	4b66      	ldr	r3, [pc, #408]	@ (8000dec <adcReadings+0x2d0>)
 8000c52:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	adc_read.ia_corrected  = (float)adc_read.ia_in  - adc_read.offSet;
 8000c56:	4b65      	ldr	r3, [pc, #404]	@ (8000dec <adcReadings+0x2d0>)
 8000c58:	6a1b      	ldr	r3, [r3, #32]
 8000c5a:	ee07 3a90 	vmov	s15, r3
 8000c5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c62:	4b62      	ldr	r3, [pc, #392]	@ (8000dec <adcReadings+0x2d0>)
 8000c64:	edd3 7a00 	vldr	s15, [r3]
 8000c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c6c:	4b5f      	ldr	r3, [pc, #380]	@ (8000dec <adcReadings+0x2d0>)
 8000c6e:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	adc_read.ib_corrected  = (float)adc_read.ib_in  - adc_read.offSet;
 8000c72:	4b5e      	ldr	r3, [pc, #376]	@ (8000dec <adcReadings+0x2d0>)
 8000c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c76:	ee07 3a90 	vmov	s15, r3
 8000c7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8000dec <adcReadings+0x2d0>)
 8000c80:	edd3 7a00 	vldr	s15, [r3]
 8000c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c88:	4b58      	ldr	r3, [pc, #352]	@ (8000dec <adcReadings+0x2d0>)
 8000c8a:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
	adc_read.ic_corrected  = (float)adc_read.ic_in  - adc_read.offSet;
 8000c8e:	4b57      	ldr	r3, [pc, #348]	@ (8000dec <adcReadings+0x2d0>)
 8000c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c92:	ee07 3a90 	vmov	s15, r3
 8000c96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c9a:	4b54      	ldr	r3, [pc, #336]	@ (8000dec <adcReadings+0x2d0>)
 8000c9c:	edd3 7a00 	vldr	s15, [r3]
 8000ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ca4:	4b51      	ldr	r3, [pc, #324]	@ (8000dec <adcReadings+0x2d0>)
 8000ca6:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
	adc_read.Vdc_corrected = (float)adc_read.Vdc_in - adc_read.offSet;
 8000caa:	4b50      	ldr	r3, [pc, #320]	@ (8000dec <adcReadings+0x2d0>)
 8000cac:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000cb0:	4b4e      	ldr	r3, [pc, #312]	@ (8000dec <adcReadings+0x2d0>)
 8000cb2:	edd3 7a00 	vldr	s15, [r3]
 8000cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cba:	4b4c      	ldr	r3, [pc, #304]	@ (8000dec <adcReadings+0x2d0>)
 8000cbc:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
	adc_read.Idc_corrected = (float)adc_read.idc_in - adc_read.offSet;
 8000cc0:	4b4a      	ldr	r3, [pc, #296]	@ (8000dec <adcReadings+0x2d0>)
 8000cc2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000cc6:	4b49      	ldr	r3, [pc, #292]	@ (8000dec <adcReadings+0x2d0>)
 8000cc8:	edd3 7a00 	vldr	s15, [r3]
 8000ccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cd0:	4b46      	ldr	r3, [pc, #280]	@ (8000dec <adcReadings+0x2d0>)
 8000cd2:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c

	// multiplication factor
	// multiplication_factor = input_voltage_reference/adc_read.Vab_corrected;
	// voltage recalculated

	adc_read.Vab_recalculated = adc_read.voltage_gain_factor * adc_read.Vab_corrected;
 8000cd6:	4b45      	ldr	r3, [pc, #276]	@ (8000dec <adcReadings+0x2d0>)
 8000cd8:	ed93 7a01 	vldr	s14, [r3, #4]
 8000cdc:	4b43      	ldr	r3, [pc, #268]	@ (8000dec <adcReadings+0x2d0>)
 8000cde:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8000ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ce6:	4b41      	ldr	r3, [pc, #260]	@ (8000dec <adcReadings+0x2d0>)
 8000ce8:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
	adc_read.Vbc_recalculated = adc_read.voltage_gain_factor * adc_read.Vbc_corrected;
 8000cec:	4b3f      	ldr	r3, [pc, #252]	@ (8000dec <adcReadings+0x2d0>)
 8000cee:	ed93 7a01 	vldr	s14, [r3, #4]
 8000cf2:	4b3e      	ldr	r3, [pc, #248]	@ (8000dec <adcReadings+0x2d0>)
 8000cf4:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8000cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8000dec <adcReadings+0x2d0>)
 8000cfe:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
	adc_read.Vca_recalculated = adc_read.voltage_gain_factor * adc_read.Vca_corrected;
 8000d02:	4b3a      	ldr	r3, [pc, #232]	@ (8000dec <adcReadings+0x2d0>)
 8000d04:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d08:	4b38      	ldr	r3, [pc, #224]	@ (8000dec <adcReadings+0x2d0>)
 8000d0a:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d12:	4b36      	ldr	r3, [pc, #216]	@ (8000dec <adcReadings+0x2d0>)
 8000d14:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
	adc_read.ia_recalculated  = adc_read.current_gain_factor * adc_read.ia_corrected;
 8000d18:	4b34      	ldr	r3, [pc, #208]	@ (8000dec <adcReadings+0x2d0>)
 8000d1a:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d1e:	4b33      	ldr	r3, [pc, #204]	@ (8000dec <adcReadings+0x2d0>)
 8000d20:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8000d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d28:	4b30      	ldr	r3, [pc, #192]	@ (8000dec <adcReadings+0x2d0>)
 8000d2a:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
	adc_read.ib_recalculated  = adc_read.current_gain_factor * adc_read.ib_corrected;
 8000d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dec <adcReadings+0x2d0>)
 8000d30:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d34:	4b2d      	ldr	r3, [pc, #180]	@ (8000dec <adcReadings+0x2d0>)
 8000d36:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8000d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dec <adcReadings+0x2d0>)
 8000d40:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
	adc_read.ic_recalculated  = adc_read.current_gain_factor * adc_read.ic_corrected;
 8000d44:	4b29      	ldr	r3, [pc, #164]	@ (8000dec <adcReadings+0x2d0>)
 8000d46:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d4a:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <adcReadings+0x2d0>)
 8000d4c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8000d50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <adcReadings+0x2d0>)
 8000d56:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
	adc_read.Vdc_recalculated = adc_read.Vdc_gain_factor * adc_read.Vdc_corrected;
 8000d5a:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <adcReadings+0x2d0>)
 8000d5c:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d60:	4b22      	ldr	r3, [pc, #136]	@ (8000dec <adcReadings+0x2d0>)
 8000d62:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8000d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d6a:	4b20      	ldr	r3, [pc, #128]	@ (8000dec <adcReadings+0x2d0>)
 8000d6c:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
	adc_read.Idc_recalculated = adc_read.Idc_gain_factor * adc_read.Idc_corrected;
 8000d70:	4b1e      	ldr	r3, [pc, #120]	@ (8000dec <adcReadings+0x2d0>)
 8000d72:	ed93 7a04 	vldr	s14, [r3, #16]
 8000d76:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <adcReadings+0x2d0>)
 8000d78:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8000d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d80:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <adcReadings+0x2d0>)
 8000d82:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	// Assign recalculated values
	adc_read.Va = ((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated) / 3.0f; // instVal.Va_inst // grid.Va  //rms_calculations.Va
 8000d86:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <adcReadings+0x2d0>)
 8000d88:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8000d8c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <adcReadings+0x2d0>)
 8000d92:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8000d96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d9a:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000da2:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <adcReadings+0x2d0>)
 8000da4:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
	adc_read.Vb = -((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated)/ 3.0f; // instVal.Vb_inst // grid.Vb  //rms_calculations.Vb
 8000da8:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <adcReadings+0x2d0>)
 8000daa:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8000dae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000db2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dec <adcReadings+0x2d0>)
 8000db4:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8000db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dbc:	eeb1 7a67 	vneg.f32	s14, s15
 8000dc0:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000dc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc8:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <adcReadings+0x2d0>)
 8000dca:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
	adc_read.Vc = -(adc_read.Vab_recalculated + (2.0f * adc_read.Vbc_recalculated))/ 3.0f; // instVal.Vc_inst // grid.Vc  //rms_calculations.Vc
 8000dce:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <adcReadings+0x2d0>)
 8000dd0:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 8000dd4:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <adcReadings+0x2d0>)
 8000dd6:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8000dda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000de2:	eeb1 7a67 	vneg.f32	s14, s15
 8000de6:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000dea:	e007      	b.n	8000dfc <adcReadings+0x2e0>
 8000dec:	20000310 	.word	0x20000310
 8000df0:	451020ee 	.word	0x451020ee
 8000df4:	3edbcdbd 	.word	0x3edbcdbd
 8000df8:	200002f0 	.word	0x200002f0
 8000dfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e00:	4b12      	ldr	r3, [pc, #72]	@ (8000e4c <adcReadings+0x330>)
 8000e02:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98

	adc_read.ia = adc_read.ia_recalculated;  // instVal.Ia_inst // grid.Ia  //rms_calculations.ia
 8000e06:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <adcReadings+0x330>)
 8000e08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000e0a:	4a10      	ldr	r2, [pc, #64]	@ (8000e4c <adcReadings+0x330>)
 8000e0c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
	adc_read.ib = adc_read.ib_recalculated;  // instVal.Ia_inst // grid.Ib  //rms_calculations.ib
 8000e10:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <adcReadings+0x330>)
 8000e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e16:	4a0d      	ldr	r2, [pc, #52]	@ (8000e4c <adcReadings+0x330>)
 8000e18:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
	adc_read.ic = adc_read.ic_recalculated;  // instVal.Ia_inst // grid.Ic  //rms_calculations.ic
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <adcReadings+0x330>)
 8000e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000e22:	4a0a      	ldr	r2, [pc, #40]	@ (8000e4c <adcReadings+0x330>)
 8000e24:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
	adc_read.Vdc= adc_read.Vdc_recalculated; // Vdc_inst //avg_calculations.Vdc
 8000e28:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <adcReadings+0x330>)
 8000e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e2e:	4a07      	ldr	r2, [pc, #28]	@ (8000e4c <adcReadings+0x330>)
 8000e30:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
	adc_read.Idc= adc_read.Idc_recalculated; // idc_inst //avg_calculations.Idc
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <adcReadings+0x330>)
 8000e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e3a:	4a04      	ldr	r2, [pc, #16]	@ (8000e4c <adcReadings+0x330>)
 8000e3c:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
//	instVal.Idc_inst = adc_read.Idc;
//
//	avg_calculations.Vdc = adc_read.Vdc;
//	avg_calculations.Idc = adc_read.Idc;

}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000310 	.word	0x20000310

08000e50 <average_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void average_calculation_to_be_placed_in_interrupt(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	avg_calculations.theta      = avg_calculations.theta_prev - pll.Theta;
 8000e54:	4b2e      	ldr	r3, [pc, #184]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e56:	ed93 7a05 	vldr	s14, [r3, #20]
 8000e5a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f14 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000e5c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e64:	4b2a      	ldr	r3, [pc, #168]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e66:	edc3 7a04 	vstr	s15, [r3, #16]
	avg_calculations.theta_prev = pll.Theta;
 8000e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f14 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	4a28      	ldr	r2, [pc, #160]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e70:	6153      	str	r3, [r2, #20]

		if((avg_calculations.theta > 4) && (avg_calculations.busy_flag == 0))
 8000e72:	4b27      	ldr	r3, [pc, #156]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e74:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e78:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000e7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e84:	dd24      	ble.n	8000ed0 <average_calculation_to_be_placed_in_interrupt+0x80>
 8000e86:	4b22      	ldr	r3, [pc, #136]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e88:	7e1b      	ldrb	r3, [r3, #24]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	f083 0301 	eor.w	r3, r3, #1
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d01c      	beq.n	8000ed0 <average_calculation_to_be_placed_in_interrupt+0x80>
		{

			final_sum.Vdc_sum = avg_calculations.Vdc_sum;
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f18 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000e9c:	6093      	str	r3, [r2, #8]
			final_sum.Idc_sum = avg_calculations.Idc_sum;
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f18 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000ea4:	60d3      	str	r3, [r2, #12]

			avg_calculations.final_N = avg_calculations.n;
 8000ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	4a19      	ldr	r2, [pc, #100]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000eac:	6213      	str	r3, [r2, #32]
			avg_calculations.request = 1;
 8000eae:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	765a      	strb	r2, [r3, #25]
			avg_calculations.busy_flag = 1;
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	761a      	strb	r2, [r3, #24]
			avg_calculations.Vdc_sum = 0;
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ebc:	f04f 0200 	mov.w	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
			avg_calculations.Idc_sum = 0;
 8000ec2:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ec4:	f04f 0200 	mov.w	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
			avg_calculations.n = 0;
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	61da      	str	r2, [r3, #28]
		}

		avg_calculations.Vdc_sum = avg_calculations.Vdc_sum + avg_calculations.Vdc;
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ed2:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ed8:	edd3 7a00 	vldr	s15, [r3]
 8000edc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ee2:	edc3 7a02 	vstr	s15, [r3, #8]
		avg_calculations.Idc_sum = avg_calculations.Idc_sum + avg_calculations.Idc;
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ee8:	ed93 7a03 	vldr	s14, [r3, #12]
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000eee:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ef6:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ef8:	edc3 7a03 	vstr	s15, [r3, #12]

		avg_calculations.n = avg_calculations.n+1;
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000efe:	69db      	ldr	r3, [r3, #28]
 8000f00:	3301      	adds	r3, #1
 8000f02:	4a03      	ldr	r2, [pc, #12]	@ (8000f10 <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000f04:	61d3      	str	r3, [r2, #28]
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	200004b0 	.word	0x200004b0
 8000f14:	20000004 	.word	0x20000004
 8000f18:	200004d4 	.word	0x200004d4

08000f1c <avg_calculation_to_be_placed_in_while_loop>:

void avg_calculation_to_be_placed_in_while_loop(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
	if(avg_calculations.request == 1)
 8000f20:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f22:	7e5b      	ldrb	r3, [r3, #25]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d028      	beq.n	8000f7c <avg_calculation_to_be_placed_in_while_loop+0x60>
	{
		if(avg_calculations.final_N == 0)
 8000f2a:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f2c:	6a1b      	ldr	r3, [r3, #32]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d102      	bne.n	8000f38 <avg_calculation_to_be_placed_in_while_loop+0x1c>
		{
			avg_calculations.final_N = 1;
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	621a      	str	r2, [r3, #32]
		}
	    avgVal.Vdc_avg = final_sum.Vdc_sum/avg_calculations.final_N;
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000f3a:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f3e:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f40:	6a1b      	ldr	r3, [r3, #32]
 8000f42:	ee07 3a90 	vmov	s15, r3
 8000f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000f50:	edc3 7a00 	vstr	s15, [r3]
	    avgVal.Idc_avg = final_sum.Idc_sum/avg_calculations.final_N;
 8000f54:	4b0d      	ldr	r3, [pc, #52]	@ (8000f8c <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000f56:	edd3 6a03 	vldr	s13, [r3, #12]
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	ee07 3a90 	vmov	s15, r3
 8000f62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f6a:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000f6c:	edc3 7a01 	vstr	s15, [r3, #4]

	    avg_calculations.request = 0;
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	765a      	strb	r2, [r3, #25]
	    avg_calculations.busy_flag = 0;
 8000f76:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	761a      	strb	r2, [r3, #24]
	}

}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	200004b0 	.word	0x200004b0
 8000f8c:	200004d4 	.word	0x200004d4
 8000f90:	200004f8 	.word	0x200004f8

08000f94 <Counters>:
#include "variables.h"

void Counters(void){
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

	/**** counter of 10 seconds for relay ****/
	if(relayOff_counter_enable == 1)
 8000f98:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <Counters+0x5c>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d01c      	beq.n	8000fdc <Counters+0x48>
	{
		counters.relayOffDelay++;
 8000fa2:	4b14      	ldr	r3, [pc, #80]	@ (8000ff4 <Counters+0x60>)
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fb0:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <Counters+0x60>)
 8000fb2:	edc3 7a00 	vstr	s15, [r3]

		if(counters.relayOffDelay >= 10000)
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <Counters+0x60>)
 8000fb8:	edd3 7a00 	vldr	s15, [r3]
 8000fbc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000ff8 <Counters+0x64>
 8000fc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc8:	da00      	bge.n	8000fcc <Counters+0x38>
	}
	else
	{
		counters.relayOffDelay = 0;
	}
}
 8000fca:	e00b      	b.n	8000fe4 <Counters+0x50>
			counters.relayOffDelay = 0;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <Counters+0x60>)
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
			relayOff_counter_enable = 0;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <Counters+0x5c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
}
 8000fda:	e003      	b.n	8000fe4 <Counters+0x50>
		counters.relayOffDelay = 0;
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <Counters+0x60>)
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	200003d4 	.word	0x200003d4
 8000ff4:	200003c8 	.word	0x200003c8
 8000ff8:	461c4000 	.word	0x461c4000

08000ffc <inverterOff>:




void inverterOff(void){
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
	//pulses_off()
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <currentControlTriggered>:
#include "math.h"
#include "variables.h"


void currentControlTriggered(void){
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

	// --- Current Errors ---
	current_ctrl.err_Id = voltage_ctrl.Id_ref - grid.Id;
 8001010:	4b89      	ldr	r3, [pc, #548]	@ (8001238 <currentControlTriggered+0x22c>)
 8001012:	ed93 7a03 	vldr	s14, [r3, #12]
 8001016:	4b89      	ldr	r3, [pc, #548]	@ (800123c <currentControlTriggered+0x230>)
 8001018:	edd3 7a08 	vldr	s15, [r3, #32]
 800101c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001020:	4b87      	ldr	r3, [pc, #540]	@ (8001240 <currentControlTriggered+0x234>)
 8001022:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	current_ctrl.err_Iq = current_ctrl.Iq_ref - grid.Iq;
 8001026:	4b86      	ldr	r3, [pc, #536]	@ (8001240 <currentControlTriggered+0x234>)
 8001028:	ed93 7a04 	vldr	s14, [r3, #16]
 800102c:	4b83      	ldr	r3, [pc, #524]	@ (800123c <currentControlTriggered+0x230>)
 800102e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001036:	4b82      	ldr	r3, [pc, #520]	@ (8001240 <currentControlTriggered+0x234>)
 8001038:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	// --- Integrate Error ---
	current_ctrl.int_Id = current_ctrl.int_Id + current_ctrl.Ki * pll.Ts * current_ctrl.err_Id;
 800103c:	4b80      	ldr	r3, [pc, #512]	@ (8001240 <currentControlTriggered+0x234>)
 800103e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001042:	4b7f      	ldr	r3, [pc, #508]	@ (8001240 <currentControlTriggered+0x234>)
 8001044:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001048:	4b7e      	ldr	r3, [pc, #504]	@ (8001244 <currentControlTriggered+0x238>)
 800104a:	edd3 7a00 	vldr	s15, [r3]
 800104e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001052:	4b7b      	ldr	r3, [pc, #492]	@ (8001240 <currentControlTriggered+0x234>)
 8001054:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001060:	4b77      	ldr	r3, [pc, #476]	@ (8001240 <currentControlTriggered+0x234>)
 8001062:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	current_ctrl.int_Iq = current_ctrl.int_Iq + current_ctrl.Ki * pll.Ts * current_ctrl.err_Iq;
 8001066:	4b76      	ldr	r3, [pc, #472]	@ (8001240 <currentControlTriggered+0x234>)
 8001068:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800106c:	4b74      	ldr	r3, [pc, #464]	@ (8001240 <currentControlTriggered+0x234>)
 800106e:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001072:	4b74      	ldr	r3, [pc, #464]	@ (8001244 <currentControlTriggered+0x238>)
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800107c:	4b70      	ldr	r3, [pc, #448]	@ (8001240 <currentControlTriggered+0x234>)
 800107e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	4b6d      	ldr	r3, [pc, #436]	@ (8001240 <currentControlTriggered+0x234>)
 800108c:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

	// --- Clamp Integrators using Vlimit ---
	if (current_ctrl.int_Id > current_ctrl.Vlimit){
 8001090:	4b6b      	ldr	r3, [pc, #428]	@ (8001240 <currentControlTriggered+0x234>)
 8001092:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001096:	4b6a      	ldr	r3, [pc, #424]	@ (8001240 <currentControlTriggered+0x234>)
 8001098:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800109c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	dd03      	ble.n	80010ae <currentControlTriggered+0xa2>
		current_ctrl.int_Id = current_ctrl.Vlimit;
 80010a6:	4b66      	ldr	r3, [pc, #408]	@ (8001240 <currentControlTriggered+0x234>)
 80010a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010aa:	4a65      	ldr	r2, [pc, #404]	@ (8001240 <currentControlTriggered+0x234>)
 80010ac:	6413      	str	r3, [r2, #64]	@ 0x40
	}
	if (current_ctrl.int_Id < -current_ctrl.Vlimit){
 80010ae:	4b64      	ldr	r3, [pc, #400]	@ (8001240 <currentControlTriggered+0x234>)
 80010b0:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80010b4:	4b62      	ldr	r3, [pc, #392]	@ (8001240 <currentControlTriggered+0x234>)
 80010b6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80010ba:	eef1 7a67 	vneg.f32	s15, s15
 80010be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	d507      	bpl.n	80010d8 <currentControlTriggered+0xcc>
		current_ctrl.int_Id = -current_ctrl.Vlimit;
 80010c8:	4b5d      	ldr	r3, [pc, #372]	@ (8001240 <currentControlTriggered+0x234>)
 80010ca:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80010ce:	eef1 7a67 	vneg.f32	s15, s15
 80010d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001240 <currentControlTriggered+0x234>)
 80010d4:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	}
	if (current_ctrl.int_Iq > current_ctrl.Vlimit){
 80010d8:	4b59      	ldr	r3, [pc, #356]	@ (8001240 <currentControlTriggered+0x234>)
 80010da:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80010de:	4b58      	ldr	r3, [pc, #352]	@ (8001240 <currentControlTriggered+0x234>)
 80010e0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80010e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ec:	dd03      	ble.n	80010f6 <currentControlTriggered+0xea>
		current_ctrl.int_Iq = current_ctrl.Vlimit;
 80010ee:	4b54      	ldr	r3, [pc, #336]	@ (8001240 <currentControlTriggered+0x234>)
 80010f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f2:	4a53      	ldr	r2, [pc, #332]	@ (8001240 <currentControlTriggered+0x234>)
 80010f4:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	if (current_ctrl.int_Iq < -current_ctrl.Vlimit){
 80010f6:	4b52      	ldr	r3, [pc, #328]	@ (8001240 <currentControlTriggered+0x234>)
 80010f8:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80010fc:	4b50      	ldr	r3, [pc, #320]	@ (8001240 <currentControlTriggered+0x234>)
 80010fe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001102:	eef1 7a67 	vneg.f32	s15, s15
 8001106:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110e:	d507      	bpl.n	8001120 <currentControlTriggered+0x114>
		current_ctrl.int_Iq = -current_ctrl.Vlimit;
 8001110:	4b4b      	ldr	r3, [pc, #300]	@ (8001240 <currentControlTriggered+0x234>)
 8001112:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001116:	eef1 7a67 	vneg.f32	s15, s15
 800111a:	4b49      	ldr	r3, [pc, #292]	@ (8001240 <currentControlTriggered+0x234>)
 800111c:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	}

	// --- PI Controller Output (delta voltage) ---
	current_ctrl.deltaV_d = current_ctrl.Kp * current_ctrl.err_Id + current_ctrl.int_Id;
 8001120:	4b47      	ldr	r3, [pc, #284]	@ (8001240 <currentControlTriggered+0x234>)
 8001122:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001126:	4b46      	ldr	r3, [pc, #280]	@ (8001240 <currentControlTriggered+0x234>)
 8001128:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800112c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001130:	4b43      	ldr	r3, [pc, #268]	@ (8001240 <currentControlTriggered+0x234>)
 8001132:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113a:	4b41      	ldr	r3, [pc, #260]	@ (8001240 <currentControlTriggered+0x234>)
 800113c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	current_ctrl.deltaV_q = current_ctrl.Kp * current_ctrl.err_Iq + current_ctrl.int_Iq;
 8001140:	4b3f      	ldr	r3, [pc, #252]	@ (8001240 <currentControlTriggered+0x234>)
 8001142:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001146:	4b3e      	ldr	r3, [pc, #248]	@ (8001240 <currentControlTriggered+0x234>)
 8001148:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800114c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001150:	4b3b      	ldr	r3, [pc, #236]	@ (8001240 <currentControlTriggered+0x234>)
 8001152:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800115a:	4b39      	ldr	r3, [pc, #228]	@ (8001240 <currentControlTriggered+0x234>)
 800115c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // Clamp controller output
    if (current_ctrl.deltaV_d > current_ctrl.Vlimit){
 8001160:	4b37      	ldr	r3, [pc, #220]	@ (8001240 <currentControlTriggered+0x234>)
 8001162:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001166:	4b36      	ldr	r3, [pc, #216]	@ (8001240 <currentControlTriggered+0x234>)
 8001168:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800116c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001174:	dd03      	ble.n	800117e <currentControlTriggered+0x172>
    	current_ctrl.deltaV_d = current_ctrl.Vlimit;
 8001176:	4b32      	ldr	r3, [pc, #200]	@ (8001240 <currentControlTriggered+0x234>)
 8001178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800117a:	4a31      	ldr	r2, [pc, #196]	@ (8001240 <currentControlTriggered+0x234>)
 800117c:	6253      	str	r3, [r2, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_d < -current_ctrl.Vlimit){
 800117e:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <currentControlTriggered+0x234>)
 8001180:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001184:	4b2e      	ldr	r3, [pc, #184]	@ (8001240 <currentControlTriggered+0x234>)
 8001186:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800118a:	eef1 7a67 	vneg.f32	s15, s15
 800118e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001196:	d507      	bpl.n	80011a8 <currentControlTriggered+0x19c>
    	current_ctrl.deltaV_d = -current_ctrl.Vlimit;
 8001198:	4b29      	ldr	r3, [pc, #164]	@ (8001240 <currentControlTriggered+0x234>)
 800119a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800119e:	eef1 7a67 	vneg.f32	s15, s15
 80011a2:	4b27      	ldr	r3, [pc, #156]	@ (8001240 <currentControlTriggered+0x234>)
 80011a4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_q > current_ctrl.Vlimit){
 80011a8:	4b25      	ldr	r3, [pc, #148]	@ (8001240 <currentControlTriggered+0x234>)
 80011aa:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80011ae:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <currentControlTriggered+0x234>)
 80011b0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80011b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	dd03      	ble.n	80011c6 <currentControlTriggered+0x1ba>
    	current_ctrl.deltaV_q = current_ctrl.Vlimit;
 80011be:	4b20      	ldr	r3, [pc, #128]	@ (8001240 <currentControlTriggered+0x234>)
 80011c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001240 <currentControlTriggered+0x234>)
 80011c4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (current_ctrl.deltaV_q < -current_ctrl.Vlimit){
 80011c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <currentControlTriggered+0x234>)
 80011c8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80011cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001240 <currentControlTriggered+0x234>)
 80011ce:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80011d2:	eef1 7a67 	vneg.f32	s15, s15
 80011d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	d507      	bpl.n	80011f0 <currentControlTriggered+0x1e4>
    	current_ctrl.deltaV_q = -current_ctrl.Vlimit;
 80011e0:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <currentControlTriggered+0x234>)
 80011e2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80011e6:	eef1 7a67 	vneg.f32	s15, s15
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <currentControlTriggered+0x234>)
 80011ec:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    }

    // --- Final Output: Feedforward + PI Output ---
    current_ctrl.Vd_ff = grid.Vd;
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <currentControlTriggered+0x230>)
 80011f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011f4:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <currentControlTriggered+0x234>)
 80011f6:	6093      	str	r3, [r2, #8]
    current_ctrl.Vq_ff = pll.Vq_out_filtered;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <currentControlTriggered+0x238>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	4a10      	ldr	r2, [pc, #64]	@ (8001240 <currentControlTriggered+0x234>)
 80011fe:	60d3      	str	r3, [r2, #12]
    current_ctrl.Vd_out = current_ctrl.Vd_ff + current_ctrl.deltaV_d;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <currentControlTriggered+0x234>)
 8001202:	ed93 7a02 	vldr	s14, [r3, #8]
 8001206:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <currentControlTriggered+0x234>)
 8001208:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800120c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001210:	4b0b      	ldr	r3, [pc, #44]	@ (8001240 <currentControlTriggered+0x234>)
 8001212:	edc3 7a07 	vstr	s15, [r3, #28]
    current_ctrl.Vq_out = current_ctrl.Vq_ff + current_ctrl.deltaV_q;
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <currentControlTriggered+0x234>)
 8001218:	ed93 7a03 	vldr	s14, [r3, #12]
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <currentControlTriggered+0x234>)
 800121e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <currentControlTriggered+0x234>)
 8001228:	edc3 7a08 	vstr	s15, [r3, #32]


}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	200001a4 	.word	0x200001a4
 800123c:	2000006c 	.word	0x2000006c
 8001240:	200001d0 	.word	0x200001d0
 8001244:	20000004 	.word	0x20000004

08001248 <instantaneousDiagnostics>:
#include "variables.h"
#include <stdbool.h>

// Instantaneous Diagnostics
void instantaneousDiagnostics(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	if(INST_GRID_VOLTAGE_OUT_OF_LIMITS)
 800124c:	4b75      	ldr	r3, [pc, #468]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 800124e:	ed93 7a00 	vldr	s14, [r3]
 8001252:	4b75      	ldr	r3, [pc, #468]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 8001254:	edd3 7a03 	vldr	s15, [r3, #12]
 8001258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	dc36      	bgt.n	80012d0 <instantaneousDiagnostics+0x88>
 8001262:	4b70      	ldr	r3, [pc, #448]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 8001264:	ed93 7a00 	vldr	s14, [r3]
 8001268:	4b70      	ldr	r3, [pc, #448]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 800126a:	edd3 7a03 	vldr	s15, [r3, #12]
 800126e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001276:	d42b      	bmi.n	80012d0 <instantaneousDiagnostics+0x88>
 8001278:	4b6a      	ldr	r3, [pc, #424]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 800127a:	ed93 7a01 	vldr	s14, [r3, #4]
 800127e:	4b6a      	ldr	r3, [pc, #424]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 8001280:	edd3 7a04 	vldr	s15, [r3, #16]
 8001284:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128c:	dc20      	bgt.n	80012d0 <instantaneousDiagnostics+0x88>
 800128e:	4b65      	ldr	r3, [pc, #404]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 8001290:	ed93 7a01 	vldr	s14, [r3, #4]
 8001294:	4b65      	ldr	r3, [pc, #404]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 8001296:	edd3 7a04 	vldr	s15, [r3, #16]
 800129a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	d415      	bmi.n	80012d0 <instantaneousDiagnostics+0x88>
 80012a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80012a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80012aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 80012ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80012b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b8:	dc0a      	bgt.n	80012d0 <instantaneousDiagnostics+0x88>
 80012ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80012bc:	ed93 7a02 	vldr	s14, [r3, #8]
 80012c0:	4b5a      	ldr	r3, [pc, #360]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 80012c2:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	d50d      	bpl.n	80012ec <instantaneousDiagnostics+0xa4>
	{
		error_flags.inst_grid_voltage = 1;
 80012d0:	4b57      	ldr	r3, [pc, #348]	@ (8001430 <instantaneousDiagnostics+0x1e8>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
		inverterOff();
 80012d6:	f7ff fe91 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 80012da:	4b56      	ldr	r3, [pc, #344]	@ (8001434 <instantaneousDiagnostics+0x1ec>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
		state = state0;
 80012e0:	4b55      	ldr	r3, [pc, #340]	@ (8001438 <instantaneousDiagnostics+0x1f0>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80012e6:	4b55      	ldr	r3, [pc, #340]	@ (800143c <instantaneousDiagnostics+0x1f4>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	601a      	str	r2, [r3, #0]

	}
	if(INST_GRID_CURRENT_OUT_OF_LIMITS)
 80012ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80012ee:	ed93 7a03 	vldr	s14, [r3, #12]
 80012f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 80012f4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	dc36      	bgt.n	8001370 <instantaneousDiagnostics+0x128>
 8001302:	4b48      	ldr	r3, [pc, #288]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 8001304:	ed93 7a03 	vldr	s14, [r3, #12]
 8001308:	4b48      	ldr	r3, [pc, #288]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 800130a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800130e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001316:	d42b      	bmi.n	8001370 <instantaneousDiagnostics+0x128>
 8001318:	4b42      	ldr	r3, [pc, #264]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 800131a:	ed93 7a04 	vldr	s14, [r3, #16]
 800131e:	4b42      	ldr	r3, [pc, #264]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 8001320:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	dc20      	bgt.n	8001370 <instantaneousDiagnostics+0x128>
 800132e:	4b3d      	ldr	r3, [pc, #244]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 8001330:	ed93 7a04 	vldr	s14, [r3, #16]
 8001334:	4b3d      	ldr	r3, [pc, #244]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 8001336:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800133a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800133e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001342:	d415      	bmi.n	8001370 <instantaneousDiagnostics+0x128>
 8001344:	4b37      	ldr	r3, [pc, #220]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 8001346:	ed93 7a05 	vldr	s14, [r3, #20]
 800134a:	4b37      	ldr	r3, [pc, #220]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 800134c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001350:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	dc0a      	bgt.n	8001370 <instantaneousDiagnostics+0x128>
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 800135c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001360:	4b32      	ldr	r3, [pc, #200]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 8001362:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	d50d      	bpl.n	800138c <instantaneousDiagnostics+0x144>
	{
		error_flags.inst_grid_current = 1;
 8001370:	4b2f      	ldr	r3, [pc, #188]	@ (8001430 <instantaneousDiagnostics+0x1e8>)
 8001372:	2201      	movs	r2, #1
 8001374:	705a      	strb	r2, [r3, #1]
		inverterOff();
 8001376:	f7ff fe41 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 800137a:	4b2e      	ldr	r3, [pc, #184]	@ (8001434 <instantaneousDiagnostics+0x1ec>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001380:	4b2d      	ldr	r3, [pc, #180]	@ (8001438 <instantaneousDiagnostics+0x1f0>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001386:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <instantaneousDiagnostics+0x1f4>)
 8001388:	2201      	movs	r2, #1
 800138a:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_VOLT_OUT_OF_LIMITS)
 800138c:	4b25      	ldr	r3, [pc, #148]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 800138e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 8001394:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001398:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a0:	dc0a      	bgt.n	80013b8 <instantaneousDiagnostics+0x170>
 80013a2:	4b20      	ldr	r3, [pc, #128]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80013a4:	ed93 7a06 	vldr	s14, [r3, #24]
 80013a8:	4b20      	ldr	r3, [pc, #128]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 80013aa:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80013ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b6:	d50d      	bpl.n	80013d4 <instantaneousDiagnostics+0x18c>
	{
		error_flags.Vdc_inst = 1;
 80013b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001430 <instantaneousDiagnostics+0x1e8>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	711a      	strb	r2, [r3, #4]
		inverterOff();
 80013be:	f7ff fe1d 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <instantaneousDiagnostics+0x1ec>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	701a      	strb	r2, [r3, #0]
		state = state0;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <instantaneousDiagnostics+0x1f0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <instantaneousDiagnostics+0x1f4>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_CURRENT_OUT_OF_LIMITS)
 80013d4:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80013d6:	ed93 7a07 	vldr	s14, [r3, #28]
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <instantaneousDiagnostics+0x1e0>)
 80013dc:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80013e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e8:	dc0b      	bgt.n	8001402 <instantaneousDiagnostics+0x1ba>
 80013ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <instantaneousDiagnostics+0x1dc>)
 80013ec:	ed93 7a07 	vldr	s14, [r3, #28]
 80013f0:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <instantaneousDiagnostics+0x1e4>)
 80013f2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	d400      	bmi.n	8001402 <instantaneousDiagnostics+0x1ba>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 8001400:	e00d      	b.n	800141e <instantaneousDiagnostics+0x1d6>
        error_flags.Idc_inst = 1;
 8001402:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <instantaneousDiagnostics+0x1e8>)
 8001404:	2201      	movs	r2, #1
 8001406:	715a      	strb	r2, [r3, #5]
		inverterOff();
 8001408:	f7ff fdf8 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <instantaneousDiagnostics+0x1ec>)
 800140e:	2201      	movs	r2, #1
 8001410:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001412:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <instantaneousDiagnostics+0x1f0>)
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001418:	4b08      	ldr	r3, [pc, #32]	@ (800143c <instantaneousDiagnostics+0x1f4>)
 800141a:	2201      	movs	r2, #1
 800141c:	601a      	str	r2, [r3, #0]
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200003d8 	.word	0x200003d8
 8001428:	200000a4 	.word	0x200000a4
 800142c:	20000124 	.word	0x20000124
 8001430:	20000500 	.word	0x20000500
 8001434:	200003d4 	.word	0x200003d4
 8001438:	20000509 	.word	0x20000509
 800143c:	2000050c 	.word	0x2000050c

08001440 <rmsDiagnostics>:

// RMS Diagnostics
void rmsDiagnostics(void){
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	if(RMS_GRID_VOLT_OUT_OF_LIMITS)
 8001444:	4b51      	ldr	r3, [pc, #324]	@ (800158c <rmsDiagnostics+0x14c>)
 8001446:	ed93 7a00 	vldr	s14, [r3]
 800144a:	4b51      	ldr	r3, [pc, #324]	@ (8001590 <rmsDiagnostics+0x150>)
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001458:	dc36      	bgt.n	80014c8 <rmsDiagnostics+0x88>
 800145a:	4b4c      	ldr	r3, [pc, #304]	@ (800158c <rmsDiagnostics+0x14c>)
 800145c:	ed93 7a00 	vldr	s14, [r3]
 8001460:	4b4c      	ldr	r3, [pc, #304]	@ (8001594 <rmsDiagnostics+0x154>)
 8001462:	edd3 7a00 	vldr	s15, [r3]
 8001466:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146e:	d42b      	bmi.n	80014c8 <rmsDiagnostics+0x88>
 8001470:	4b46      	ldr	r3, [pc, #280]	@ (800158c <rmsDiagnostics+0x14c>)
 8001472:	ed93 7a01 	vldr	s14, [r3, #4]
 8001476:	4b46      	ldr	r3, [pc, #280]	@ (8001590 <rmsDiagnostics+0x150>)
 8001478:	edd3 7a01 	vldr	s15, [r3, #4]
 800147c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	dc20      	bgt.n	80014c8 <rmsDiagnostics+0x88>
 8001486:	4b41      	ldr	r3, [pc, #260]	@ (800158c <rmsDiagnostics+0x14c>)
 8001488:	ed93 7a01 	vldr	s14, [r3, #4]
 800148c:	4b41      	ldr	r3, [pc, #260]	@ (8001594 <rmsDiagnostics+0x154>)
 800148e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	d415      	bmi.n	80014c8 <rmsDiagnostics+0x88>
 800149c:	4b3b      	ldr	r3, [pc, #236]	@ (800158c <rmsDiagnostics+0x14c>)
 800149e:	ed93 7a02 	vldr	s14, [r3, #8]
 80014a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001590 <rmsDiagnostics+0x150>)
 80014a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80014a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b0:	dc0a      	bgt.n	80014c8 <rmsDiagnostics+0x88>
 80014b2:	4b36      	ldr	r3, [pc, #216]	@ (800158c <rmsDiagnostics+0x14c>)
 80014b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80014b8:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <rmsDiagnostics+0x154>)
 80014ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80014be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c6:	d50d      	bpl.n	80014e4 <rmsDiagnostics+0xa4>
	{
		error_flags.rms_grid_voltage = 1;
 80014c8:	4b33      	ldr	r3, [pc, #204]	@ (8001598 <rmsDiagnostics+0x158>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	709a      	strb	r2, [r3, #2]
		inverterOff();
 80014ce:	f7ff fd95 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 80014d2:	4b32      	ldr	r3, [pc, #200]	@ (800159c <rmsDiagnostics+0x15c>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
		state = state0;
 80014d8:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <rmsDiagnostics+0x160>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80014de:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <rmsDiagnostics+0x164>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_OUT_OF_LIMITS)
 80014e4:	4b29      	ldr	r3, [pc, #164]	@ (800158c <rmsDiagnostics+0x14c>)
 80014e6:	ed93 7a03 	vldr	s14, [r3, #12]
 80014ea:	4b29      	ldr	r3, [pc, #164]	@ (8001590 <rmsDiagnostics+0x150>)
 80014ec:	edd3 7a06 	vldr	s15, [r3, #24]
 80014f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f8:	dc37      	bgt.n	800156a <rmsDiagnostics+0x12a>
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <rmsDiagnostics+0x14c>)
 80014fc:	ed93 7a03 	vldr	s14, [r3, #12]
 8001500:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <rmsDiagnostics+0x154>)
 8001502:	edd3 7a06 	vldr	s15, [r3, #24]
 8001506:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800150a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150e:	d42c      	bmi.n	800156a <rmsDiagnostics+0x12a>
 8001510:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <rmsDiagnostics+0x14c>)
 8001512:	ed93 7a04 	vldr	s14, [r3, #16]
 8001516:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <rmsDiagnostics+0x150>)
 8001518:	edd3 7a07 	vldr	s15, [r3, #28]
 800151c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001524:	dc21      	bgt.n	800156a <rmsDiagnostics+0x12a>
 8001526:	4b19      	ldr	r3, [pc, #100]	@ (800158c <rmsDiagnostics+0x14c>)
 8001528:	ed93 7a04 	vldr	s14, [r3, #16]
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <rmsDiagnostics+0x154>)
 800152e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	d416      	bmi.n	800156a <rmsDiagnostics+0x12a>
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <rmsDiagnostics+0x14c>)
 800153e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001542:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <rmsDiagnostics+0x150>)
 8001544:	edd3 7a08 	vldr	s15, [r3, #32]
 8001548:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	dc0b      	bgt.n	800156a <rmsDiagnostics+0x12a>
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <rmsDiagnostics+0x14c>)
 8001554:	ed93 7a05 	vldr	s14, [r3, #20]
 8001558:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <rmsDiagnostics+0x154>)
 800155a:	edd3 7a08 	vldr	s15, [r3, #32]
 800155e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001566:	d400      	bmi.n	800156a <rmsDiagnostics+0x12a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 8001568:	e00d      	b.n	8001586 <rmsDiagnostics+0x146>
		error_flags.rms_grid_current = 1;
 800156a:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <rmsDiagnostics+0x158>)
 800156c:	2201      	movs	r2, #1
 800156e:	70da      	strb	r2, [r3, #3]
		inverterOff();
 8001570:	f7ff fd44 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <rmsDiagnostics+0x15c>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
		state = state0;
 800157a:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <rmsDiagnostics+0x160>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <rmsDiagnostics+0x164>)
 8001582:	2201      	movs	r2, #1
 8001584:	601a      	str	r2, [r3, #0]
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000498 	.word	0x20000498
 8001590:	200000a4 	.word	0x200000a4
 8001594:	20000124 	.word	0x20000124
 8001598:	20000500 	.word	0x20000500
 800159c:	200003d4 	.word	0x200003d4
 80015a0:	20000509 	.word	0x20000509
 80015a4:	2000050c 	.word	0x2000050c

080015a8 <averageDiagnostics>:

// Average Diagnostics
void averageDiagnostics(void){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	if(AVERAGE_DC_VOLT_OUT_OF_LIMITS)
 80015ac:	4b25      	ldr	r3, [pc, #148]	@ (8001644 <averageDiagnostics+0x9c>)
 80015ae:	ed93 7a00 	vldr	s14, [r3]
 80015b2:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <averageDiagnostics+0xa0>)
 80015b4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80015b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dc0a      	bgt.n	80015d8 <averageDiagnostics+0x30>
 80015c2:	4b20      	ldr	r3, [pc, #128]	@ (8001644 <averageDiagnostics+0x9c>)
 80015c4:	ed93 7a00 	vldr	s14, [r3]
 80015c8:	4b20      	ldr	r3, [pc, #128]	@ (800164c <averageDiagnostics+0xa4>)
 80015ca:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80015ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	d50d      	bpl.n	80015f4 <averageDiagnostics+0x4c>
	{
		error_flags.Vdc_avg = 1;
 80015d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001650 <averageDiagnostics+0xa8>)
 80015da:	2201      	movs	r2, #1
 80015dc:	719a      	strb	r2, [r3, #6]
		inverterOff();
 80015de:	f7ff fd0d 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <averageDiagnostics+0xac>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	701a      	strb	r2, [r3, #0]
		state = state0;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <averageDiagnostics+0xb0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80015ee:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <averageDiagnostics+0xb4>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	601a      	str	r2, [r3, #0]
	}
	if(AVERAGE_DC_CURRENT_OUT_OF_LIMITS)
 80015f4:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <averageDiagnostics+0x9c>)
 80015f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80015fa:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <averageDiagnostics+0xa0>)
 80015fc:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001600:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	dc0b      	bgt.n	8001622 <averageDiagnostics+0x7a>
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <averageDiagnostics+0x9c>)
 800160c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001610:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <averageDiagnostics+0xa4>)
 8001612:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001616:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800161a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161e:	d400      	bmi.n	8001622 <averageDiagnostics+0x7a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 8001620:	e00d      	b.n	800163e <averageDiagnostics+0x96>
		error_flags.Idc_avg = 1;
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <averageDiagnostics+0xa8>)
 8001624:	2201      	movs	r2, #1
 8001626:	71da      	strb	r2, [r3, #7]
		inverterOff();
 8001628:	f7ff fce8 	bl	8000ffc <inverterOff>
		relayOff_counter_enable = 1;
 800162c:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <averageDiagnostics+0xac>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <averageDiagnostics+0xb0>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <averageDiagnostics+0xb4>)
 800163a:	2201      	movs	r2, #1
 800163c:	601a      	str	r2, [r3, #0]
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200004f8 	.word	0x200004f8
 8001648:	200000a4 	.word	0x200000a4
 800164c:	20000124 	.word	0x20000124
 8001650:	20000500 	.word	0x20000500
 8001654:	200003d4 	.word	0x200003d4
 8001658:	20000509 	.word	0x20000509
 800165c:	2000050c 	.word	0x2000050c

08001660 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691a      	ldr	r2, [r3, #16]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	4013      	ands	r3, r2
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	bf0c      	ite	eq
 8001678:	2301      	moveq	r3, #1
 800167a:	2300      	movne	r3, #0
 800167c:	b2db      	uxtb	r3, r3
}
 800167e:	4618      	mov	r0, r3
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
	...

0800168c <digitalReadings>:
#include "variables.h"
#include "stm32f4xx.h"
#include "main.h"

void digitalReadings(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  digital_read.switch_in        = LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_11);
 8001690:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001694:	4824      	ldr	r0, [pc, #144]	@ (8001728 <digitalReadings+0x9c>)
 8001696:	f7ff ffe3 	bl	8001660 <LL_GPIO_IsInputPinSet>
 800169a:	4603      	mov	r3, r0
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b23      	ldr	r3, [pc, #140]	@ (800172c <digitalReadings+0xa0>)
 80016a0:	705a      	strb	r2, [r3, #1]
  if(digital_read.switch_in == 1){
 80016a2:	4b22      	ldr	r3, [pc, #136]	@ (800172c <digitalReadings+0xa0>)
 80016a4:	785b      	ldrb	r3, [r3, #1]

  }
  digital_read.inv_temp_fail    = LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_12);
 80016a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016aa:	481f      	ldr	r0, [pc, #124]	@ (8001728 <digitalReadings+0x9c>)
 80016ac:	f7ff ffd8 	bl	8001660 <LL_GPIO_IsInputPinSet>
 80016b0:	4603      	mov	r3, r0
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <digitalReadings+0xa0>)
 80016b6:	701a      	strb	r2, [r3, #0]
  digital_read.driver_supply_ok = LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_13);
 80016b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016bc:	481a      	ldr	r0, [pc, #104]	@ (8001728 <digitalReadings+0x9c>)
 80016be:	f7ff ffcf 	bl	8001660 <LL_GPIO_IsInputPinSet>
 80016c2:	4603      	mov	r3, r0
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b19      	ldr	r3, [pc, #100]	@ (800172c <digitalReadings+0xa0>)
 80016c8:	709a      	strb	r2, [r3, #2]
  digital_read.extra_digi_1     = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_8);
 80016ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016ce:	4818      	ldr	r0, [pc, #96]	@ (8001730 <digitalReadings+0xa4>)
 80016d0:	f7ff ffc6 	bl	8001660 <LL_GPIO_IsInputPinSet>
 80016d4:	4603      	mov	r3, r0
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <digitalReadings+0xa0>)
 80016da:	711a      	strb	r2, [r3, #4]
  digital_read.extra_digi_2     = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_9);
 80016dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016e0:	4813      	ldr	r0, [pc, #76]	@ (8001730 <digitalReadings+0xa4>)
 80016e2:	f7ff ffbd 	bl	8001660 <LL_GPIO_IsInputPinSet>
 80016e6:	4603      	mov	r3, r0
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	4b10      	ldr	r3, [pc, #64]	@ (800172c <digitalReadings+0xa0>)
 80016ec:	715a      	strb	r2, [r3, #5]
  digital_read.extra_digi_3     = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_10);
 80016ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016f2:	480f      	ldr	r0, [pc, #60]	@ (8001730 <digitalReadings+0xa4>)
 80016f4:	f7ff ffb4 	bl	8001660 <LL_GPIO_IsInputPinSet>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <digitalReadings+0xa0>)
 80016fe:	719a      	strb	r2, [r3, #6]
  digital_read.extra_digi_4     = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_11);
 8001700:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001704:	480a      	ldr	r0, [pc, #40]	@ (8001730 <digitalReadings+0xa4>)
 8001706:	f7ff ffab 	bl	8001660 <LL_GPIO_IsInputPinSet>
 800170a:	4603      	mov	r3, r0
 800170c:	b2da      	uxtb	r2, r3
 800170e:	4b07      	ldr	r3, [pc, #28]	@ (800172c <digitalReadings+0xa0>)
 8001710:	71da      	strb	r2, [r3, #7]
  digital_read.zc               = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_12);
 8001712:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001716:	4806      	ldr	r0, [pc, #24]	@ (8001730 <digitalReadings+0xa4>)
 8001718:	f7ff ffa2 	bl	8001660 <LL_GPIO_IsInputPinSet>
 800171c:	4603      	mov	r3, r0
 800171e:	b2da      	uxtb	r2, r3
 8001720:	4b02      	ldr	r3, [pc, #8]	@ (800172c <digitalReadings+0xa0>)
 8001722:	70da      	strb	r2, [r3, #3]
  // mains relay
  // fan on
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40020400 	.word	0x40020400
 800172c:	200003c0 	.word	0x200003c0
 8001730:	40020c00 	.word	0x40020c00

08001734 <dq_to_abc>:
#include "math.h"
#include "variables.h"

void dq_to_abc(void){
 8001734:	b580      	push	{r7, lr}
 8001736:	ed2d 8b02 	vpush	{d8}
 800173a:	af00      	add	r7, sp, #0

	 // Park inverse transform
	 grid.V_alpha = current_ctrl.Vd_out * cosf(pll.Theta) - current_ctrl.Vq_out * sinf(pll.Theta);
 800173c:	4b9c      	ldr	r3, [pc, #624]	@ (80019b0 <dq_to_abc+0x27c>)
 800173e:	ed93 8a07 	vldr	s16, [r3, #28]
 8001742:	4b9c      	ldr	r3, [pc, #624]	@ (80019b4 <dq_to_abc+0x280>)
 8001744:	edd3 7a01 	vldr	s15, [r3, #4]
 8001748:	eeb0 0a67 	vmov.f32	s0, s15
 800174c:	f004 fe68 	bl	8006420 <cosf>
 8001750:	eef0 7a40 	vmov.f32	s15, s0
 8001754:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001758:	4b95      	ldr	r3, [pc, #596]	@ (80019b0 <dq_to_abc+0x27c>)
 800175a:	edd3 8a08 	vldr	s17, [r3, #32]
 800175e:	4b95      	ldr	r3, [pc, #596]	@ (80019b4 <dq_to_abc+0x280>)
 8001760:	edd3 7a01 	vldr	s15, [r3, #4]
 8001764:	eeb0 0a67 	vmov.f32	s0, s15
 8001768:	f004 fe9e 	bl	80064a8 <sinf>
 800176c:	eef0 7a40 	vmov.f32	s15, s0
 8001770:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001774:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001778:	4b8f      	ldr	r3, [pc, #572]	@ (80019b8 <dq_to_abc+0x284>)
 800177a:	edc3 7a06 	vstr	s15, [r3, #24]
	 grid.V_beta  = current_ctrl.Vd_out * sinf(pll.Theta) + current_ctrl.Vq_out * cosf(pll.Theta);
 800177e:	4b8c      	ldr	r3, [pc, #560]	@ (80019b0 <dq_to_abc+0x27c>)
 8001780:	ed93 8a07 	vldr	s16, [r3, #28]
 8001784:	4b8b      	ldr	r3, [pc, #556]	@ (80019b4 <dq_to_abc+0x280>)
 8001786:	edd3 7a01 	vldr	s15, [r3, #4]
 800178a:	eeb0 0a67 	vmov.f32	s0, s15
 800178e:	f004 fe8b 	bl	80064a8 <sinf>
 8001792:	eef0 7a40 	vmov.f32	s15, s0
 8001796:	ee28 8a27 	vmul.f32	s16, s16, s15
 800179a:	4b85      	ldr	r3, [pc, #532]	@ (80019b0 <dq_to_abc+0x27c>)
 800179c:	edd3 8a08 	vldr	s17, [r3, #32]
 80017a0:	4b84      	ldr	r3, [pc, #528]	@ (80019b4 <dq_to_abc+0x280>)
 80017a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80017a6:	eeb0 0a67 	vmov.f32	s0, s15
 80017aa:	f004 fe39 	bl	8006420 <cosf>
 80017ae:	eef0 7a40 	vmov.f32	s15, s0
 80017b2:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80017b6:	ee78 7a27 	vadd.f32	s15, s16, s15
 80017ba:	4b7f      	ldr	r3, [pc, #508]	@ (80019b8 <dq_to_abc+0x284>)
 80017bc:	edc3 7a07 	vstr	s15, [r3, #28]

	 // Clarke inverse transform
	 abc_form.Va = grid.V_alpha;
 80017c0:	4b7d      	ldr	r3, [pc, #500]	@ (80019b8 <dq_to_abc+0x284>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	4a7d      	ldr	r2, [pc, #500]	@ (80019bc <dq_to_abc+0x288>)
 80017c6:	6013      	str	r3, [r2, #0]
	 abc_form.Vb = -0.5f * grid.V_alpha + 0.8660254f * grid.V_beta;   // 3/2  0.8660254
 80017c8:	4b7b      	ldr	r3, [pc, #492]	@ (80019b8 <dq_to_abc+0x284>)
 80017ca:	edd3 7a06 	vldr	s15, [r3, #24]
 80017ce:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80017d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017d6:	4b78      	ldr	r3, [pc, #480]	@ (80019b8 <dq_to_abc+0x284>)
 80017d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80017dc:	eddf 6a78 	vldr	s13, [pc, #480]	@ 80019c0 <dq_to_abc+0x28c>
 80017e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80017e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e8:	4b74      	ldr	r3, [pc, #464]	@ (80019bc <dq_to_abc+0x288>)
 80017ea:	edc3 7a01 	vstr	s15, [r3, #4]
	 abc_form.Vc = -0.5f * grid.V_alpha - 0.8660254f * grid.V_beta;
 80017ee:	4b72      	ldr	r3, [pc, #456]	@ (80019b8 <dq_to_abc+0x284>)
 80017f0:	edd3 7a06 	vldr	s15, [r3, #24]
 80017f4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80017f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017fc:	4b6e      	ldr	r3, [pc, #440]	@ (80019b8 <dq_to_abc+0x284>)
 80017fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8001802:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80019c0 <dq_to_abc+0x28c>
 8001806:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800180a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800180e:	4b6b      	ldr	r3, [pc, #428]	@ (80019bc <dq_to_abc+0x288>)
 8001810:	edc3 7a02 	vstr	s15, [r3, #8]

	 // Normalize with respect to Vdc/2  modulation index
	 abc_form.m_a = abc_form.Va / (voltage_ctrl.Vdc_actual / 2.0f);
 8001814:	4b69      	ldr	r3, [pc, #420]	@ (80019bc <dq_to_abc+0x288>)
 8001816:	edd3 6a00 	vldr	s13, [r3]
 800181a:	4b6a      	ldr	r3, [pc, #424]	@ (80019c4 <dq_to_abc+0x290>)
 800181c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001820:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001824:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182c:	4b63      	ldr	r3, [pc, #396]	@ (80019bc <dq_to_abc+0x288>)
 800182e:	edc3 7a03 	vstr	s15, [r3, #12]
	 abc_form.m_b = abc_form.Vb / (voltage_ctrl.Vdc_actual / 2.0f);
 8001832:	4b62      	ldr	r3, [pc, #392]	@ (80019bc <dq_to_abc+0x288>)
 8001834:	edd3 6a01 	vldr	s13, [r3, #4]
 8001838:	4b62      	ldr	r3, [pc, #392]	@ (80019c4 <dq_to_abc+0x290>)
 800183a:	edd3 7a01 	vldr	s15, [r3, #4]
 800183e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001842:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800184a:	4b5c      	ldr	r3, [pc, #368]	@ (80019bc <dq_to_abc+0x288>)
 800184c:	edc3 7a04 	vstr	s15, [r3, #16]
	 abc_form.m_c = abc_form.Vc / (voltage_ctrl.Vdc_actual / 2.0f);
 8001850:	4b5a      	ldr	r3, [pc, #360]	@ (80019bc <dq_to_abc+0x288>)
 8001852:	edd3 6a02 	vldr	s13, [r3, #8]
 8001856:	4b5b      	ldr	r3, [pc, #364]	@ (80019c4 <dq_to_abc+0x290>)
 8001858:	edd3 7a01 	vldr	s15, [r3, #4]
 800185c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001860:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001864:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001868:	4b54      	ldr	r3, [pc, #336]	@ (80019bc <dq_to_abc+0x288>)
 800186a:	edc3 7a05 	vstr	s15, [r3, #20]

	 if(abc_form.m_a > 1.0f){
 800186e:	4b53      	ldr	r3, [pc, #332]	@ (80019bc <dq_to_abc+0x288>)
 8001870:	edd3 7a03 	vldr	s15, [r3, #12]
 8001874:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800187c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001880:	dd04      	ble.n	800188c <dq_to_abc+0x158>
		abc_form.m_a = 1.0f;
 8001882:	4b4e      	ldr	r3, [pc, #312]	@ (80019bc <dq_to_abc+0x288>)
 8001884:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	e00c      	b.n	80018a6 <dq_to_abc+0x172>
	 }else if (abc_form.m_a < -1.0f){
 800188c:	4b4b      	ldr	r3, [pc, #300]	@ (80019bc <dq_to_abc+0x288>)
 800188e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001892:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001896:	eef4 7ac7 	vcmpe.f32	s15, s14
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	d502      	bpl.n	80018a6 <dq_to_abc+0x172>
	    abc_form.m_a = -1.0f;
 80018a0:	4b46      	ldr	r3, [pc, #280]	@ (80019bc <dq_to_abc+0x288>)
 80018a2:	4a49      	ldr	r2, [pc, #292]	@ (80019c8 <dq_to_abc+0x294>)
 80018a4:	60da      	str	r2, [r3, #12]
	 }

	 if(abc_form.m_b > 1.0f){
 80018a6:	4b45      	ldr	r3, [pc, #276]	@ (80019bc <dq_to_abc+0x288>)
 80018a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80018ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b8:	dd04      	ble.n	80018c4 <dq_to_abc+0x190>
		abc_form.m_b = 1.0f;
 80018ba:	4b40      	ldr	r3, [pc, #256]	@ (80019bc <dq_to_abc+0x288>)
 80018bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80018c0:	611a      	str	r2, [r3, #16]
 80018c2:	e00c      	b.n	80018de <dq_to_abc+0x1aa>
	 }else if(abc_form.m_b < -1.0f){
 80018c4:	4b3d      	ldr	r3, [pc, #244]	@ (80019bc <dq_to_abc+0x288>)
 80018c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80018ca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80018ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d502      	bpl.n	80018de <dq_to_abc+0x1aa>
		 abc_form.m_b = -1.0f;
 80018d8:	4b38      	ldr	r3, [pc, #224]	@ (80019bc <dq_to_abc+0x288>)
 80018da:	4a3b      	ldr	r2, [pc, #236]	@ (80019c8 <dq_to_abc+0x294>)
 80018dc:	611a      	str	r2, [r3, #16]
	 }

	  if (abc_form.m_c > 1.0f){
 80018de:	4b37      	ldr	r3, [pc, #220]	@ (80019bc <dq_to_abc+0x288>)
 80018e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80018e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	dd04      	ble.n	80018fc <dq_to_abc+0x1c8>
		  abc_form.m_c = 1.0f;
 80018f2:	4b32      	ldr	r3, [pc, #200]	@ (80019bc <dq_to_abc+0x288>)
 80018f4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80018f8:	615a      	str	r2, [r3, #20]
 80018fa:	e00c      	b.n	8001916 <dq_to_abc+0x1e2>
	  } else if (abc_form.m_c < -1.0f){
 80018fc:	4b2f      	ldr	r3, [pc, #188]	@ (80019bc <dq_to_abc+0x288>)
 80018fe:	edd3 7a05 	vldr	s15, [r3, #20]
 8001902:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	d502      	bpl.n	8001916 <dq_to_abc+0x1e2>
	    	abc_form.m_c = -1.0f;
 8001910:	4b2a      	ldr	r3, [pc, #168]	@ (80019bc <dq_to_abc+0x288>)
 8001912:	4a2d      	ldr	r2, [pc, #180]	@ (80019c8 <dq_to_abc+0x294>)
 8001914:	615a      	str	r2, [r3, #20]
//	  abc_form.m_out_a = 650.0f + 624.0f * abc_form.m_a;
//	  abc_form.m_out_b= 650.0f + 624.0f * abc_form.m_b;
//	  abc_form.m_out_c= 650.0f + 624.0f * abc_form.m_c;

	  // Normalize with +ve values
	  abc_form.m_out_a = 525.0f + 524.0f * abc_form.m_a; //1049
 8001916:	4b29      	ldr	r3, [pc, #164]	@ (80019bc <dq_to_abc+0x288>)
 8001918:	edd3 7a03 	vldr	s15, [r3, #12]
 800191c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80019cc <dq_to_abc+0x298>
 8001920:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001924:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80019d0 <dq_to_abc+0x29c>
 8001928:	ee77 7a87 	vadd.f32	s15, s15, s14
 800192c:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <dq_to_abc+0x288>)
 800192e:	edc3 7a06 	vstr	s15, [r3, #24]
	  abc_form.m_out_b = 525.0f + 524.0f * abc_form.m_b;
 8001932:	4b22      	ldr	r3, [pc, #136]	@ (80019bc <dq_to_abc+0x288>)
 8001934:	edd3 7a04 	vldr	s15, [r3, #16]
 8001938:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80019cc <dq_to_abc+0x298>
 800193c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001940:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80019d0 <dq_to_abc+0x29c>
 8001944:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001948:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <dq_to_abc+0x288>)
 800194a:	edc3 7a07 	vstr	s15, [r3, #28]
	  abc_form.m_out_c = 525.0f + 524.0f * abc_form.m_c;
 800194e:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <dq_to_abc+0x288>)
 8001950:	edd3 7a05 	vldr	s15, [r3, #20]
 8001954:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80019cc <dq_to_abc+0x298>
 8001958:	ee67 7a87 	vmul.f32	s15, s15, s14
 800195c:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80019d0 <dq_to_abc+0x29c>
 8001960:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001964:	4b15      	ldr	r3, [pc, #84]	@ (80019bc <dq_to_abc+0x288>)
 8001966:	edc3 7a08 	vstr	s15, [r3, #32]


	  // Update PWM outputs
	  TIM8->CCR1 = (uint16_t)abc_form.m_out_a;
 800196a:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <dq_to_abc+0x288>)
 800196c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001974:	ee17 3a90 	vmov	r3, s15
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <dq_to_abc+0x2a0>)
 800197c:	635a      	str	r2, [r3, #52]	@ 0x34
	  TIM8->CCR2 = (uint16_t)abc_form.m_out_b;
 800197e:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <dq_to_abc+0x288>)
 8001980:	edd3 7a07 	vldr	s15, [r3, #28]
 8001984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001988:	ee17 3a90 	vmov	r3, s15
 800198c:	b29a      	uxth	r2, r3
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <dq_to_abc+0x2a0>)
 8001990:	639a      	str	r2, [r3, #56]	@ 0x38
	  TIM8->CCR3 = (uint16_t)abc_form.m_out_c;
 8001992:	4b0a      	ldr	r3, [pc, #40]	@ (80019bc <dq_to_abc+0x288>)
 8001994:	edd3 7a08 	vldr	s15, [r3, #32]
 8001998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199c:	ee17 3a90 	vmov	r3, s15
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <dq_to_abc+0x2a0>)
 80019a4:	63da      	str	r2, [r3, #60]	@ 0x3c

//	  TIM1->CCR1 = (uint16_t)abc_form.m_out_a;
//	  TIM1->CCR2 = (uint16_t)abc_form.m_out_b;

}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	ecbd 8b02 	vpop	{d8}
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200001d0 	.word	0x200001d0
 80019b4:	20000004 	.word	0x20000004
 80019b8:	2000006c 	.word	0x2000006c
 80019bc:	20000510 	.word	0x20000510
 80019c0:	3f5db3d7 	.word	0x3f5db3d7
 80019c4:	200001a4 	.word	0x200001a4
 80019c8:	bf800000 	.word	0xbf800000
 80019cc:	44030000 	.word	0x44030000
 80019d0:	44034000 	.word	0x44034000
 80019d4:	40010400 	.word	0x40010400

080019d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <__NVIC_GetPriorityGrouping+0x18>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f003 0307 	and.w	r3, r3, #7
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db0b      	blt.n	8001a1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	f003 021f 	and.w	r2, r3, #31
 8001a0c:	4907      	ldr	r1, [pc, #28]	@ (8001a2c <__NVIC_EnableIRQ+0x38>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000e100 	.word	0xe000e100

08001a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	6039      	str	r1, [r7, #0]
 8001a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	db0a      	blt.n	8001a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	490c      	ldr	r1, [pc, #48]	@ (8001a7c <__NVIC_SetPriority+0x4c>)
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	0112      	lsls	r2, r2, #4
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	440b      	add	r3, r1
 8001a54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a58:	e00a      	b.n	8001a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4908      	ldr	r1, [pc, #32]	@ (8001a80 <__NVIC_SetPriority+0x50>)
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	f003 030f 	and.w	r3, r3, #15
 8001a66:	3b04      	subs	r3, #4
 8001a68:	0112      	lsls	r2, r2, #4
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	761a      	strb	r2, [r3, #24]
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000e100 	.word	0xe000e100
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b089      	sub	sp, #36	@ 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f1c3 0307 	rsb	r3, r3, #7
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	bf28      	it	cs
 8001aa2:	2304      	movcs	r3, #4
 8001aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	2b06      	cmp	r3, #6
 8001aac:	d902      	bls.n	8001ab4 <NVIC_EncodePriority+0x30>
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	3b03      	subs	r3, #3
 8001ab2:	e000      	b.n	8001ab6 <NVIC_EncodePriority+0x32>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	43da      	mvns	r2, r3
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001acc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad6:	43d9      	mvns	r1, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	4313      	orrs	r3, r2
         );
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3724      	adds	r7, #36	@ 0x24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b089      	sub	sp, #36	@ 0x24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	332c      	adds	r3, #44	@ 0x2c
 8001afa:	4619      	mov	r1, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b02:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001b06:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	fa92 f2a2 	rbit	r2, r2
 8001b0e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	2a00      	cmp	r2, #0
 8001b18:	d101      	bne.n	8001b1e <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	e003      	b.n	8001b26 <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	fab2 f282 	clz	r2, r2
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	40d3      	lsrs	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	f003 031f 	and.w	r3, r3, #31
 8001b38:	211f      	movs	r1, #31
 8001b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	401a      	ands	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f003 011f 	and.w	r1, r3, #31
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	f003 031f 	and.w	r3, r3, #31
 8001b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b52:	431a      	orrs	r2, r3
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b58:	bf00      	nop
 8001b5a:	3724      	adds	r7, #36	@ 0x24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b08f      	sub	sp, #60	@ 0x3c
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	330c      	adds	r3, #12
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ba6:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	fa92 f2a2 	rbit	r2, r2
 8001bae:	613a      	str	r2, [r7, #16]
  return result;
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	2a00      	cmp	r2, #0
 8001bb8:	d101      	bne.n	8001bbe <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 8001bba:	2220      	movs	r2, #32
 8001bbc:	e003      	b.n	8001bc6 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	fab2 f282 	clz	r2, r2
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	40d3      	lsrs	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	440b      	add	r3, r1
 8001bcc:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 8001bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001bd8:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8001bdc:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	6a39      	ldr	r1, [r7, #32]
 8001be0:	fa91 f1a1 	rbit	r1, r1
 8001be4:	61f9      	str	r1, [r7, #28]
  return result;
 8001be6:	69f9      	ldr	r1, [r7, #28]
 8001be8:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 8001bea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bec:	2900      	cmp	r1, #0
 8001bee:	d101      	bne.n	8001bf4 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8001bf0:	2120      	movs	r1, #32
 8001bf2:	e003      	b.n	8001bfc <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8001bf4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bf6:	fab1 f181 	clz	r1, r1
 8001bfa:	b2c9      	uxtb	r1, r1
 8001bfc:	40cb      	lsrs	r3, r1
 8001bfe:	2107      	movs	r1, #7
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	401a      	ands	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001c0e:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8001c12:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c16:	fa91 f1a1 	rbit	r1, r1
 8001c1a:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 8001c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c1e:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8001c20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c22:	2900      	cmp	r1, #0
 8001c24:	d101      	bne.n	8001c2a <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8001c26:	2120      	movs	r1, #32
 8001c28:	e003      	b.n	8001c32 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 8001c2a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c2c:	fab1 f181 	clz	r1, r1
 8001c30:	b2c9      	uxtb	r1, r1
 8001c32:	40cb      	lsrs	r3, r1
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c3e:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001c40:	bf00      	nop
 8001c42:	373c      	adds	r7, #60	@ 0x3c
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f043 0201 	orr.w	r2, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_REG_StartConversionExtTrig>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	609a      	str	r2, [r3, #8]
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ccc <LL_DMA_EnableStream+0x3c>)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4908      	ldr	r1, [pc, #32]	@ (8001ccc <LL_DMA_EnableStream+0x3c>)
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	440a      	add	r2, r1
 8001cb0:	7812      	ldrb	r2, [r2, #0]
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	440a      	add	r2, r1
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6013      	str	r3, [r2, #0]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	08006f28 	.word	0x08006f28

08001cd0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d14 <LL_DMA_SetDataTransferDirection+0x44>)
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001cf0:	4908      	ldr	r1, [pc, #32]	@ (8001d14 <LL_DMA_SetDataTransferDirection+0x44>)
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	440b      	add	r3, r1
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	440b      	add	r3, r1
 8001cfe:	4619      	mov	r1, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	600b      	str	r3, [r1, #0]
}
 8001d06:	bf00      	nop
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	08006f28 	.word	0x08006f28

08001d18 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <LL_DMA_SetMode+0x44>)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	4413      	add	r3, r2
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	4413      	add	r3, r2
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8001d38:	4908      	ldr	r1, [pc, #32]	@ (8001d5c <LL_DMA_SetMode+0x44>)
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	440b      	add	r3, r1
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	440b      	add	r3, r1
 8001d46:	4619      	mov	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	600b      	str	r3, [r1, #0]
}
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	08006f28 	.word	0x08006f28

08001d60 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001da4 <LL_DMA_SetPeriphIncMode+0x44>)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	4413      	add	r3, r2
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4413      	add	r3, r2
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001d80:	4908      	ldr	r1, [pc, #32]	@ (8001da4 <LL_DMA_SetPeriphIncMode+0x44>)
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	440b      	add	r3, r1
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	440b      	add	r3, r1
 8001d8e:	4619      	mov	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	600b      	str	r3, [r1, #0]
}
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	08006f28 	.word	0x08006f28

08001da8 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LL_DMA_SetMemoryIncMode+0x44>)
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	4413      	add	r3, r2
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001dc8:	4908      	ldr	r1, [pc, #32]	@ (8001dec <LL_DMA_SetMemoryIncMode+0x44>)
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	440b      	add	r3, r1
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	440b      	add	r3, r1
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
}
 8001dde:	bf00      	nop
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	08006f28 	.word	0x08006f28

08001df0 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8001dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e34 <LL_DMA_SetPeriphSize+0x44>)
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	4413      	add	r3, r2
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8001e10:	4908      	ldr	r1, [pc, #32]	@ (8001e34 <LL_DMA_SetPeriphSize+0x44>)
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	440b      	add	r3, r1
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	440b      	add	r3, r1
 8001e1e:	4619      	mov	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]
}
 8001e26:	bf00      	nop
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	08006f28 	.word	0x08006f28

08001e38 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8001e44:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <LL_DMA_SetMemorySize+0x44>)
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	4413      	add	r3, r2
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4413      	add	r3, r2
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8001e58:	4908      	ldr	r1, [pc, #32]	@ (8001e7c <LL_DMA_SetMemorySize+0x44>)
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	440b      	add	r3, r1
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	4619      	mov	r1, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	440b      	add	r3, r1
 8001e66:	4619      	mov	r1, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]
}
 8001e6e:	bf00      	nop
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	08006f28 	.word	0x08006f28

08001e80 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	4413      	add	r3, r2
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	461a      	mov	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	4413      	add	r3, r2
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001ea0:	4908      	ldr	r1, [pc, #32]	@ (8001ec4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	440b      	add	r3, r1
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	440b      	add	r3, r1
 8001eae:	4619      	mov	r1, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	08006f28 	.word	0x08006f28

08001ec8 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LL_DMA_SetDataLength+0x44>)
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	4413      	add	r3, r2
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	0c1b      	lsrs	r3, r3, #16
 8001ee6:	041b      	lsls	r3, r3, #16
 8001ee8:	4908      	ldr	r1, [pc, #32]	@ (8001f0c <LL_DMA_SetDataLength+0x44>)
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	440a      	add	r2, r1
 8001eee:	7812      	ldrb	r2, [r2, #0]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	440a      	add	r2, r1
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	604b      	str	r3, [r1, #4]
}
 8001efe:	bf00      	nop
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	08006f28 	.word	0x08006f28

08001f10 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f54 <LL_DMA_SetChannelSelection+0x44>)
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	4413      	add	r3, r2
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4413      	add	r3, r2
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001f30:	4908      	ldr	r1, [pc, #32]	@ (8001f54 <LL_DMA_SetChannelSelection+0x44>)
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	440b      	add	r3, r1
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	440b      	add	r3, r1
 8001f3e:	4619      	mov	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	600b      	str	r3, [r1, #0]
}
 8001f46:	bf00      	nop
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	08006f28 	.word	0x08006f28

08001f58 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8001f62:	4a0c      	ldr	r2, [pc, #48]	@ (8001f94 <LL_DMA_DisableFifoMode+0x3c>)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	4413      	add	r3, r2
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4413      	add	r3, r2
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	4908      	ldr	r1, [pc, #32]	@ (8001f94 <LL_DMA_DisableFifoMode+0x3c>)
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	440a      	add	r2, r1
 8001f78:	7812      	ldrb	r2, [r2, #0]
 8001f7a:	4611      	mov	r1, r2
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	440a      	add	r2, r1
 8001f80:	f023 0304 	bic.w	r3, r3, #4
 8001f84:	6153      	str	r3, [r2, #20]
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	08006f28 	.word	0x08006f28

08001f98 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8001fa4:	4a07      	ldr	r2, [pc, #28]	@ (8001fc4 <LL_DMA_SetMemoryAddress+0x2c>)
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	4413      	add	r3, r2
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	461a      	mov	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	60d3      	str	r3, [r2, #12]
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	08006f28 	.word	0x08006f28

08001fc8 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8001fd4:	4a07      	ldr	r2, [pc, #28]	@ (8001ff4 <LL_DMA_SetPeriphAddress+0x2c>)
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	4413      	add	r3, r2
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6093      	str	r3, [r2, #8]
}
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	08006f28 	.word	0x08006f28

08001ff8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001ffc:	4b05      	ldr	r3, [pc, #20]	@ (8002014 <LL_RCC_HSI_Enable+0x1c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <LL_RCC_HSI_Enable+0x1c>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6013      	str	r3, [r2, #0]
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800

08002018 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <LL_RCC_HSI_IsReady+0x20>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b02      	cmp	r3, #2
 8002026:	bf0c      	ite	eq
 8002028:	2301      	moveq	r3, #1
 800202a:	2300      	movne	r3, #0
 800202c:	b2db      	uxtb	r3, r3
}
 800202e:	4618      	mov	r0, r3
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40023800 	.word	0x40023800

0800203c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8002044:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4904      	ldr	r1, [pc, #16]	@ (8002064 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002052:	4313      	orrs	r3, r2
 8002054:	600b      	str	r3, [r1, #0]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	40023800 	.word	0x40023800

08002068 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <LL_RCC_SetSysClkSource+0x24>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f023 0203 	bic.w	r2, r3, #3
 8002078:	4904      	ldr	r1, [pc, #16]	@ (800208c <LL_RCC_SetSysClkSource+0x24>)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4313      	orrs	r3, r2
 800207e:	608b      	str	r3, [r1, #8]
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	40023800 	.word	0x40023800

08002090 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002094:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <LL_RCC_GetSysClkSource+0x18>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f003 030c 	and.w	r3, r3, #12
}
 800209c:	4618      	mov	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40023800 	.word	0x40023800

080020ac <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020bc:	4904      	ldr	r1, [pc, #16]	@ (80020d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	608b      	str	r3, [r1, #8]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	40023800 	.word	0x40023800

080020d4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80020e4:	4904      	ldr	r1, [pc, #16]	@ (80020f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40023800 	.word	0x40023800

080020fc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800210c:	4904      	ldr	r1, [pc, #16]	@ (8002120 <LL_RCC_SetAPB2Prescaler+0x24>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4313      	orrs	r3, r2
 8002112:	608b      	str	r3, [r1, #8]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40023800 	.word	0x40023800

08002124 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002128:	4b05      	ldr	r3, [pc, #20]	@ (8002140 <LL_RCC_PLL_Enable+0x1c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a04      	ldr	r2, [pc, #16]	@ (8002140 <LL_RCC_PLL_Enable+0x1c>)
 800212e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800

08002144 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002148:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <LL_RCC_PLL_IsReady+0x24>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002150:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002154:	bf0c      	ite	eq
 8002156:	2301      	moveq	r3, #1
 8002158:	2300      	movne	r3, #0
 800215a:	b2db      	uxtb	r3, r3
}
 800215c:	4618      	mov	r0, r3
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800

0800216c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
 8002178:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8002180:	4013      	ands	r3, r2
 8002182:	68f9      	ldr	r1, [r7, #12]
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	4311      	orrs	r1, r2
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	0192      	lsls	r2, r2, #6
 800218c:	430a      	orrs	r2, r1
 800218e:	4908      	ldr	r1, [pc, #32]	@ (80021b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8002194:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800219c:	4904      	ldr	r1, [pc, #16]	@ (80021b0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80021a4:	bf00      	nop
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr
 80021b0:	40023800 	.word	0x40023800
 80021b4:	ffbf8000 	.word	0xffbf8000

080021b8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021c0:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021c4:	4907      	ldr	r1, [pc, #28]	@ (80021e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021cc:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4013      	ands	r3, r2
 80021d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	bf00      	nop
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	40023800 	.word	0x40023800

080021e8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021f4:	4907      	ldr	r1, [pc, #28]	@ (8002214 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80021fc:	4b05      	ldr	r3, [pc, #20]	@ (8002214 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4013      	ands	r3, r2
 8002204:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002206:	68fb      	ldr	r3, [r7, #12]
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	40023800 	.word	0x40023800

08002218 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002220:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002222:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002224:	4907      	ldr	r1, [pc, #28]	@ (8002244 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4313      	orrs	r3, r2
 800222a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800222c:	4b05      	ldr	r3, [pc, #20]	@ (8002244 <LL_APB2_GRP1_EnableClock+0x2c>)
 800222e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4013      	ands	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	40023800 	.word	0x40023800

08002248 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <LL_FLASH_SetLatency+0x24>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f023 0207 	bic.w	r2, r3, #7
 8002258:	4904      	ldr	r1, [pc, #16]	@ (800226c <LL_FLASH_SetLatency+0x24>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	40023c00 	.word	0x40023c00

08002270 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002274:	4b04      	ldr	r3, [pc, #16]	@ (8002288 <LL_FLASH_GetLatency+0x18>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0307 	and.w	r3, r3, #7
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40023c00 	.word	0x40023c00

0800228c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800229c:	4904      	ldr	r1, [pc, #16]	@ (80022b0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	600b      	str	r3, [r1, #0]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40007000 	.word	0x40007000

080022b4 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80022b8:	4b07      	ldr	r3, [pc, #28]	@ (80022d8 <LL_PWR_IsActiveFlag_VOS+0x24>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022c4:	bf0c      	ite	eq
 80022c6:	2301      	moveq	r3, #1
 80022c8:	2300      	movne	r3, #0
 80022ca:	b2db      	uxtb	r3, r3
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	40007000 	.word	0x40007000

080022dc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f043 0201 	orr.w	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	601a      	str	r2, [r3, #0]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	601a      	str	r2, [r3, #0]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a1a      	ldr	r2, [r3, #32]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	431a      	orrs	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	621a      	str	r2, [r3, #32]
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
	...

08002340 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d01c      	beq.n	800238a <LL_TIM_OC_DisableFast+0x4a>
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	2b04      	cmp	r3, #4
 8002354:	d017      	beq.n	8002386 <LL_TIM_OC_DisableFast+0x46>
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2b10      	cmp	r3, #16
 800235a:	d012      	beq.n	8002382 <LL_TIM_OC_DisableFast+0x42>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b40      	cmp	r3, #64	@ 0x40
 8002360:	d00d      	beq.n	800237e <LL_TIM_OC_DisableFast+0x3e>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002368:	d007      	beq.n	800237a <LL_TIM_OC_DisableFast+0x3a>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002370:	d101      	bne.n	8002376 <LL_TIM_OC_DisableFast+0x36>
 8002372:	2305      	movs	r3, #5
 8002374:	e00a      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 8002376:	2306      	movs	r3, #6
 8002378:	e008      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 800237a:	2304      	movs	r3, #4
 800237c:	e006      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 800237e:	2303      	movs	r3, #3
 8002380:	e004      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 8002382:	2302      	movs	r3, #2
 8002384:	e002      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <LL_TIM_OC_DisableFast+0x4c>
 800238a:	2300      	movs	r3, #0
 800238c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3318      	adds	r3, #24
 8002392:	4619      	mov	r1, r3
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	4a0b      	ldr	r2, [pc, #44]	@ (80023c4 <LL_TIM_OC_DisableFast+0x84>)
 8002398:	5cd3      	ldrb	r3, [r2, r3]
 800239a:	440b      	add	r3, r1
 800239c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	4908      	ldr	r1, [pc, #32]	@ (80023c8 <LL_TIM_OC_DisableFast+0x88>)
 80023a6:	5ccb      	ldrb	r3, [r1, r3]
 80023a8:	4619      	mov	r1, r3
 80023aa:	2304      	movs	r3, #4
 80023ac:	408b      	lsls	r3, r1
 80023ae:	43db      	mvns	r3, r3
 80023b0:	401a      	ands	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	601a      	str	r2, [r3, #0]

}
 80023b6:	bf00      	nop
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	08006f30 	.word	0x08006f30
 80023c8:	08006f38 	.word	0x08006f38

080023cc <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d01c      	beq.n	8002416 <LL_TIM_OC_EnablePreload+0x4a>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d017      	beq.n	8002412 <LL_TIM_OC_EnablePreload+0x46>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b10      	cmp	r3, #16
 80023e6:	d012      	beq.n	800240e <LL_TIM_OC_EnablePreload+0x42>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b40      	cmp	r3, #64	@ 0x40
 80023ec:	d00d      	beq.n	800240a <LL_TIM_OC_EnablePreload+0x3e>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023f4:	d007      	beq.n	8002406 <LL_TIM_OC_EnablePreload+0x3a>
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023fc:	d101      	bne.n	8002402 <LL_TIM_OC_EnablePreload+0x36>
 80023fe:	2305      	movs	r3, #5
 8002400:	e00a      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 8002402:	2306      	movs	r3, #6
 8002404:	e008      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 8002406:	2304      	movs	r3, #4
 8002408:	e006      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 800240a:	2303      	movs	r3, #3
 800240c:	e004      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 800240e:	2302      	movs	r3, #2
 8002410:	e002      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <LL_TIM_OC_EnablePreload+0x4c>
 8002416:	2300      	movs	r3, #0
 8002418:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3318      	adds	r3, #24
 800241e:	4619      	mov	r1, r3
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <LL_TIM_OC_EnablePreload+0x80>)
 8002424:	5cd3      	ldrb	r3, [r2, r3]
 8002426:	440b      	add	r3, r1
 8002428:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	4907      	ldr	r1, [pc, #28]	@ (8002450 <LL_TIM_OC_EnablePreload+0x84>)
 8002432:	5ccb      	ldrb	r3, [r1, r3]
 8002434:	4619      	mov	r1, r3
 8002436:	2308      	movs	r3, #8
 8002438:	408b      	lsls	r3, r1
 800243a:	431a      	orrs	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	601a      	str	r2, [r3, #0]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	08006f30 	.word	0x08006f30
 8002450:	08006f38 	.word	0x08006f38

08002454 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002466:	f023 0307 	bic.w	r3, r3, #7
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	609a      	str	r2, [r3, #8]
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	605a      	str	r2, [r3, #4]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_TIM_SetSlaveMode>:
  *         @arg @ref LL_TIM_SLAVEMODE_GATED
  *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f023 0207 	bic.w	r2, r3, #7
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	609a      	str	r2, [r3, #8]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <LL_TIM_SetTriggerInput>:
  *         @arg @ref LL_TIM_TS_TI2FP2
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
 80024d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	609a      	str	r2, [r3, #8]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <LL_TIM_EnableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	609a      	str	r2, [r3, #8]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	609a      	str	r2, [r3, #8]
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253c:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f043 0201 	orr.w	r2, r3, #1
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	60da      	str	r2, [r3, #12]
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <LL_TIM_DisableIT_TRIG>:
  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	60da      	str	r2, [r3, #12]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_TIM_DisableDMAReq_TRIG>:
  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	60da      	str	r2, [r3, #12]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	60da      	str	r2, [r3, #12]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	615a      	str	r2, [r3, #20]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	041a      	lsls	r2, r3, #16
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	619a      	str	r2, [r3, #24]
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800261e:	f001 fec1 	bl	80043a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002622:	f000 f819 	bl	8002658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002626:	f000 fce1 	bl	8002fec <MX_GPIO_Init>
  MX_DMA_Init();
 800262a:	f000 fcc7 	bl	8002fbc <MX_DMA_Init>
  MX_TIM3_Init();
 800262e:	f000 fad9 	bl	8002be4 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002632:	f000 fb25 	bl	8002c80 <MX_TIM8_Init>
  MX_ADC1_Init();
 8002636:	f000 f861 	bl	80026fc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800263a:	f000 fc6f 	bl	8002f1c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800263e:	f000 f9ff 	bl	8002a40 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8002642:	f000 fc41 	bl	8002ec8 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  convert_txn_array_to_base64();
 8002646:	f001 fd21 	bl	800408c <convert_txn_array_to_base64>
	  rms_calculation_to_be_placed_in_while_loop();
 800264a:	f000 fffb 	bl	8003644 <rms_calculation_to_be_placed_in_while_loop>
	  avg_calculation_to_be_placed_in_while_loop();
 800264e:	f7fe fc65 	bl	8000f1c <avg_calculation_to_be_placed_in_while_loop>
	  convert_txn_array_to_base64();
 8002652:	bf00      	nop
 8002654:	e7f7      	b.n	8002646 <main+0x2c>
	...

08002658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 800265c:	2005      	movs	r0, #5
 800265e:	f7ff fdf3 	bl	8002248 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8002662:	bf00      	nop
 8002664:	f7ff fe04 	bl	8002270 <LL_FLASH_GetLatency>
 8002668:	4603      	mov	r3, r0
 800266a:	2b05      	cmp	r3, #5
 800266c:	d1fa      	bne.n	8002664 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800266e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002672:	f7ff fe0b 	bl	800228c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8002676:	2010      	movs	r0, #16
 8002678:	f7ff fce0 	bl	800203c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 800267c:	f7ff fcbc 	bl	8001ff8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8002680:	bf00      	nop
 8002682:	f7ff fcc9 	bl	8002018 <LL_RCC_HSI_IsReady>
 8002686:	4603      	mov	r3, r0
 8002688:	2b01      	cmp	r3, #1
 800268a:	d1fa      	bne.n	8002682 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 168, LL_RCC_PLLP_DIV_2);
 800268c:	2300      	movs	r3, #0
 800268e:	22a8      	movs	r2, #168	@ 0xa8
 8002690:	2108      	movs	r1, #8
 8002692:	2000      	movs	r0, #0
 8002694:	f7ff fd6a 	bl	800216c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8002698:	f7ff fd44 	bl	8002124 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800269c:	bf00      	nop
 800269e:	f7ff fd51 	bl	8002144 <LL_RCC_PLL_IsReady>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d1fa      	bne.n	800269e <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80026a8:	bf00      	nop
 80026aa:	f7ff fe03 	bl	80022b4 <LL_PWR_IsActiveFlag_VOS>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0fa      	beq.n	80026aa <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80026b4:	2000      	movs	r0, #0
 80026b6:	f7ff fcf9 	bl	80020ac <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80026ba:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80026be:	f7ff fd09 	bl	80020d4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80026c2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80026c6:	f7ff fd19 	bl	80020fc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80026ca:	2002      	movs	r0, #2
 80026cc:	f7ff fccc 	bl	8002068 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80026d0:	bf00      	nop
 80026d2:	f7ff fcdd 	bl	8002090 <LL_RCC_GetSysClkSource>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b08      	cmp	r3, #8
 80026da:	d1fa      	bne.n	80026d2 <SystemClock_Config+0x7a>
  {

  }
  LL_SetSystemCoreClock(168000000);
 80026dc:	4806      	ldr	r0, [pc, #24]	@ (80026f8 <SystemClock_Config+0xa0>)
 80026de:	f003 fe3f 	bl	8006360 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80026e2:	2000      	movs	r0, #0
 80026e4:	f001 fe80 	bl	80043e8 <HAL_InitTick>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80026ee:	f000 fccd 	bl	800308c <Error_Handler>
  }
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	0a037a00 	.word	0x0a037a00

080026fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b092      	sub	sp, #72	@ 0x48
 8002700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8002702:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]
 800270c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800270e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
 800271c:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800271e:	f107 0318 	add.w	r3, r7, #24
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	463b      	mov	r3, r7
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	611a      	str	r2, [r3, #16]
 800273a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 800273c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002740:	f7ff fd6a 	bl	8002218 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002744:	2004      	movs	r0, #4
 8002746:	f7ff fd37 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800274a:	2001      	movs	r0, #1
 800274c:	f7ff fd34 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002750:	2002      	movs	r0, #2
 8002752:	f7ff fd31 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  PC4   ------> ADC1_IN14
  PC5   ------> ADC1_IN15
  PB0   ------> ADC1_IN8
  PB1   ------> ADC1_IN9
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8002756:	233f      	movs	r3, #63	@ 0x3f
 8002758:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800275a:	2303      	movs	r3, #3
 800275c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002762:	463b      	mov	r3, r7
 8002764:	4619      	mov	r1, r3
 8002766:	48a1      	ldr	r0, [pc, #644]	@ (80029ec <MX_ADC1_Init+0x2f0>)
 8002768:	f002 fe23 	bl	80053b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 800276c:	237f      	movs	r3, #127	@ 0x7f
 800276e:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002770:	2303      	movs	r3, #3
 8002772:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002774:	2300      	movs	r3, #0
 8002776:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002778:	463b      	mov	r3, r7
 800277a:	4619      	mov	r1, r3
 800277c:	489c      	ldr	r0, [pc, #624]	@ (80029f0 <MX_ADC1_Init+0x2f4>)
 800277e:	f002 fe18 	bl	80053b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8002782:	2303      	movs	r3, #3
 8002784:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002786:	2303      	movs	r3, #3
 8002788:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800278e:	463b      	mov	r3, r7
 8002790:	4619      	mov	r1, r3
 8002792:	4898      	ldr	r0, [pc, #608]	@ (80029f4 <MX_ADC1_Init+0x2f8>)
 8002794:	f002 fe0d 	bl	80053b2 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_0, LL_DMA_CHANNEL_0);
 8002798:	2200      	movs	r2, #0
 800279a:	2100      	movs	r1, #0
 800279c:	4896      	ldr	r0, [pc, #600]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 800279e:	f7ff fbb7 	bl	8001f10 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2100      	movs	r1, #0
 80027a6:	4894      	ldr	r0, [pc, #592]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027a8:	f7ff fa92 	bl	8001cd0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_0, LL_DMA_PRIORITY_HIGH);
 80027ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80027b0:	2100      	movs	r1, #0
 80027b2:	4891      	ldr	r0, [pc, #580]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027b4:	f7ff fb64 	bl	8001e80 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 80027b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027bc:	2100      	movs	r1, #0
 80027be:	488e      	ldr	r0, [pc, #568]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027c0:	f7ff faaa 	bl	8001d18 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	488b      	ldr	r0, [pc, #556]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027ca:	f7ff fac9 	bl	8001d60 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 80027ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027d2:	2100      	movs	r1, #0
 80027d4:	4888      	ldr	r0, [pc, #544]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027d6:	f7ff fae7 	bl	8001da8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_HALFWORD);
 80027da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027de:	2100      	movs	r1, #0
 80027e0:	4885      	ldr	r0, [pc, #532]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027e2:	f7ff fb05 	bl	8001df0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_HALFWORD);
 80027e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027ea:	2100      	movs	r1, #0
 80027ec:	4882      	ldr	r0, [pc, #520]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027ee:	f7ff fb23 	bl	8001e38 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_0);
 80027f2:	2100      	movs	r1, #0
 80027f4:	4880      	ldr	r0, [pc, #512]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80027f6:	f7ff fbaf 	bl	8001f58 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80027fa:	2300      	movs	r3, #0
 80027fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80027fe:	2300      	movs	r3, #0
 8002800:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8002802:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002806:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8002808:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800280c:	4619      	mov	r1, r3
 800280e:	487b      	ldr	r0, [pc, #492]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002810:	f002 fc16 	bl	8005040 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_EXT_TIM8_TRGO;
 8002814:	f04f 53f0 	mov.w	r3, #503316480	@ 0x1e000000
 8002818:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS;
 800281a:	f44f 0360 	mov.w	r3, #14680064	@ 0xe00000
 800281e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8002820:	2300      	movs	r3, #0
 8002822:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8002824:	2300      	movs	r3, #0
 8002826:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8002828:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800282c:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800282e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002832:	4619      	mov	r1, r3
 8002834:	4871      	ldr	r0, [pc, #452]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002836:	f002 fc2f 	bl	8005098 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 800283a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800283e:	486f      	ldr	r0, [pc, #444]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002840:	f7ff f990 	bl	8001b64 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8002844:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002848:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800284e:	f107 0318 	add.w	r3, r7, #24
 8002852:	4619      	mov	r1, r3
 8002854:	486a      	ldr	r0, [pc, #424]	@ (8002a00 <MX_ADC1_Init+0x304>)
 8002856:	f002 fbab 	bl	8004fb0 <LL_ADC_CommonInit>
  LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 800285a:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800285e:	4867      	ldr	r0, [pc, #412]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002860:	f7ff fa04 	bl	8001c6c <LL_ADC_REG_StartConversionExtTrig>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8002864:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002868:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800286c:	4863      	ldr	r0, [pc, #396]	@ (80029fc <MX_ADC1_Init+0x300>)
 800286e:	f7ff f93c 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002872:	2200      	movs	r2, #0
 8002874:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002878:	4860      	ldr	r0, [pc, #384]	@ (80029fc <MX_ADC1_Init+0x300>)
 800287a:	f7ff f986 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 800287e:	4a61      	ldr	r2, [pc, #388]	@ (8002a04 <MX_ADC1_Init+0x308>)
 8002880:	f240 2105 	movw	r1, #517	@ 0x205
 8002884:	485d      	ldr	r0, [pc, #372]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002886:	f7ff f930 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_3CYCLES);
 800288a:	2200      	movs	r2, #0
 800288c:	495d      	ldr	r1, [pc, #372]	@ (8002a04 <MX_ADC1_Init+0x308>)
 800288e:	485b      	ldr	r0, [pc, #364]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002890:	f7ff f97b 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_2);
 8002894:	4a5c      	ldr	r2, [pc, #368]	@ (8002a08 <MX_ADC1_Init+0x30c>)
 8002896:	f240 210a 	movw	r1, #522	@ 0x20a
 800289a:	4858      	ldr	r0, [pc, #352]	@ (80029fc <MX_ADC1_Init+0x300>)
 800289c:	f7ff f925 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_3CYCLES);
 80028a0:	2200      	movs	r2, #0
 80028a2:	4959      	ldr	r1, [pc, #356]	@ (8002a08 <MX_ADC1_Init+0x30c>)
 80028a4:	4855      	ldr	r0, [pc, #340]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028a6:	f7ff f970 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 80028aa:	4a58      	ldr	r2, [pc, #352]	@ (8002a0c <MX_ADC1_Init+0x310>)
 80028ac:	f240 210f 	movw	r1, #527	@ 0x20f
 80028b0:	4852      	ldr	r0, [pc, #328]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028b2:	f7ff f91a 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_3CYCLES);
 80028b6:	2200      	movs	r2, #0
 80028b8:	4954      	ldr	r1, [pc, #336]	@ (8002a0c <MX_ADC1_Init+0x310>)
 80028ba:	4850      	ldr	r0, [pc, #320]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028bc:	f7ff f965 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_4);
 80028c0:	4a53      	ldr	r2, [pc, #332]	@ (8002a10 <MX_ADC1_Init+0x314>)
 80028c2:	f44f 7105 	mov.w	r1, #532	@ 0x214
 80028c6:	484d      	ldr	r0, [pc, #308]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028c8:	f7ff f90f 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_3CYCLES);
 80028cc:	2200      	movs	r2, #0
 80028ce:	4950      	ldr	r1, [pc, #320]	@ (8002a10 <MX_ADC1_Init+0x314>)
 80028d0:	484a      	ldr	r0, [pc, #296]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028d2:	f7ff f95a 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_5);
 80028d6:	4a4f      	ldr	r2, [pc, #316]	@ (8002a14 <MX_ADC1_Init+0x318>)
 80028d8:	f240 2119 	movw	r1, #537	@ 0x219
 80028dc:	4847      	ldr	r0, [pc, #284]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028de:	f7ff f904 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_3CYCLES);
 80028e2:	2200      	movs	r2, #0
 80028e4:	494b      	ldr	r1, [pc, #300]	@ (8002a14 <MX_ADC1_Init+0x318>)
 80028e6:	4845      	ldr	r0, [pc, #276]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028e8:	f7ff f94f 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_6);
 80028ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002a18 <MX_ADC1_Init+0x31c>)
 80028ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028f2:	4842      	ldr	r0, [pc, #264]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028f4:	f7ff f8f9 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_3CYCLES);
 80028f8:	2200      	movs	r2, #0
 80028fa:	4947      	ldr	r1, [pc, #284]	@ (8002a18 <MX_ADC1_Init+0x31c>)
 80028fc:	483f      	ldr	r0, [pc, #252]	@ (80029fc <MX_ADC1_Init+0x300>)
 80028fe:	f7ff f944 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_8);
 8002902:	4a46      	ldr	r2, [pc, #280]	@ (8002a1c <MX_ADC1_Init+0x320>)
 8002904:	f240 1105 	movw	r1, #261	@ 0x105
 8002908:	483c      	ldr	r0, [pc, #240]	@ (80029fc <MX_ADC1_Init+0x300>)
 800290a:	f7ff f8ee 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_3CYCLES);
 800290e:	2200      	movs	r2, #0
 8002910:	4942      	ldr	r1, [pc, #264]	@ (8002a1c <MX_ADC1_Init+0x320>)
 8002912:	483a      	ldr	r0, [pc, #232]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002914:	f7ff f939 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_9, LL_ADC_CHANNEL_9);
 8002918:	4a41      	ldr	r2, [pc, #260]	@ (8002a20 <MX_ADC1_Init+0x324>)
 800291a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800291e:	4837      	ldr	r0, [pc, #220]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002920:	f7ff f8e3 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002924:	2200      	movs	r2, #0
 8002926:	493e      	ldr	r1, [pc, #248]	@ (8002a20 <MX_ADC1_Init+0x324>)
 8002928:	4834      	ldr	r0, [pc, #208]	@ (80029fc <MX_ADC1_Init+0x300>)
 800292a:	f7ff f92e 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_10, LL_ADC_CHANNEL_10);
 800292e:	220a      	movs	r2, #10
 8002930:	f240 110f 	movw	r1, #271	@ 0x10f
 8002934:	4831      	ldr	r0, [pc, #196]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002936:	f7ff f8d8 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 800293a:	2200      	movs	r2, #0
 800293c:	210a      	movs	r1, #10
 800293e:	482f      	ldr	r0, [pc, #188]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002940:	f7ff f923 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_11, LL_ADC_CHANNEL_11);
 8002944:	4a37      	ldr	r2, [pc, #220]	@ (8002a24 <MX_ADC1_Init+0x328>)
 8002946:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800294a:	482c      	ldr	r0, [pc, #176]	@ (80029fc <MX_ADC1_Init+0x300>)
 800294c:	f7ff f8cd 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002950:	2200      	movs	r2, #0
 8002952:	4934      	ldr	r1, [pc, #208]	@ (8002a24 <MX_ADC1_Init+0x328>)
 8002954:	4829      	ldr	r0, [pc, #164]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002956:	f7ff f918 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_12, LL_ADC_CHANNEL_12);
 800295a:	4a33      	ldr	r2, [pc, #204]	@ (8002a28 <MX_ADC1_Init+0x32c>)
 800295c:	f240 1119 	movw	r1, #281	@ 0x119
 8002960:	4826      	ldr	r0, [pc, #152]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002962:	f7ff f8c2 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002966:	2200      	movs	r2, #0
 8002968:	492f      	ldr	r1, [pc, #188]	@ (8002a28 <MX_ADC1_Init+0x32c>)
 800296a:	4824      	ldr	r0, [pc, #144]	@ (80029fc <MX_ADC1_Init+0x300>)
 800296c:	f7ff f90d 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_13, LL_ADC_CHANNEL_13);
 8002970:	4a2e      	ldr	r2, [pc, #184]	@ (8002a2c <MX_ADC1_Init+0x330>)
 8002972:	2100      	movs	r1, #0
 8002974:	4821      	ldr	r0, [pc, #132]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002976:	f7ff f8b8 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_3CYCLES);
 800297a:	2200      	movs	r2, #0
 800297c:	492b      	ldr	r1, [pc, #172]	@ (8002a2c <MX_ADC1_Init+0x330>)
 800297e:	481f      	ldr	r0, [pc, #124]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002980:	f7ff f903 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_14, LL_ADC_CHANNEL_14);
 8002984:	4a2a      	ldr	r2, [pc, #168]	@ (8002a30 <MX_ADC1_Init+0x334>)
 8002986:	2105      	movs	r1, #5
 8002988:	481c      	ldr	r0, [pc, #112]	@ (80029fc <MX_ADC1_Init+0x300>)
 800298a:	f7ff f8ae 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_14, LL_ADC_SAMPLINGTIME_3CYCLES);
 800298e:	2200      	movs	r2, #0
 8002990:	4927      	ldr	r1, [pc, #156]	@ (8002a30 <MX_ADC1_Init+0x334>)
 8002992:	481a      	ldr	r0, [pc, #104]	@ (80029fc <MX_ADC1_Init+0x300>)
 8002994:	f7ff f8f9 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_15, LL_ADC_CHANNEL_15);
 8002998:	4a26      	ldr	r2, [pc, #152]	@ (8002a34 <MX_ADC1_Init+0x338>)
 800299a:	210a      	movs	r1, #10
 800299c:	4817      	ldr	r0, [pc, #92]	@ (80029fc <MX_ADC1_Init+0x300>)
 800299e:	f7ff f8a4 	bl	8001aea <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_3CYCLES);
 80029a2:	2200      	movs	r2, #0
 80029a4:	4923      	ldr	r1, [pc, #140]	@ (8002a34 <MX_ADC1_Init+0x338>)
 80029a6:	4815      	ldr	r0, [pc, #84]	@ (80029fc <MX_ADC1_Init+0x300>)
 80029a8:	f7ff f8ef 	bl	8001b8a <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */


  LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_0, (uint32_t)adc_buffer);
 80029ac:	4b22      	ldr	r3, [pc, #136]	@ (8002a38 <MX_ADC1_Init+0x33c>)
 80029ae:	461a      	mov	r2, r3
 80029b0:	2100      	movs	r1, #0
 80029b2:	4811      	ldr	r0, [pc, #68]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80029b4:	f7ff faf0 	bl	8001f98 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_0, (uint32_t)&ADC1->DR);
 80029b8:	4a20      	ldr	r2, [pc, #128]	@ (8002a3c <MX_ADC1_Init+0x340>)
 80029ba:	2100      	movs	r1, #0
 80029bc:	480e      	ldr	r0, [pc, #56]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80029be:	f7ff fb03 	bl	8001fc8 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_0, ADC_LENGHT);
 80029c2:	220f      	movs	r2, #15
 80029c4:	2100      	movs	r1, #0
 80029c6:	480c      	ldr	r0, [pc, #48]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80029c8:	f7ff fa7e 	bl	8001ec8 <LL_DMA_SetDataLength>
  LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_0);
 80029cc:	2100      	movs	r1, #0
 80029ce:	480a      	ldr	r0, [pc, #40]	@ (80029f8 <MX_ADC1_Init+0x2fc>)
 80029d0:	f7ff f95e 	bl	8001c90 <LL_DMA_EnableStream>

  LL_ADC_Enable(ADC1);
 80029d4:	4809      	ldr	r0, [pc, #36]	@ (80029fc <MX_ADC1_Init+0x300>)
 80029d6:	f7ff f939 	bl	8001c4c <LL_ADC_Enable>
  LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 80029da:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80029de:	4807      	ldr	r0, [pc, #28]	@ (80029fc <MX_ADC1_Init+0x300>)
 80029e0:	f7ff f944 	bl	8001c6c <LL_ADC_REG_StartConversionExtTrig>

  /* USER CODE END ADC1_Init 2 */

}
 80029e4:	bf00      	nop
 80029e6:	3748      	adds	r7, #72	@ 0x48
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40020800 	.word	0x40020800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	40020400 	.word	0x40020400
 80029f8:	40026400 	.word	0x40026400
 80029fc:	40012000 	.word	0x40012000
 8002a00:	40012300 	.word	0x40012300
 8002a04:	02300001 	.word	0x02300001
 8002a08:	02600002 	.word	0x02600002
 8002a0c:	02900003 	.word	0x02900003
 8002a10:	02c00004 	.word	0x02c00004
 8002a14:	02f00005 	.word	0x02f00005
 8002a18:	03200006 	.word	0x03200006
 8002a1c:	03800008 	.word	0x03800008
 8002a20:	03b00009 	.word	0x03b00009
 8002a24:	0030000b 	.word	0x0030000b
 8002a28:	0060000c 	.word	0x0060000c
 8002a2c:	0090000d 	.word	0x0090000d
 8002a30:	00c0000e 	.word	0x00c0000e
 8002a34:	00f0000f 	.word	0x00f0000f
 8002a38:	200002f0 	.word	0x200002f0
 8002a3c:	4001204c 	.word	0x4001204c

08002a40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b09a      	sub	sp, #104	@ 0x68
 8002a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002a46:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002a56:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f003 fc8e 	bl	8006380 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002a64:	f107 031c 	add.w	r3, r7, #28
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]
 8002a74:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
 8002a84:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8002a86:	2001      	movs	r0, #1
 8002a88:	f7ff fbc6 	bl	8002218 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 7;
 8002a8c:	2307      	movs	r3, #7
 8002a8e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_DOWN;
 8002a92:	2320      	movs	r3, #32
 8002a94:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 1049;
 8002a96:	f240 4319 	movw	r3, #1049	@ 0x419
 8002a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 1;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002aa4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	484c      	ldr	r0, [pc, #304]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002aac:	f002 feae 	bl	800580c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8002ab0:	484a      	ldr	r0, [pc, #296]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002ab2:	f7ff fc23 	bl	80022fc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4848      	ldr	r0, [pc, #288]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002aba:	f7ff fccb 	bl	8002454 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8002abe:	2101      	movs	r1, #1
 8002ac0:	4846      	ldr	r0, [pc, #280]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002ac2:	f7ff fc83 	bl	80023cc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002ac6:	2360      	movs	r3, #96	@ 0x60
 8002ac8:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002aca:	2300      	movs	r3, #0
 8002acc:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002ada:	2300      	movs	r3, #0
 8002adc:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002ae6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002aea:	461a      	mov	r2, r3
 8002aec:	2101      	movs	r1, #1
 8002aee:	483b      	ldr	r0, [pc, #236]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002af0:	f002 ff26 	bl	8005940 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8002af4:	2101      	movs	r1, #1
 8002af6:	4839      	ldr	r0, [pc, #228]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002af8:	f7ff fc22 	bl	8002340 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 8002afc:	2110      	movs	r1, #16
 8002afe:	4837      	ldr	r0, [pc, #220]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b00:	f7ff fc64 	bl	80023cc <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002b04:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002b08:	461a      	mov	r2, r3
 8002b0a:	2110      	movs	r1, #16
 8002b0c:	4833      	ldr	r0, [pc, #204]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b0e:	f002 ff17 	bl	8005940 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8002b12:	2110      	movs	r1, #16
 8002b14:	4831      	ldr	r0, [pc, #196]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b16:	f7ff fc13 	bl	8002340 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerInput(TIM1, LL_TIM_TS_ITR3);
 8002b1a:	2130      	movs	r1, #48	@ 0x30
 8002b1c:	482f      	ldr	r0, [pc, #188]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b1e:	f7ff fcd4 	bl	80024ca <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM1, LL_TIM_SLAVEMODE_TRIGGER);
 8002b22:	2106      	movs	r1, #6
 8002b24:	482d      	ldr	r0, [pc, #180]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b26:	f7ff fcbd 	bl	80024a4 <LL_TIM_SetSlaveMode>
  LL_TIM_DisableIT_TRIG(TIM1);
 8002b2a:	482c      	ldr	r0, [pc, #176]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b2c:	f7ff fd20 	bl	8002570 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM1);
 8002b30:	482a      	ldr	r0, [pc, #168]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b32:	f7ff fd2d 	bl	8002590 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8002b36:	2100      	movs	r1, #0
 8002b38:	4828      	ldr	r0, [pc, #160]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b3a:	f7ff fca0 	bl	800247e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8002b3e:	4827      	ldr	r0, [pc, #156]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b40:	f7ff fce6 	bl	8002510 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0x22;
 8002b50:	2322      	movs	r3, #34	@ 0x22
 8002b52:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_ENABLE;
 8002b56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b5a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8002b5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_ENABLE;
 8002b62:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b66:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8002b68:	f107 031c 	add.w	r3, r7, #28
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	481b      	ldr	r0, [pc, #108]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b70:	f002 ff27 	bl	80059c2 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8002b74:	2301      	movs	r3, #1
 8002b76:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_ENABLE;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

//  LL_TIM_EnableIT_UPDATE(TIM1);
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1);
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	4817      	ldr	r0, [pc, #92]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b80:	f7ff fbcc 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2);
 8002b84:	2110      	movs	r1, #16
 8002b86:	4815      	ldr	r0, [pc, #84]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b88:	f7ff fbc8 	bl	800231c <LL_TIM_CC_EnableChannel>

  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1N);
 8002b8c:	2104      	movs	r1, #4
 8002b8e:	4813      	ldr	r0, [pc, #76]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b90:	f7ff fbc4 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2N);
 8002b94:	2140      	movs	r1, #64	@ 0x40
 8002b96:	4811      	ldr	r0, [pc, #68]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b98:	f7ff fbc0 	bl	800231c <LL_TIM_CC_EnableChannel>

  // Enable main output for advanced timer (if not complementry or pwm won't work)
  LL_TIM_EnableAllOutputs(TIM1);
 8002b9c:	480f      	ldr	r0, [pc, #60]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002b9e:	f7ff fcc7 	bl	8002530 <LL_TIM_EnableAllOutputs>

  // start counter
  LL_TIM_EnableCounter(TIM1);
 8002ba2:	480e      	ldr	r0, [pc, #56]	@ (8002bdc <MX_TIM1_Init+0x19c>)
 8002ba4:	f7ff fb9a 	bl	80022dc <LL_TIM_EnableCounter>

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8002ba8:	2010      	movs	r0, #16
 8002baa:	f7ff fb05 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  PE8   ------> TIM1_CH1N
  PE9   ------> TIM1_CH1
  PE10   ------> TIM1_CH2N
  PE11   ------> TIM1_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 8002bae:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002bb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4804      	ldr	r0, [pc, #16]	@ (8002be0 <MX_TIM1_Init+0x1a0>)
 8002bce:	f002 fbf0 	bl	80053b2 <LL_GPIO_Init>

}
 8002bd2:	bf00      	nop
 8002bd4:	3768      	adds	r7, #104	@ 0x68
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40010000 	.word	0x40010000
 8002be0:	40021000 	.word	0x40021000

08002be4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002bf8:	2002      	movs	r0, #2
 8002bfa:	f7ff faf5 	bl	80021e8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002bfe:	f7fe feeb 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2200      	movs	r2, #0
 8002c06:	2100      	movs	r1, #0
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fe ff3b 	bl	8001a84 <NVIC_EncodePriority>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	4619      	mov	r1, r3
 8002c12:	201d      	movs	r0, #29
 8002c14:	f7fe ff0c 	bl	8001a30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8002c18:	201d      	movs	r0, #29
 8002c1a:	f7fe feeb 	bl	80019f4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  TIM_InitStruct.Prescaler = 83;
 8002c1e:	2353      	movs	r3, #83	@ 0x53
 8002c20:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c22:	2300      	movs	r3, #0
 8002c24:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = timer3_variables.Tim3_ARR_Value;
 8002c26:	4b14      	ldr	r3, [pc, #80]	@ (8002c78 <MX_TIM3_Init+0x94>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	60fb      	str	r3, [r7, #12]

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8002c2c:	2353      	movs	r3, #83	@ 0x53
 8002c2e:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 55;
 8002c34:	2337      	movs	r3, #55	@ 0x37
 8002c36:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002c3c:	1d3b      	adds	r3, r7, #4
 8002c3e:	4619      	mov	r1, r3
 8002c40:	480e      	ldr	r0, [pc, #56]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c42:	f002 fde3 	bl	800580c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002c46:	480d      	ldr	r0, [pc, #52]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c48:	f7ff fb58 	bl	80022fc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	480b      	ldr	r0, [pc, #44]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c50:	f7ff fc00 	bl	8002454 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002c54:	2100      	movs	r1, #0
 8002c56:	4809      	ldr	r0, [pc, #36]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c58:	f7ff fc11 	bl	800247e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002c5c:	4807      	ldr	r0, [pc, #28]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c5e:	f7ff fc57 	bl	8002510 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  LL_TIM_EnableIT_UPDATE(TIM3);
 8002c62:	4806      	ldr	r0, [pc, #24]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c64:	f7ff fc74 	bl	8002550 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 8002c68:	4804      	ldr	r0, [pc, #16]	@ (8002c7c <MX_TIM3_Init+0x98>)
 8002c6a:	f7ff fb37 	bl	80022dc <LL_TIM_EnableCounter>

  /* USER CODE END TIM3_Init 2 */

}
 8002c6e:	bf00      	nop
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	2000009c 	.word	0x2000009c
 8002c7c:	40000400 	.word	0x40000400

08002c80 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b09a      	sub	sp, #104	@ 0x68
 8002c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002c86:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002c96:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f003 fb6e 	bl	8006380 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002ca4:	f107 031c 	add.w	r3, r7, #28
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	60da      	str	r2, [r3, #12]
 8002cb2:	611a      	str	r2, [r3, #16]
 8002cb4:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
 8002cc4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8002cc6:	2002      	movs	r0, #2
 8002cc8:	f7ff faa6 	bl	8002218 <LL_APB2_GRP1_EnableClock>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002ccc:	f7fe fe84 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fe fed4 	bl	8001a84 <NVIC_EncodePriority>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4619      	mov	r1, r3
 8002ce0:	202c      	movs	r0, #44	@ 0x2c
 8002ce2:	f7fe fea5 	bl	8001a30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002ce6:	202c      	movs	r0, #44	@ 0x2c
 8002ce8:	f7fe fe84 	bl	80019f4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 7;
 8002cec:	2307      	movs	r3, #7
 8002cee:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_DOWN;
 8002cf2:	2320      	movs	r3, #32
 8002cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.Autoreload = 1049;
 8002cf6:	f240 4319 	movw	r3, #1049	@ 0x419
 8002cfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_InitStruct.RepetitionCounter = 1;
 8002d00:	2301      	movs	r3, #1
 8002d02:	667b      	str	r3, [r7, #100]	@ 0x64
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8002d04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d08:	4619      	mov	r1, r3
 8002d0a:	486b      	ldr	r0, [pc, #428]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d0c:	f002 fd7e 	bl	800580c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8002d10:	4869      	ldr	r0, [pc, #420]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d12:	f7ff faf3 	bl	80022fc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002d16:	2100      	movs	r1, #0
 8002d18:	4867      	ldr	r0, [pc, #412]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d1a:	f7ff fb9b 	bl	8002454 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH1);
 8002d1e:	2101      	movs	r1, #1
 8002d20:	4865      	ldr	r0, [pc, #404]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d22:	f7ff fb53 	bl	80023cc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002d26:	2360      	movs	r3, #96	@ 0x60
 8002d28:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 8002d32:	2300      	movs	r3, #0
 8002d34:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002d36:	2300      	movs	r3, #0
 8002d38:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002d42:	2300      	movs	r3, #0
 8002d44:	653b      	str	r3, [r7, #80]	@ 0x50
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002d46:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	2101      	movs	r1, #1
 8002d4e:	485a      	ldr	r0, [pc, #360]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d50:	f002 fdf6 	bl	8005940 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH1);
 8002d54:	2101      	movs	r1, #1
 8002d56:	4858      	ldr	r0, [pc, #352]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d58:	f7ff faf2 	bl	8002340 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH2);
 8002d5c:	2110      	movs	r1, #16
 8002d5e:	4856      	ldr	r0, [pc, #344]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d60:	f7ff fb34 	bl	80023cc <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002d64:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d68:	461a      	mov	r2, r3
 8002d6a:	2110      	movs	r1, #16
 8002d6c:	4852      	ldr	r0, [pc, #328]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d6e:	f002 fde7 	bl	8005940 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH2);
 8002d72:	2110      	movs	r1, #16
 8002d74:	4850      	ldr	r0, [pc, #320]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d76:	f7ff fae3 	bl	8002340 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8002d7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d7e:	484e      	ldr	r0, [pc, #312]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d80:	f7ff fb24 	bl	80023cc <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002d84:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d88:	461a      	mov	r2, r3
 8002d8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d8e:	484a      	ldr	r0, [pc, #296]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d90:	f002 fdd6 	bl	8005940 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8002d94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d98:	4847      	ldr	r0, [pc, #284]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002d9a:	f7ff fad1 	bl	8002340 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_UPDATE);
 8002d9e:	2120      	movs	r1, #32
 8002da0:	4845      	ldr	r0, [pc, #276]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002da2:	f7ff fb6c 	bl	800247e <LL_TIM_SetTriggerOutput>
  LL_TIM_EnableMasterSlaveMode(TIM8);
 8002da6:	4844      	ldr	r0, [pc, #272]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002da8:	f7ff fba2 	bl	80024f0 <LL_TIM_EnableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8002db4:	2300      	movs	r3, #0
 8002db6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0xca;
 8002db8:	23ca      	movs	r3, #202	@ 0xca
 8002dba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_ENABLE;
 8002dbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dc2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8002dc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_ENABLE;
 8002dca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002dce:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8002dd0:	f107 031c 	add.w	r3, r7, #28
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4838      	ldr	r0, [pc, #224]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002dd8:	f002 fdf3 	bl	80059c2 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM8_Init 2 */

  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_ENABLE;
 8002de0:	2301      	movs	r3, #1
 8002de2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  LL_TIM_EnableIT_UPDATE(TIM8);
 8002de4:	4834      	ldr	r0, [pc, #208]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002de6:	f7ff fbb3 	bl	8002550 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_UPDATE);
 8002dea:	2120      	movs	r1, #32
 8002dec:	4832      	ldr	r0, [pc, #200]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002dee:	f7ff fb46 	bl	800247e <LL_TIM_SetTriggerOutput>

  // Enable PWM channels
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1);
 8002df2:	2101      	movs	r1, #1
 8002df4:	4830      	ldr	r0, [pc, #192]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002df6:	f7ff fa91 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 8002dfa:	2110      	movs	r1, #16
 8002dfc:	482e      	ldr	r0, [pc, #184]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002dfe:	f7ff fa8d 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8002e02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e06:	482c      	ldr	r0, [pc, #176]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e08:	f7ff fa88 	bl	800231c <LL_TIM_CC_EnableChannel>

  // Enable complementary outputs
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1N);
 8002e0c:	2104      	movs	r1, #4
 8002e0e:	482a      	ldr	r0, [pc, #168]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e10:	f7ff fa84 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH2N);
 8002e14:	2140      	movs	r1, #64	@ 0x40
 8002e16:	4828      	ldr	r0, [pc, #160]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e18:	f7ff fa80 	bl	800231c <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3N);
 8002e1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e20:	4825      	ldr	r0, [pc, #148]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e22:	f7ff fa7b 	bl	800231c <LL_TIM_CC_EnableChannel>

  // Enable main output for advanced timer (if not complementry or pwm won't work)
  LL_TIM_EnableAllOutputs(TIM8);
 8002e26:	4824      	ldr	r0, [pc, #144]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e28:	f7ff fb82 	bl	8002530 <LL_TIM_EnableAllOutputs>

  // start counter
  LL_TIM_EnableCounter(TIM8);
 8002e2c:	4822      	ldr	r0, [pc, #136]	@ (8002eb8 <MX_TIM8_Init+0x238>)
 8002e2e:	f7ff fa55 	bl	80022dc <LL_TIM_EnableCounter>

  /* USER CODE END TIM8_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002e32:	2001      	movs	r0, #1
 8002e34:	f7ff f9c0 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002e38:	2002      	movs	r0, #2
 8002e3a:	f7ff f9bd 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002e3e:	2004      	movs	r0, #4
 8002e40:	f7ff f9ba 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  PB15   ------> TIM8_CH3N
  PC6   ------> TIM8_CH1
  PC7   ------> TIM8_CH2
  PC8   ------> TIM8_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002e44:	2380      	movs	r3, #128	@ 0x80
 8002e46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5c:	1d3b      	adds	r3, r7, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4816      	ldr	r0, [pc, #88]	@ (8002ebc <MX_TIM8_Init+0x23c>)
 8002e62:	f002 faa6 	bl	80053b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002e66:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002e6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	4619      	mov	r1, r3
 8002e84:	480e      	ldr	r0, [pc, #56]	@ (8002ec0 <MX_TIM8_Init+0x240>)
 8002e86:	f002 fa94 	bl	80053b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8;
 8002e8a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e90:	2302      	movs	r3, #2
 8002e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4806      	ldr	r0, [pc, #24]	@ (8002ec4 <MX_TIM8_Init+0x244>)
 8002eaa:	f002 fa82 	bl	80053b2 <LL_GPIO_Init>

}
 8002eae:	bf00      	nop
 8002eb0:	3768      	adds	r7, #104	@ 0x68
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40010400 	.word	0x40010400
 8002ebc:	40020000 	.word	0x40020000
 8002ec0:	40020400 	.word	0x40020400
 8002ec4:	40020800 	.word	0x40020800

08002ec8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ecc:	4b11      	ldr	r3, [pc, #68]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002ece:	4a12      	ldr	r2, [pc, #72]	@ (8002f18 <MX_USART1_UART_Init+0x50>)
 8002ed0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ed2:	4b10      	ldr	r3, [pc, #64]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002ed4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ed8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eda:	4b0e      	ldr	r3, [pc, #56]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002eec:	4b09      	ldr	r3, [pc, #36]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002eee:	220c      	movs	r2, #12
 8002ef0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ef8:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002efe:	4805      	ldr	r0, [pc, #20]	@ (8002f14 <MX_USART1_UART_Init+0x4c>)
 8002f00:	f001 fd6c 	bl	80049dc <HAL_UART_Init>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f0a:	f000 f8bf 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	200002a8 	.word	0x200002a8
 8002f18:	40011000 	.word	0x40011000

08002f1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08e      	sub	sp, #56	@ 0x38
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002f22:	f107 031c 	add.w	r3, r7, #28
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
 8002f30:	611a      	str	r2, [r3, #16]
 8002f32:	615a      	str	r2, [r3, #20]
 8002f34:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f36:	1d3b      	adds	r3, r7, #4
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	611a      	str	r2, [r3, #16]
 8002f44:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002f46:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002f4a:	f7ff f94d 	bl	80021e8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002f4e:	2008      	movs	r0, #8
 8002f50:	f7ff f932 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6;
 8002f54:	2360      	movs	r3, #96	@ 0x60
 8002f56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002f68:	2307      	movs	r3, #7
 8002f6a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f6c:	1d3b      	adds	r3, r7, #4
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4810      	ldr	r0, [pc, #64]	@ (8002fb4 <MX_USART2_UART_Init+0x98>)
 8002f72:	f002 fa1e 	bl	80053b2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002f76:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002f7a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002f80:	2300      	movs	r3, #0
 8002f82:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002f84:	2300      	movs	r3, #0
 8002f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f88:	230c      	movs	r3, #12
 8002f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002f90:	2300      	movs	r3, #0
 8002f92:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002f94:	f107 031c 	add.w	r3, r7, #28
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4807      	ldr	r0, [pc, #28]	@ (8002fb8 <MX_USART2_UART_Init+0x9c>)
 8002f9c:	f003 f960 	bl	8006260 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002fa0:	4805      	ldr	r0, [pc, #20]	@ (8002fb8 <MX_USART2_UART_Init+0x9c>)
 8002fa2:	f7ff fb15 	bl	80025d0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002fa6:	4804      	ldr	r0, [pc, #16]	@ (8002fb8 <MX_USART2_UART_Init+0x9c>)
 8002fa8:	f7ff fb02 	bl	80025b0 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fac:	bf00      	nop
 8002fae:	3738      	adds	r7, #56	@ 0x38
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	40020c00 	.word	0x40020c00
 8002fb8:	40004400 	.word	0x40004400

08002fbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8002fc0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8002fc4:	f7ff f8f8 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002fc8:	f7fe fd06 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe fd56 	bl	8001a84 <NVIC_EncodePriority>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	4619      	mov	r1, r3
 8002fdc:	2038      	movs	r0, #56	@ 0x38
 8002fde:	f7fe fd27 	bl	8001a30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002fe2:	2038      	movs	r0, #56	@ 0x38
 8002fe4:	f7fe fd06 	bl	80019f4 <__NVIC_EnableIRQ>

}
 8002fe8:	bf00      	nop
 8002fea:	bd80      	pop	{r7, pc}

08002fec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff2:	463b      	mov	r3, r7
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	611a      	str	r2, [r3, #16]
 8003000:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003002:	2004      	movs	r0, #4
 8003004:	f7ff f8d8 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003008:	2001      	movs	r0, #1
 800300a:	f7ff f8d5 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800300e:	2002      	movs	r0, #2
 8003010:	f7ff f8d2 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8003014:	2010      	movs	r0, #16
 8003016:	f7ff f8cf 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800301a:	2008      	movs	r0, #8
 800301c:	f7ff f8cc 	bl	80021b8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_2|LL_GPIO_PIN_10);
 8003020:	f240 4104 	movw	r1, #1028	@ 0x404
 8003024:	4817      	ldr	r0, [pc, #92]	@ (8003084 <MX_GPIO_Init+0x98>)
 8003026:	f7ff fae9 	bl	80025fc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_10;
 800302a:	f240 4304 	movw	r3, #1028	@ 0x404
 800302e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003030:	2301      	movs	r3, #1
 8003032:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003034:	2300      	movs	r3, #0
 8003036:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003038:	2300      	movs	r3, #0
 800303a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800303c:	2300      	movs	r3, #0
 800303e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003040:	463b      	mov	r3, r7
 8003042:	4619      	mov	r1, r3
 8003044:	480f      	ldr	r0, [pc, #60]	@ (8003084 <MX_GPIO_Init+0x98>)
 8003046:	f002 f9b4 	bl	80053b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12|LL_GPIO_PIN_13;
 800304a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800304e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003050:	2300      	movs	r3, #0
 8003052:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003054:	2300      	movs	r3, #0
 8003056:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003058:	463b      	mov	r3, r7
 800305a:	4619      	mov	r1, r3
 800305c:	4809      	ldr	r0, [pc, #36]	@ (8003084 <MX_GPIO_Init+0x98>)
 800305e:	f002 f9a8 	bl	80053b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11
 8003062:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003066:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_12;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003068:	2300      	movs	r3, #0
 800306a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800306c:	2300      	movs	r3, #0
 800306e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003070:	463b      	mov	r3, r7
 8003072:	4619      	mov	r1, r3
 8003074:	4804      	ldr	r0, [pc, #16]	@ (8003088 <MX_GPIO_Init+0x9c>)
 8003076:	f002 f99c 	bl	80053b2 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800307a:	bf00      	nop
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40020400 	.word	0x40020400
 8003088:	40020c00 	.word	0x40020c00

0800308c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003090:	b672      	cpsid	i
}
 8003092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <Error_Handler+0x8>

08003098 <PLL>:
#include <math.h>
#include "variables.h"

//function [theta, freq, Vq_out_filtered, Vd,Vq] = srf_pll(Va, Vb, Vc, Ts)
void PLL(void){
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0

     //	SRF-PLL with feedforward frequency, anti-windup, low-pass filter
     //	All computations are in single precision
     // Clarke Transformation
     grid.V_alpha = grid.Va;
 800309c:	4b9e      	ldr	r3, [pc, #632]	@ (8003318 <PLL+0x280>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4a9d      	ldr	r2, [pc, #628]	@ (8003318 <PLL+0x280>)
 80030a2:	6193      	str	r3, [r2, #24]
     grid.V_beta = (grid.Va + (2 * grid.Vb)) / sqrtf(3.0f);
 80030a4:	4b9c      	ldr	r3, [pc, #624]	@ (8003318 <PLL+0x280>)
 80030a6:	ed93 7a03 	vldr	s14, [r3, #12]
 80030aa:	4b9b      	ldr	r3, [pc, #620]	@ (8003318 <PLL+0x280>)
 80030ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80030b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80030b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030b8:	eddf 6a98 	vldr	s13, [pc, #608]	@ 800331c <PLL+0x284>
 80030bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030c0:	4b95      	ldr	r3, [pc, #596]	@ (8003318 <PLL+0x280>)
 80030c2:	edc3 7a07 	vstr	s15, [r3, #28]

     // Park Transformation using estimated theta
     // This transformation converts AC signals in stationary coordinates into DC-like signals in a rotating frame,

      pll.cos_theta = cosf(pll.Theta);
 80030c6:	4b96      	ldr	r3, [pc, #600]	@ (8003320 <PLL+0x288>)
 80030c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80030cc:	eeb0 0a67 	vmov.f32	s0, s15
 80030d0:	f003 f9a6 	bl	8006420 <cosf>
 80030d4:	eef0 7a40 	vmov.f32	s15, s0
 80030d8:	4b91      	ldr	r3, [pc, #580]	@ (8003320 <PLL+0x288>)
 80030da:	edc3 7a08 	vstr	s15, [r3, #32]
      pll.sin_theta = sinf(pll.Theta);
 80030de:	4b90      	ldr	r3, [pc, #576]	@ (8003320 <PLL+0x288>)
 80030e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80030e4:	eeb0 0a67 	vmov.f32	s0, s15
 80030e8:	f003 f9de 	bl	80064a8 <sinf>
 80030ec:	eef0 7a40 	vmov.f32	s15, s0
 80030f0:	4b8b      	ldr	r3, [pc, #556]	@ (8003320 <PLL+0x288>)
 80030f2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

      grid.Vd =  grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;  // voltage along x axis
 80030f6:	4b88      	ldr	r3, [pc, #544]	@ (8003318 <PLL+0x280>)
 80030f8:	ed93 7a06 	vldr	s14, [r3, #24]
 80030fc:	4b88      	ldr	r3, [pc, #544]	@ (8003320 <PLL+0x288>)
 80030fe:	edd3 7a08 	vldr	s15, [r3, #32]
 8003102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003106:	4b84      	ldr	r3, [pc, #528]	@ (8003318 <PLL+0x280>)
 8003108:	edd3 6a07 	vldr	s13, [r3, #28]
 800310c:	4b84      	ldr	r3, [pc, #528]	@ (8003320 <PLL+0x288>)
 800310e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003112:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800311a:	4b7f      	ldr	r3, [pc, #508]	@ (8003318 <PLL+0x280>)
 800311c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
      grid.Vq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;  // voltage along y axis
 8003120:	4b7d      	ldr	r3, [pc, #500]	@ (8003318 <PLL+0x280>)
 8003122:	edd3 7a06 	vldr	s15, [r3, #24]
 8003126:	eeb1 7a67 	vneg.f32	s14, s15
 800312a:	4b7d      	ldr	r3, [pc, #500]	@ (8003320 <PLL+0x288>)
 800312c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003130:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003134:	4b78      	ldr	r3, [pc, #480]	@ (8003318 <PLL+0x280>)
 8003136:	edd3 6a07 	vldr	s13, [r3, #28]
 800313a:	4b79      	ldr	r3, [pc, #484]	@ (8003320 <PLL+0x288>)
 800313c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003140:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003148:	4b73      	ldr	r3, [pc, #460]	@ (8003318 <PLL+0x280>)
 800314a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

      // Low-pass filter on Vq (1st order IIR)
      // pll.alpha = 0.005f;  // LPF coefficient
      // Vq is filtered to reduce Ac ripples so to observe smooth phase dc error
      pll.Vq_filtered = pll.alpha * grid.Vq + (1.0f - pll.alpha) * pll.Vq_prev;
 800314e:	4b74      	ldr	r3, [pc, #464]	@ (8003320 <PLL+0x288>)
 8003150:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003154:	4b70      	ldr	r3, [pc, #448]	@ (8003318 <PLL+0x280>)
 8003156:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800315a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800315e:	4b70      	ldr	r3, [pc, #448]	@ (8003320 <PLL+0x288>)
 8003160:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003168:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800316c:	4b6c      	ldr	r3, [pc, #432]	@ (8003320 <PLL+0x288>)
 800316e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800317a:	4b69      	ldr	r3, [pc, #420]	@ (8003320 <PLL+0x288>)
 800317c:	edc3 7a07 	vstr	s15, [r3, #28]
      pll.Vq_prev = pll.Vq_filtered;
 8003180:	4b67      	ldr	r3, [pc, #412]	@ (8003320 <PLL+0x288>)
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	4a66      	ldr	r2, [pc, #408]	@ (8003320 <PLL+0x288>)
 8003186:	6193      	str	r3, [r2, #24]

      // Deadband (optional for noise suppression)
      pll.error = pll.Vq_filtered;
 8003188:	4b65      	ldr	r3, [pc, #404]	@ (8003320 <PLL+0x288>)
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4a64      	ldr	r2, [pc, #400]	@ (8003320 <PLL+0x288>)
 800318e:	6293      	str	r3, [r2, #40]	@ 0x28
      if (fabsf(pll.error) < 1e-4f) {
 8003190:	4b63      	ldr	r3, [pc, #396]	@ (8003320 <PLL+0x288>)
 8003192:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003196:	eef0 7ae7 	vabs.f32	s15, s15
 800319a:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8003324 <PLL+0x28c>
 800319e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a6:	d503      	bpl.n	80031b0 <PLL+0x118>
          pll.error = 0.0f;
 80031a8:	4b5d      	ldr	r3, [pc, #372]	@ (8003320 <PLL+0x288>)
 80031aa:	f04f 0200 	mov.w	r2, #0
 80031ae:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      // PI Controller
      pll.integrator = pll.integrator + pll.error * pll.Ts;
 80031b0:	4b5b      	ldr	r3, [pc, #364]	@ (8003320 <PLL+0x288>)
 80031b2:	ed93 7a05 	vldr	s14, [r3, #20]
 80031b6:	4b5a      	ldr	r3, [pc, #360]	@ (8003320 <PLL+0x288>)
 80031b8:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 80031bc:	4b58      	ldr	r3, [pc, #352]	@ (8003320 <PLL+0x288>)
 80031be:	edd3 7a00 	vldr	s15, [r3]
 80031c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ca:	4b55      	ldr	r3, [pc, #340]	@ (8003320 <PLL+0x288>)
 80031cc:	edc3 7a05 	vstr	s15, [r3, #20]

      // Anti-windup limits
      pll.max_corr_rad = 2.0f *(float)M_PI * 5.0f;  // 5 Hz in rad/s    maximum correction angular velocity
 80031d0:	4b53      	ldr	r3, [pc, #332]	@ (8003320 <PLL+0x288>)
 80031d2:	4a55      	ldr	r2, [pc, #340]	@ (8003328 <PLL+0x290>)
 80031d4:	62da      	str	r2, [r3, #44]	@ 0x2c
      pll.w_corr = pll.Kp * pll.error + pll.Ki * pll.integrator;   // angular frequency
 80031d6:	4b52      	ldr	r3, [pc, #328]	@ (8003320 <PLL+0x288>)
 80031d8:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80031dc:	4b50      	ldr	r3, [pc, #320]	@ (8003320 <PLL+0x288>)
 80031de:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80031e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031e6:	4b4e      	ldr	r3, [pc, #312]	@ (8003320 <PLL+0x288>)
 80031e8:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 80031ec:	4b4c      	ldr	r3, [pc, #304]	@ (8003320 <PLL+0x288>)
 80031ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80031f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031fa:	4b49      	ldr	r3, [pc, #292]	@ (8003320 <PLL+0x288>)
 80031fc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      if(pll.w_corr > pll.max_corr_rad){
 8003200:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <PLL+0x288>)
 8003202:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8003206:	4b46      	ldr	r3, [pc, #280]	@ (8003320 <PLL+0x288>)
 8003208:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800320c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003214:	dd04      	ble.n	8003220 <PLL+0x188>
    	  pll.w_corr = pll.max_corr_rad;
 8003216:	4b42      	ldr	r3, [pc, #264]	@ (8003320 <PLL+0x288>)
 8003218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321a:	4a41      	ldr	r2, [pc, #260]	@ (8003320 <PLL+0x288>)
 800321c:	6313      	str	r3, [r2, #48]	@ 0x30
 800321e:	e014      	b.n	800324a <PLL+0x1b2>
      }else if(pll.w_corr < -(pll.max_corr_rad)){
 8003220:	4b3f      	ldr	r3, [pc, #252]	@ (8003320 <PLL+0x288>)
 8003222:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8003226:	4b3e      	ldr	r3, [pc, #248]	@ (8003320 <PLL+0x288>)
 8003228:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800322c:	eef1 7a67 	vneg.f32	s15, s15
 8003230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	d507      	bpl.n	800324a <PLL+0x1b2>
          pll.w_corr = -(pll.max_corr_rad);
 800323a:	4b39      	ldr	r3, [pc, #228]	@ (8003320 <PLL+0x288>)
 800323c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003240:	eef1 7a67 	vneg.f32	s15, s15
 8003244:	4b36      	ldr	r3, [pc, #216]	@ (8003320 <PLL+0x288>)
 8003246:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      //float w_corr = min(max(w_corr, -max_corr_rad), max_corr_rad);
      // Limit integrator accordingly
      //integrator = min(max(integrator, -max_corr_rad / Ki), max_corr_rad / Ki);

      if(pll.integrator > pll.max_corr_rad / pll.Ki){
 800324a:	4b35      	ldr	r3, [pc, #212]	@ (8003320 <PLL+0x288>)
 800324c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003250:	4b33      	ldr	r3, [pc, #204]	@ (8003320 <PLL+0x288>)
 8003252:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 8003256:	4b32      	ldr	r3, [pc, #200]	@ (8003320 <PLL+0x288>)
 8003258:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 800325c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003268:	dd0b      	ble.n	8003282 <PLL+0x1ea>
    	  pll.integrator = pll.max_corr_rad / pll.Ki;
 800326a:	4b2d      	ldr	r3, [pc, #180]	@ (8003320 <PLL+0x288>)
 800326c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8003270:	4b2b      	ldr	r3, [pc, #172]	@ (8003320 <PLL+0x288>)
 8003272:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003276:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800327a:	4b29      	ldr	r3, [pc, #164]	@ (8003320 <PLL+0x288>)
 800327c:	edc3 7a05 	vstr	s15, [r3, #20]
 8003280:	e01e      	b.n	80032c0 <PLL+0x228>
      }else if(pll.integrator < -(pll.max_corr_rad) / pll.Ki){
 8003282:	4b27      	ldr	r3, [pc, #156]	@ (8003320 <PLL+0x288>)
 8003284:	ed93 7a05 	vldr	s14, [r3, #20]
 8003288:	4b25      	ldr	r3, [pc, #148]	@ (8003320 <PLL+0x288>)
 800328a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800328e:	eeb1 6a67 	vneg.f32	s12, s15
 8003292:	4b23      	ldr	r3, [pc, #140]	@ (8003320 <PLL+0x288>)
 8003294:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 8003298:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800329c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a4:	d50c      	bpl.n	80032c0 <PLL+0x228>
    	  pll.integrator = - (pll.max_corr_rad) / pll.Ki;
 80032a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003320 <PLL+0x288>)
 80032a8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80032ac:	eef1 6a67 	vneg.f32	s13, s15
 80032b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <PLL+0x288>)
 80032b2:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80032b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032ba:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <PLL+0x288>)
 80032bc:	edc3 7a05 	vstr	s15, [r3, #20]
      }

      // Total estimated frequency (with feedforward)   //should it be pll.freq_ff?
       pll.w_nom = 2.0f * (float)M_PI * pll.freq_ff; // rad/s
 80032c0:	4b17      	ldr	r3, [pc, #92]	@ (8003320 <PLL+0x288>)
 80032c2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80032c6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800332c <PLL+0x294>
 80032ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ce:	4b14      	ldr	r3, [pc, #80]	@ (8003320 <PLL+0x288>)
 80032d0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
       pll.w = pll.w_nom + pll.w_corr;
 80032d4:	4b12      	ldr	r3, [pc, #72]	@ (8003320 <PLL+0x288>)
 80032d6:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80032da:	4b11      	ldr	r3, [pc, #68]	@ (8003320 <PLL+0x288>)
 80032dc:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80032e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003320 <PLL+0x288>)
 80032e6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

      // Clamp final frequency to [45, 55] Hz in rad/s

       pll.w_min = 2.0f * (float)M_PI * 45.0f;
 80032ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003320 <PLL+0x288>)
 80032ec:	4a10      	ldr	r2, [pc, #64]	@ (8003330 <PLL+0x298>)
 80032ee:	63da      	str	r2, [r3, #60]	@ 0x3c
       pll.w_max = 2.0f * (float)M_PI * 55.0f;
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <PLL+0x288>)
 80032f2:	4a10      	ldr	r2, [pc, #64]	@ (8003334 <PLL+0x29c>)
 80032f4:	641a      	str	r2, [r3, #64]	@ 0x40

       if(pll.w > pll.w_max){
 80032f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003320 <PLL+0x288>)
 80032f8:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80032fc:	4b08      	ldr	r3, [pc, #32]	@ (8003320 <PLL+0x288>)
 80032fe:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330a:	dd15      	ble.n	8003338 <PLL+0x2a0>
    	   pll.w = pll.w_max;
 800330c:	4b04      	ldr	r3, [pc, #16]	@ (8003320 <PLL+0x288>)
 800330e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003310:	4a03      	ldr	r2, [pc, #12]	@ (8003320 <PLL+0x288>)
 8003312:	6393      	str	r3, [r2, #56]	@ 0x38
 8003314:	e01f      	b.n	8003356 <PLL+0x2be>
 8003316:	bf00      	nop
 8003318:	2000006c 	.word	0x2000006c
 800331c:	3fddb3d7 	.word	0x3fddb3d7
 8003320:	20000004 	.word	0x20000004
 8003324:	38d1b717 	.word	0x38d1b717
 8003328:	41fb53d2 	.word	0x41fb53d2
 800332c:	40c90fdb 	.word	0x40c90fdb
 8003330:	438d5f26 	.word	0x438d5f26
 8003334:	43acc9a0 	.word	0x43acc9a0
       }else if(pll.w < pll.w_min){
 8003338:	4b39      	ldr	r3, [pc, #228]	@ (8003420 <PLL+0x388>)
 800333a:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800333e:	4b38      	ldr	r3, [pc, #224]	@ (8003420 <PLL+0x388>)
 8003340:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334c:	d503      	bpl.n	8003356 <PLL+0x2be>
    	   pll.w = pll.w_min;
 800334e:	4b34      	ldr	r3, [pc, #208]	@ (8003420 <PLL+0x388>)
 8003350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003352:	4a33      	ldr	r2, [pc, #204]	@ (8003420 <PLL+0x388>)
 8003354:	6393      	str	r3, [r2, #56]	@ 0x38
       }

       // Integrate frequency to get theta
       // theta = mod(theta, 2.0f * (float)M_PI);  // wrap to [0, 2]

      pll.Theta = pll.theta_prev + pll.w * pll.Ts;
 8003356:	4b32      	ldr	r3, [pc, #200]	@ (8003420 <PLL+0x388>)
 8003358:	ed93 7a04 	vldr	s14, [r3, #16]
 800335c:	4b30      	ldr	r3, [pc, #192]	@ (8003420 <PLL+0x388>)
 800335e:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8003362:	4b2f      	ldr	r3, [pc, #188]	@ (8003420 <PLL+0x388>)
 8003364:	edd3 7a00 	vldr	s15, [r3]
 8003368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800336c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003370:	4b2b      	ldr	r3, [pc, #172]	@ (8003420 <PLL+0x388>)
 8003372:	edc3 7a01 	vstr	s15, [r3, #4]
      if (pll.Theta >= 2.0f * M_PI)
 8003376:	4b2a      	ldr	r3, [pc, #168]	@ (8003420 <PLL+0x388>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd f888 	bl	8000490 <__aeabi_f2d>
 8003380:	a325      	add	r3, pc, #148	@ (adr r3, 8003418 <PLL+0x380>)
 8003382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003386:	f7fd f94f 	bl	8000628 <__aeabi_dcmpge>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d013      	beq.n	80033b8 <PLL+0x320>
    	  pll.Theta -= 2.0f * M_PI;
 8003390:	4b23      	ldr	r3, [pc, #140]	@ (8003420 <PLL+0x388>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd f87b 	bl	8000490 <__aeabi_f2d>
 800339a:	a31f      	add	r3, pc, #124	@ (adr r3, 8003418 <PLL+0x380>)
 800339c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a0:	f7fc ff16 	bl	80001d0 <__aeabi_dsub>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	f7fd f950 	bl	8000650 <__aeabi_d2f>
 80033b0:	4603      	mov	r3, r0
 80033b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003420 <PLL+0x388>)
 80033b4:	6053      	str	r3, [r2, #4]
 80033b6:	e01a      	b.n	80033ee <PLL+0x356>
      else if (pll.Theta < 0.0f)
 80033b8:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <PLL+0x388>)
 80033ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80033be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c6:	d512      	bpl.n	80033ee <PLL+0x356>
    	  pll.Theta += 2.0f * M_PI;
 80033c8:	4b15      	ldr	r3, [pc, #84]	@ (8003420 <PLL+0x388>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7fd f85f 	bl	8000490 <__aeabi_f2d>
 80033d2:	a311      	add	r3, pc, #68	@ (adr r3, 8003418 <PLL+0x380>)
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	f7fc fefc 	bl	80001d4 <__adddf3>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4610      	mov	r0, r2
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7fd f934 	bl	8000650 <__aeabi_d2f>
 80033e8:	4603      	mov	r3, r0
 80033ea:	4a0d      	ldr	r2, [pc, #52]	@ (8003420 <PLL+0x388>)
 80033ec:	6053      	str	r3, [r2, #4]

      // Update state
       pll.theta_prev = pll.Theta;
 80033ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <PLL+0x388>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003420 <PLL+0x388>)
 80033f4:	6113      	str	r3, [r2, #16]

      // Outputs
       pll.freq = pll.w / (2.0f * (float)M_PI);  // Hz
 80033f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003420 <PLL+0x388>)
 80033f8:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80033fc:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003424 <PLL+0x38c>
 8003400:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003404:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <PLL+0x388>)
 8003406:	edc3 7a02 	vstr	s15, [r3, #8]
       pll.Vq_out_filtered = pll.Vq_filtered;
 800340a:	4b05      	ldr	r3, [pc, #20]	@ (8003420 <PLL+0x388>)
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	4a04      	ldr	r2, [pc, #16]	@ (8003420 <PLL+0x388>)
 8003410:	60d3      	str	r3, [r2, #12]

}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	54442d18 	.word	0x54442d18
 800341c:	401921fb 	.word	0x401921fb
 8003420:	20000004 	.word	0x20000004
 8003424:	40c90fdb 	.word	0x40c90fdb

08003428 <check_if_PLL_locked>:
#include "variables.h"
#include <stdbool.h>

void check_if_PLL_locked(void){
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0

	if(pll.Vq_out_filtered > -10.0f && pll.Vq_out_filtered < 10.0f)
 800342c:	4b19      	ldr	r3, [pc, #100]	@ (8003494 <check_if_PLL_locked+0x6c>)
 800342e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003432:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8003436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800343a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343e:	dd1c      	ble.n	800347a <check_if_PLL_locked+0x52>
 8003440:	4b14      	ldr	r3, [pc, #80]	@ (8003494 <check_if_PLL_locked+0x6c>)
 8003442:	edd3 7a03 	vldr	s15, [r3, #12]
 8003446:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800344a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	d512      	bpl.n	800347a <check_if_PLL_locked+0x52>
	{
		pll.lockCount++;
 8003454:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <check_if_PLL_locked+0x6c>)
 8003456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003458:	3301      	adds	r3, #1
 800345a:	4a0e      	ldr	r2, [pc, #56]	@ (8003494 <check_if_PLL_locked+0x6c>)
 800345c:	6613      	str	r3, [r2, #96]	@ 0x60
		if(pll.lockCount >= pll.treshold_time)
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <check_if_PLL_locked+0x6c>)
 8003460:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003462:	4b0c      	ldr	r3, [pc, #48]	@ (8003494 <check_if_PLL_locked+0x6c>)
 8003464:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003466:	429a      	cmp	r2, r3
 8003468:	db0e      	blt.n	8003488 <check_if_PLL_locked+0x60>
		{
			pll.lockCount = pll.treshold_time;
 800346a:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <check_if_PLL_locked+0x6c>)
 800346c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800346e:	4a09      	ldr	r2, [pc, #36]	@ (8003494 <check_if_PLL_locked+0x6c>)
 8003470:	6613      	str	r3, [r2, #96]	@ 0x60
			error_flags.pll_lock_status = 0;
 8003472:	4b09      	ldr	r3, [pc, #36]	@ (8003498 <check_if_PLL_locked+0x70>)
 8003474:	2200      	movs	r2, #0
 8003476:	721a      	strb	r2, [r3, #8]
		if(pll.lockCount >= pll.treshold_time)
 8003478:	e006      	b.n	8003488 <check_if_PLL_locked+0x60>
		}

	}
	else
	{
	     pll.lockCount = 0;
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <check_if_PLL_locked+0x6c>)
 800347c:	2200      	movs	r2, #0
 800347e:	661a      	str	r2, [r3, #96]	@ 0x60
		 error_flags.pll_lock_status = 1;
 8003480:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <check_if_PLL_locked+0x70>)
 8003482:	2201      	movs	r2, #1
 8003484:	721a      	strb	r2, [r3, #8]
	}
}
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	20000004 	.word	0x20000004
 8003498:	20000500 	.word	0x20000500

0800349c <rms_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void rms_calculation_to_be_placed_in_interrupt(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
	rms_calculations.theta      = rms_calculations.theta_prev - pll.Theta;
 80034a0:	4b65      	ldr	r3, [pc, #404]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034a2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80034a6:	4b65      	ldr	r3, [pc, #404]	@ (800363c <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 80034a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80034ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b0:	4b61      	ldr	r3, [pc, #388]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034b2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	rms_calculations.theta_prev = pll.Theta;
 80034b6:	4b61      	ldr	r3, [pc, #388]	@ (800363c <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034bc:	6353      	str	r3, [r2, #52]	@ 0x34

		if((rms_calculations.theta > 4) && (rms_calculations.busy_flag == 0))
 80034be:	4b5e      	ldr	r3, [pc, #376]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034c0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80034c4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80034c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d0:	dd47      	ble.n	8003562 <rms_calculation_to_be_placed_in_interrupt+0xc6>
 80034d2:	4b59      	ldr	r3, [pc, #356]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	f083 0301 	eor.w	r3, r3, #1
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d03e      	beq.n	8003562 <rms_calculation_to_be_placed_in_interrupt+0xc6>
		{

			// when theta value reaches 4 i.e,. half of the cycles adds to final values for root mean square calculation

			final_squared_sum.Ia_sum = rms_calculations.Ia_sum;
 80034e4:	4b54      	ldr	r3, [pc, #336]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	4a55      	ldr	r2, [pc, #340]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80034ea:	6193      	str	r3, [r2, #24]
			final_squared_sum.Ib_sum = rms_calculations.Ib_sum;
 80034ec:	4b52      	ldr	r3, [pc, #328]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	4a53      	ldr	r2, [pc, #332]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80034f2:	61d3      	str	r3, [r2, #28]
			final_squared_sum.Ic_sum = rms_calculations.Ic_sum;
 80034f4:	4b50      	ldr	r3, [pc, #320]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	4a51      	ldr	r2, [pc, #324]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80034fa:	6213      	str	r3, [r2, #32]
			final_squared_sum.Va_sum = rms_calculations.Va_sum;
 80034fc:	4b4e      	ldr	r3, [pc, #312]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80034fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003500:	4a4f      	ldr	r2, [pc, #316]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 8003502:	6253      	str	r3, [r2, #36]	@ 0x24
			final_squared_sum.Vb_sum = rms_calculations.Vb_sum;
 8003504:	4b4c      	ldr	r3, [pc, #304]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	4a4d      	ldr	r2, [pc, #308]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 800350a:	6293      	str	r3, [r2, #40]	@ 0x28
			final_squared_sum.Vc_sum = rms_calculations.Vc_sum;
 800350c:	4b4a      	ldr	r3, [pc, #296]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800350e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003510:	4a4b      	ldr	r2, [pc, #300]	@ (8003640 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 8003512:	62d3      	str	r3, [r2, #44]	@ 0x2c

			rms_calculations.final_N   = rms_calculations.n;
 8003514:	4b48      	ldr	r3, [pc, #288]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003518:	4a47      	ldr	r2, [pc, #284]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800351a:	6413      	str	r3, [r2, #64]	@ 0x40
			rms_calculations.request   = 1;
 800351c:	4b46      	ldr	r3, [pc, #280]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
			rms_calculations.busy_flag = 1;
 8003524:	4b44      	ldr	r3, [pc, #272]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

			rms_calculations.Ia_sum = 0;
 800352c:	4b42      	ldr	r3, [pc, #264]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	619a      	str	r2, [r3, #24]
			rms_calculations.Ib_sum = 0;
 8003534:	4b40      	ldr	r3, [pc, #256]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	61da      	str	r2, [r3, #28]
			rms_calculations.Ic_sum = 0;
 800353c:	4b3e      	ldr	r3, [pc, #248]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	621a      	str	r2, [r3, #32]
			rms_calculations.Va_sum = 0;
 8003544:	4b3c      	ldr	r3, [pc, #240]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	625a      	str	r2, [r3, #36]	@ 0x24
			rms_calculations.Vb_sum = 0;
 800354c:	4b3a      	ldr	r3, [pc, #232]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	629a      	str	r2, [r3, #40]	@ 0x28
			rms_calculations.Vc_sum = 0;
 8003554:	4b38      	ldr	r3, [pc, #224]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	62da      	str	r2, [r3, #44]	@ 0x2c

			rms_calculations.n = 0;
 800355c:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800355e:	2200      	movs	r2, #0
 8003560:	63da      	str	r2, [r3, #60]	@ 0x3c
		}

		// runs every time when the function called and makes the square sum and calculates n until it reaches theta > 4

		rms_calculations.Ia_sum = rms_calculations.Ia_sum + (rms_calculations.Ia * rms_calculations.Ia);
 8003562:	4b35      	ldr	r3, [pc, #212]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003564:	ed93 7a06 	vldr	s14, [r3, #24]
 8003568:	4b33      	ldr	r3, [pc, #204]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800356a:	edd3 6a00 	vldr	s13, [r3]
 800356e:	4b32      	ldr	r3, [pc, #200]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800357c:	4b2e      	ldr	r3, [pc, #184]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800357e:	edc3 7a06 	vstr	s15, [r3, #24]
		rms_calculations.Ib_sum = rms_calculations.Ib_sum + (rms_calculations.Ib * rms_calculations.Ib);
 8003582:	4b2d      	ldr	r3, [pc, #180]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003584:	ed93 7a07 	vldr	s14, [r3, #28]
 8003588:	4b2b      	ldr	r3, [pc, #172]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800358a:	edd3 6a01 	vldr	s13, [r3, #4]
 800358e:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003590:	edd3 7a01 	vldr	s15, [r3, #4]
 8003594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800359c:	4b26      	ldr	r3, [pc, #152]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800359e:	edc3 7a07 	vstr	s15, [r3, #28]
		rms_calculations.Ic_sum = rms_calculations.Ic_sum + (rms_calculations.Ic * rms_calculations.Ic);
 80035a2:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035a4:	ed93 7a08 	vldr	s14, [r3, #32]
 80035a8:	4b23      	ldr	r3, [pc, #140]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80035ae:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80035b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035be:	edc3 7a08 	vstr	s15, [r3, #32]

		rms_calculations.Va_sum = rms_calculations.Va_sum + (rms_calculations.Va * rms_calculations.Va);
 80035c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035c4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80035c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035ca:	edd3 6a03 	vldr	s13, [r3, #12]
 80035ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80035d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035dc:	4b16      	ldr	r3, [pc, #88]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035de:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		rms_calculations.Vb_sum = rms_calculations.Vb_sum + (rms_calculations.Vb * rms_calculations.Vb);
 80035e2:	4b15      	ldr	r3, [pc, #84]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035e4:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80035e8:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035ea:	edd3 6a04 	vldr	s13, [r3, #16]
 80035ee:	4b12      	ldr	r3, [pc, #72]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80035f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80035fe:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		rms_calculations.Vc_sum = rms_calculations.Vc_sum + (rms_calculations.Vc * rms_calculations.Vc);
 8003602:	4b0d      	ldr	r3, [pc, #52]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003604:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800360a:	edd3 6a05 	vldr	s13, [r3, #20]
 800360e:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003610:	edd3 7a05 	vldr	s15, [r3, #20]
 8003614:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003618:	ee77 7a27 	vadd.f32	s15, s14, s15
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800361e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

		rms_calculations.n = rms_calculations.n+1;
 8003622:	4b05      	ldr	r3, [pc, #20]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8003624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003626:	3301      	adds	r3, #1
 8003628:	4a03      	ldr	r2, [pc, #12]	@ (8003638 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800362a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800362c:	bf00      	nop
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	200003f8 	.word	0x200003f8
 800363c:	20000004 	.word	0x20000004
 8003640:	2000043c 	.word	0x2000043c

08003644 <rms_calculation_to_be_placed_in_while_loop>:


// placed in separate function which is called inside main while loop to avoid more time or more cycles
void rms_calculation_to_be_placed_in_while_loop(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
	if(rms_calculations.request == 1)
 8003648:	4b59      	ldr	r3, [pc, #356]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800364a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80ab 	beq.w	80037ac <rms_calculation_to_be_placed_in_while_loop+0x168>
	{
		if(rms_calculations.final_N == 0)
 8003656:	4b56      	ldr	r3, [pc, #344]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d102      	bne.n	8003664 <rms_calculation_to_be_placed_in_while_loop+0x20>
		{
			rms_calculations.final_N = 1;
 800365e:	4b54      	ldr	r3, [pc, #336]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003660:	2201      	movs	r2, #1
 8003662:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	    avg_of_mean_square.Ia = final_squared_sum.Ia_sum/rms_calculations.final_N;
 8003664:	4b53      	ldr	r3, [pc, #332]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8003666:	edd3 6a06 	vldr	s13, [r3, #24]
 800366a:	4b51      	ldr	r3, [pc, #324]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	ee07 3a90 	vmov	s15, r3
 8003672:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800367a:	4b4f      	ldr	r3, [pc, #316]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800367c:	edc3 7a00 	vstr	s15, [r3]
	    avg_of_mean_square.Ib = final_squared_sum.Ib_sum/rms_calculations.final_N;
 8003680:	4b4c      	ldr	r3, [pc, #304]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8003682:	edd3 6a07 	vldr	s13, [r3, #28]
 8003686:	4b4a      	ldr	r3, [pc, #296]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	ee07 3a90 	vmov	s15, r3
 800368e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003692:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003696:	4b48      	ldr	r3, [pc, #288]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003698:	edc3 7a01 	vstr	s15, [r3, #4]
	    avg_of_mean_square.Ic = final_squared_sum.Ic_sum/rms_calculations.final_N;
 800369c:	4b45      	ldr	r3, [pc, #276]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800369e:	edd3 6a08 	vldr	s13, [r3, #32]
 80036a2:	4b43      	ldr	r3, [pc, #268]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	ee07 3a90 	vmov	s15, r3
 80036aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036b2:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80036b4:	edc3 7a02 	vstr	s15, [r3, #8]

	    avg_of_mean_square.Va = final_squared_sum.Va_sum/rms_calculations.final_N;
 80036b8:	4b3e      	ldr	r3, [pc, #248]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 80036ba:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80036be:	4b3c      	ldr	r3, [pc, #240]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	ee07 3a90 	vmov	s15, r3
 80036c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ce:	4b3a      	ldr	r3, [pc, #232]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80036d0:	edc3 7a03 	vstr	s15, [r3, #12]
	    avg_of_mean_square.Vb = final_squared_sum.Vb_sum/rms_calculations.final_N;
 80036d4:	4b37      	ldr	r3, [pc, #220]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 80036d6:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 80036da:	4b35      	ldr	r3, [pc, #212]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	ee07 3a90 	vmov	s15, r3
 80036e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ea:	4b33      	ldr	r3, [pc, #204]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80036ec:	edc3 7a04 	vstr	s15, [r3, #16]
	    avg_of_mean_square.Vc = final_squared_sum.Vc_sum/rms_calculations.final_N;
 80036f0:	4b30      	ldr	r3, [pc, #192]	@ (80037b4 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 80036f2:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80036f6:	4b2e      	ldr	r3, [pc, #184]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003702:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003706:	4b2c      	ldr	r3, [pc, #176]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003708:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Ia_rms = sqrtf(avg_of_mean_square.Ia);
 800370c:	4b2a      	ldr	r3, [pc, #168]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800370e:	edd3 7a00 	vldr	s15, [r3]
 8003712:	eeb0 0a67 	vmov.f32	s0, s15
 8003716:	f002 fe65 	bl	80063e4 <sqrtf>
 800371a:	eef0 7a40 	vmov.f32	s15, s0
 800371e:	4b27      	ldr	r3, [pc, #156]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003720:	edc3 7a03 	vstr	s15, [r3, #12]
	    rmsVal.Ib_rms = sqrtf(avg_of_mean_square.Ib);
 8003724:	4b24      	ldr	r3, [pc, #144]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003726:	edd3 7a01 	vldr	s15, [r3, #4]
 800372a:	eeb0 0a67 	vmov.f32	s0, s15
 800372e:	f002 fe59 	bl	80063e4 <sqrtf>
 8003732:	eef0 7a40 	vmov.f32	s15, s0
 8003736:	4b21      	ldr	r3, [pc, #132]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003738:	edc3 7a04 	vstr	s15, [r3, #16]
	    rmsVal.Ic_rms = sqrtf(avg_of_mean_square.Ic);
 800373c:	4b1e      	ldr	r3, [pc, #120]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800373e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003742:	eeb0 0a67 	vmov.f32	s0, s15
 8003746:	f002 fe4d 	bl	80063e4 <sqrtf>
 800374a:	eef0 7a40 	vmov.f32	s15, s0
 800374e:	4b1b      	ldr	r3, [pc, #108]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003750:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Va_rms = sqrtf(avg_of_mean_square.Va);
 8003754:	4b18      	ldr	r3, [pc, #96]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003756:	edd3 7a03 	vldr	s15, [r3, #12]
 800375a:	eeb0 0a67 	vmov.f32	s0, s15
 800375e:	f002 fe41 	bl	80063e4 <sqrtf>
 8003762:	eef0 7a40 	vmov.f32	s15, s0
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003768:	edc3 7a00 	vstr	s15, [r3]
	    rmsVal.Vb_rms = sqrtf(avg_of_mean_square.Vb);
 800376c:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800376e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003772:	eeb0 0a67 	vmov.f32	s0, s15
 8003776:	f002 fe35 	bl	80063e4 <sqrtf>
 800377a:	eef0 7a40 	vmov.f32	s15, s0
 800377e:	4b0f      	ldr	r3, [pc, #60]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003780:	edc3 7a01 	vstr	s15, [r3, #4]
	    rmsVal.Vc_rms = sqrtf(avg_of_mean_square.Vc);
 8003784:	4b0c      	ldr	r3, [pc, #48]	@ (80037b8 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8003786:	edd3 7a05 	vldr	s15, [r3, #20]
 800378a:	eeb0 0a67 	vmov.f32	s0, s15
 800378e:	f002 fe29 	bl	80063e4 <sqrtf>
 8003792:	eef0 7a40 	vmov.f32	s15, s0
 8003796:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8003798:	edc3 7a02 	vstr	s15, [r3, #8]

		rms_calculations.request   = 0;
 800379c:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		rms_calculations.busy_flag = 0;
 80037a4:	4b02      	ldr	r3, [pc, #8]	@ (80037b0 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}

}
 80037ac:	bf00      	nop
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	200003f8 	.word	0x200003f8
 80037b4:	2000043c 	.word	0x2000043c
 80037b8:	20000480 	.word	0x20000480
 80037bc:	20000498 	.word	0x20000498

080037c0 <stateControl>:

/***********************************************************************/
// State Control Function
/***********************************************************************/
void stateControl(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
	switch(state)
 80037c4:	4b0b      	ldr	r3, [pc, #44]	@ (80037f4 <stateControl+0x34>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d00c      	beq.n	80037e8 <stateControl+0x28>
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	dc0c      	bgt.n	80037ec <stateControl+0x2c>
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d002      	beq.n	80037dc <stateControl+0x1c>
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d003      	beq.n	80037e2 <stateControl+0x22>
	    	break;
	    }
	    default :
	    {

	    	break;
 80037da:	e007      	b.n	80037ec <stateControl+0x2c>
	    	state0_Control_Code();
 80037dc:	f000 f80c 	bl	80037f8 <state0_Control_Code>
	    	break;
 80037e0:	e005      	b.n	80037ee <stateControl+0x2e>
	    	state1_Control_Code();
 80037e2:	f000 f95d 	bl	8003aa0 <state1_Control_Code>
	    	break;
 80037e6:	e002      	b.n	80037ee <stateControl+0x2e>
	    	break;
 80037e8:	bf00      	nop
 80037ea:	e000      	b.n	80037ee <stateControl+0x2e>
	    	break;
 80037ec:	bf00      	nop
	    }
	}
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	20000509 	.word	0x20000509

080037f8 <state0_Control_Code>:



// State0 Control Code
void state0_Control_Code(void){
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 80037fc:	4b9f      	ldr	r3, [pc, #636]	@ (8003a7c <state0_Control_Code+0x284>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d106      	bne.n	8003812 <state0_Control_Code+0x1a>
	{

		//clears the flags------>
		counters.state_transistion_timer = 0;
 8003804:	4b9e      	ldr	r3, [pc, #632]	@ (8003a80 <state0_Control_Code+0x288>)
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	605a      	str	r2, [r3, #4]
		first_time_state_entry  = 0;
 800380c:	4b9b      	ldr	r3, [pc, #620]	@ (8003a7c <state0_Control_Code+0x284>)
 800380e:	2200      	movs	r2, #0
 8003810:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_VOLT_WITHIN_LIMITS)
 8003812:	4b9c      	ldr	r3, [pc, #624]	@ (8003a84 <state0_Control_Code+0x28c>)
 8003814:	ed93 7a00 	vldr	s14, [r3]
 8003818:	4b9b      	ldr	r3, [pc, #620]	@ (8003a88 <state0_Control_Code+0x290>)
 800381a:	edd3 7a00 	vldr	s15, [r3]
 800381e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003826:	d53c      	bpl.n	80038a2 <state0_Control_Code+0xaa>
 8003828:	4b96      	ldr	r3, [pc, #600]	@ (8003a84 <state0_Control_Code+0x28c>)
 800382a:	ed93 7a00 	vldr	s14, [r3]
 800382e:	4b97      	ldr	r3, [pc, #604]	@ (8003a8c <state0_Control_Code+0x294>)
 8003830:	edd3 7a00 	vldr	s15, [r3]
 8003834:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383c:	dd31      	ble.n	80038a2 <state0_Control_Code+0xaa>
 800383e:	4b91      	ldr	r3, [pc, #580]	@ (8003a84 <state0_Control_Code+0x28c>)
 8003840:	ed93 7a01 	vldr	s14, [r3, #4]
 8003844:	4b90      	ldr	r3, [pc, #576]	@ (8003a88 <state0_Control_Code+0x290>)
 8003846:	edd3 7a01 	vldr	s15, [r3, #4]
 800384a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800384e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003852:	d526      	bpl.n	80038a2 <state0_Control_Code+0xaa>
 8003854:	4b8b      	ldr	r3, [pc, #556]	@ (8003a84 <state0_Control_Code+0x28c>)
 8003856:	ed93 7a01 	vldr	s14, [r3, #4]
 800385a:	4b8c      	ldr	r3, [pc, #560]	@ (8003a8c <state0_Control_Code+0x294>)
 800385c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003860:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003868:	dd1b      	ble.n	80038a2 <state0_Control_Code+0xaa>
 800386a:	4b86      	ldr	r3, [pc, #536]	@ (8003a84 <state0_Control_Code+0x28c>)
 800386c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003870:	4b85      	ldr	r3, [pc, #532]	@ (8003a88 <state0_Control_Code+0x290>)
 8003872:	edd3 7a02 	vldr	s15, [r3, #8]
 8003876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800387a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800387e:	d510      	bpl.n	80038a2 <state0_Control_Code+0xaa>
 8003880:	4b80      	ldr	r3, [pc, #512]	@ (8003a84 <state0_Control_Code+0x28c>)
 8003882:	ed93 7a02 	vldr	s14, [r3, #8]
 8003886:	4b81      	ldr	r3, [pc, #516]	@ (8003a8c <state0_Control_Code+0x294>)
 8003888:	edd3 7a02 	vldr	s15, [r3, #8]
 800388c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003894:	dd05      	ble.n	80038a2 <state0_Control_Code+0xaa>
	{
		error_flags.rms_grid_voltage  = 0;
 8003896:	4b7e      	ldr	r3, [pc, #504]	@ (8003a90 <state0_Control_Code+0x298>)
 8003898:	2200      	movs	r2, #0
 800389a:	709a      	strb	r2, [r3, #2]
		error_flags.inst_grid_voltage = 0;
 800389c:	4b7c      	ldr	r3, [pc, #496]	@ (8003a90 <state0_Control_Code+0x298>)
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_WITHIN_LIMITS)
 80038a2:	4b78      	ldr	r3, [pc, #480]	@ (8003a84 <state0_Control_Code+0x28c>)
 80038a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80038a8:	4b77      	ldr	r3, [pc, #476]	@ (8003a88 <state0_Control_Code+0x290>)
 80038aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80038ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b6:	d53c      	bpl.n	8003932 <state0_Control_Code+0x13a>
 80038b8:	4b72      	ldr	r3, [pc, #456]	@ (8003a84 <state0_Control_Code+0x28c>)
 80038ba:	ed93 7a03 	vldr	s14, [r3, #12]
 80038be:	4b73      	ldr	r3, [pc, #460]	@ (8003a8c <state0_Control_Code+0x294>)
 80038c0:	edd3 7a06 	vldr	s15, [r3, #24]
 80038c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038cc:	dd31      	ble.n	8003932 <state0_Control_Code+0x13a>
 80038ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003a84 <state0_Control_Code+0x28c>)
 80038d0:	ed93 7a04 	vldr	s14, [r3, #16]
 80038d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003a88 <state0_Control_Code+0x290>)
 80038d6:	edd3 7a07 	vldr	s15, [r3, #28]
 80038da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e2:	d526      	bpl.n	8003932 <state0_Control_Code+0x13a>
 80038e4:	4b67      	ldr	r3, [pc, #412]	@ (8003a84 <state0_Control_Code+0x28c>)
 80038e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80038ea:	4b68      	ldr	r3, [pc, #416]	@ (8003a8c <state0_Control_Code+0x294>)
 80038ec:	edd3 7a07 	vldr	s15, [r3, #28]
 80038f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f8:	dd1b      	ble.n	8003932 <state0_Control_Code+0x13a>
 80038fa:	4b62      	ldr	r3, [pc, #392]	@ (8003a84 <state0_Control_Code+0x28c>)
 80038fc:	ed93 7a05 	vldr	s14, [r3, #20]
 8003900:	4b61      	ldr	r3, [pc, #388]	@ (8003a88 <state0_Control_Code+0x290>)
 8003902:	edd3 7a08 	vldr	s15, [r3, #32]
 8003906:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800390a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390e:	d510      	bpl.n	8003932 <state0_Control_Code+0x13a>
 8003910:	4b5c      	ldr	r3, [pc, #368]	@ (8003a84 <state0_Control_Code+0x28c>)
 8003912:	ed93 7a05 	vldr	s14, [r3, #20]
 8003916:	4b5d      	ldr	r3, [pc, #372]	@ (8003a8c <state0_Control_Code+0x294>)
 8003918:	edd3 7a08 	vldr	s15, [r3, #32]
 800391c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003924:	dd05      	ble.n	8003932 <state0_Control_Code+0x13a>
	{
		error_flags.rms_grid_current  = 0;
 8003926:	4b5a      	ldr	r3, [pc, #360]	@ (8003a90 <state0_Control_Code+0x298>)
 8003928:	2200      	movs	r2, #0
 800392a:	70da      	strb	r2, [r3, #3]
		error_flags.inst_grid_current = 0;
 800392c:	4b58      	ldr	r3, [pc, #352]	@ (8003a90 <state0_Control_Code+0x298>)
 800392e:	2200      	movs	r2, #0
 8003930:	705a      	strb	r2, [r3, #1]
	}
	if(AVERAGE_DC_VOLT_WITHIN_LIMITS)
 8003932:	4b58      	ldr	r3, [pc, #352]	@ (8003a94 <state0_Control_Code+0x29c>)
 8003934:	ed93 7a00 	vldr	s14, [r3]
 8003938:	4b53      	ldr	r3, [pc, #332]	@ (8003a88 <state0_Control_Code+0x290>)
 800393a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800393e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003946:	d510      	bpl.n	800396a <state0_Control_Code+0x172>
 8003948:	4b52      	ldr	r3, [pc, #328]	@ (8003a94 <state0_Control_Code+0x29c>)
 800394a:	ed93 7a00 	vldr	s14, [r3]
 800394e:	4b4f      	ldr	r3, [pc, #316]	@ (8003a8c <state0_Control_Code+0x294>)
 8003950:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003954:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395c:	dd05      	ble.n	800396a <state0_Control_Code+0x172>
	{
		error_flags.Vdc_avg  = 0;
 800395e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a90 <state0_Control_Code+0x298>)
 8003960:	2200      	movs	r2, #0
 8003962:	719a      	strb	r2, [r3, #6]
		error_flags.Vdc_inst = 0;
 8003964:	4b4a      	ldr	r3, [pc, #296]	@ (8003a90 <state0_Control_Code+0x298>)
 8003966:	2200      	movs	r2, #0
 8003968:	711a      	strb	r2, [r3, #4]
	}
	if(AVERAGE_DC_CURRENT_WITHIN_LIMITS)
 800396a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a94 <state0_Control_Code+0x29c>)
 800396c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003970:	4b45      	ldr	r3, [pc, #276]	@ (8003a88 <state0_Control_Code+0x290>)
 8003972:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003976:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800397a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397e:	d510      	bpl.n	80039a2 <state0_Control_Code+0x1aa>
 8003980:	4b44      	ldr	r3, [pc, #272]	@ (8003a94 <state0_Control_Code+0x29c>)
 8003982:	ed93 7a01 	vldr	s14, [r3, #4]
 8003986:	4b41      	ldr	r3, [pc, #260]	@ (8003a8c <state0_Control_Code+0x294>)
 8003988:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800398c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003994:	dd05      	ble.n	80039a2 <state0_Control_Code+0x1aa>
	{
		error_flags.Idc_avg  = 0;
 8003996:	4b3e      	ldr	r3, [pc, #248]	@ (8003a90 <state0_Control_Code+0x298>)
 8003998:	2200      	movs	r2, #0
 800399a:	71da      	strb	r2, [r3, #7]
		error_flags.Idc_inst = 0;
 800399c:	4b3c      	ldr	r3, [pc, #240]	@ (8003a90 <state0_Control_Code+0x298>)
 800399e:	2200      	movs	r2, #0
 80039a0:	715a      	strb	r2, [r3, #5]
	}

	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 80039a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003a90 <state0_Control_Code+0x298>)
 80039a4:	789b      	ldrb	r3, [r3, #2]
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	f083 0301 	eor.w	r3, r3, #1
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d05a      	beq.n	8003a68 <state0_Control_Code+0x270>
 80039b2:	4b37      	ldr	r3, [pc, #220]	@ (8003a90 <state0_Control_Code+0x298>)
 80039b4:	799b      	ldrb	r3, [r3, #6]
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f083 0301 	eor.w	r3, r3, #1
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d052      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 80039c2:	4b33      	ldr	r3, [pc, #204]	@ (8003a90 <state0_Control_Code+0x298>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	f083 0301 	eor.w	r3, r3, #1
 80039cc:	b2db      	uxtb	r3, r3
	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d04a      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 80039d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003a90 <state0_Control_Code+0x298>)
 80039d4:	791b      	ldrb	r3, [r3, #4]
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	f083 0301 	eor.w	r3, r3, #1
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d042      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80039e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a90 <state0_Control_Code+0x298>)
 80039e4:	78db      	ldrb	r3, [r3, #3]
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f083 0301 	eor.w	r3, r3, #1
 80039ec:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d03a      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80039f2:	4b27      	ldr	r3, [pc, #156]	@ (8003a90 <state0_Control_Code+0x298>)
 80039f4:	79db      	ldrb	r3, [r3, #7]
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	f083 0301 	eor.w	r3, r3, #1
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d032      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 8003a02:	4b23      	ldr	r3, [pc, #140]	@ (8003a90 <state0_Control_Code+0x298>)
 8003a04:	785b      	ldrb	r3, [r3, #1]
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f083 0301 	eor.w	r3, r3, #1
 8003a0c:	b2db      	uxtb	r3, r3
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d02a      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 8003a12:	4b1f      	ldr	r3, [pc, #124]	@ (8003a90 <state0_Control_Code+0x298>)
 8003a14:	795b      	ldrb	r3, [r3, #5]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	f083 0301 	eor.w	r3, r3, #1
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d022      	beq.n	8003a68 <state0_Control_Code+0x270>
	   error_flags.pll_lock_status == 0 )
 8003a22:	4b1b      	ldr	r3, [pc, #108]	@ (8003a90 <state0_Control_Code+0x298>)
 8003a24:	7a1b      	ldrb	r3, [r3, #8]
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	f083 0301 	eor.w	r3, r3, #1
 8003a2c:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d01a      	beq.n	8003a68 <state0_Control_Code+0x270>
	{
		counters.state_transistion_timer++;
 8003a32:	4b13      	ldr	r3, [pc, #76]	@ (8003a80 <state0_Control_Code+0x288>)
 8003a34:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <state0_Control_Code+0x288>)
 8003a42:	edc3 7a01 	vstr	s15, [r3, #4]
		if(counters.state_transistion_timer >= 100000)
 8003a46:	4b0e      	ldr	r3, [pc, #56]	@ (8003a80 <state0_Control_Code+0x288>)
 8003a48:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a4c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003a98 <state0_Control_Code+0x2a0>
 8003a50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a58:	db0b      	blt.n	8003a72 <state0_Control_Code+0x27a>
		{
			state = state1;
 8003a5a:	4b10      	ldr	r3, [pc, #64]	@ (8003a9c <state0_Control_Code+0x2a4>)
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	701a      	strb	r2, [r3, #0]
			first_time_state_entry = 1;
 8003a60:	4b06      	ldr	r3, [pc, #24]	@ (8003a7c <state0_Control_Code+0x284>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
		if(counters.state_transistion_timer >= 100000)
 8003a66:	e004      	b.n	8003a72 <state0_Control_Code+0x27a>
		}
	}
	else
	{
		counters.state_transistion_timer = 0;
 8003a68:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <state0_Control_Code+0x288>)
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	605a      	str	r2, [r3, #4]
	}
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	2000050c 	.word	0x2000050c
 8003a80:	200003c8 	.word	0x200003c8
 8003a84:	20000498 	.word	0x20000498
 8003a88:	200000e4 	.word	0x200000e4
 8003a8c:	20000164 	.word	0x20000164
 8003a90:	20000500 	.word	0x20000500
 8003a94:	200004f8 	.word	0x200004f8
 8003a98:	47c35000 	.word	0x47c35000
 8003a9c:	20000509 	.word	0x20000509

08003aa0 <state1_Control_Code>:



// State1 Control Code
void state1_Control_Code(void){
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 8003aa4:	4b17      	ldr	r3, [pc, #92]	@ (8003b04 <state1_Control_Code+0x64>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d123      	bne.n	8003af4 <state1_Control_Code+0x54>
	{

//		relayOn------>

		counters.state1_timer++;
 8003aac:	4b16      	ldr	r3, [pc, #88]	@ (8003b08 <state1_Control_Code+0x68>)
 8003aae:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ab2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ab6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003aba:	4b13      	ldr	r3, [pc, #76]	@ (8003b08 <state1_Control_Code+0x68>)
 8003abc:	edc3 7a02 	vstr	s15, [r3, #8]

		if(counters.state1_timer++ >= 50000)
 8003ac0:	4b11      	ldr	r3, [pc, #68]	@ (8003b08 <state1_Control_Code+0x68>)
 8003ac2:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ace:	4b0e      	ldr	r3, [pc, #56]	@ (8003b08 <state1_Control_Code+0x68>)
 8003ad0:	ed83 7a02 	vstr	s14, [r3, #8]
 8003ad4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003b0c <state1_Control_Code+0x6c>
 8003ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae0:	da00      	bge.n	8003ae4 <state1_Control_Code+0x44>
		voltageController();
		currentControlTriggered();
		dq_to_abc();

	}
}
 8003ae2:	e00d      	b.n	8003b00 <state1_Control_Code+0x60>
			first_time_state_entry  = 0;
 8003ae4:	4b07      	ldr	r3, [pc, #28]	@ (8003b04 <state1_Control_Code+0x64>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
			counters.state1_timer   = 0;
 8003aea:	4b07      	ldr	r3, [pc, #28]	@ (8003b08 <state1_Control_Code+0x68>)
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	609a      	str	r2, [r3, #8]
}
 8003af2:	e005      	b.n	8003b00 <state1_Control_Code+0x60>
		voltageController();
 8003af4:	f000 fb9a 	bl	800422c <voltageController>
		currentControlTriggered();
 8003af8:	f7fd fa88 	bl	800100c <currentControlTriggered>
		dq_to_abc();
 8003afc:	f7fd fe1a 	bl	8001734 <dq_to_abc>
}
 8003b00:	bf00      	nop
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	2000050c 	.word	0x2000050c
 8003b08:	200003c8 	.word	0x200003c8
 8003b0c:	47435000 	.word	0x47435000

08003b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	607b      	str	r3, [r7, #4]
 8003b1a:	4b10      	ldr	r3, [pc, #64]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	4a0f      	ldr	r2, [pc, #60]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b26:	4b0d      	ldr	r3, [pc, #52]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b2e:	607b      	str	r3, [r7, #4]
 8003b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	603b      	str	r3, [r7, #0]
 8003b36:	4b09      	ldr	r3, [pc, #36]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	4a08      	ldr	r2, [pc, #32]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b42:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_MspInit+0x4c>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003b4e:	2007      	movs	r0, #7
 8003b50:	f000 fd40 	bl	80045d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40023800 	.word	0x40023800

08003b60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08a      	sub	sp, #40	@ 0x28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b68:	f107 0314 	add.w	r3, r7, #20
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	605a      	str	r2, [r3, #4]
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	60da      	str	r2, [r3, #12]
 8003b76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a19      	ldr	r2, [pc, #100]	@ (8003be4 <HAL_UART_MspInit+0x84>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d12b      	bne.n	8003bda <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	4b18      	ldr	r3, [pc, #96]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8a:	4a17      	ldr	r2, [pc, #92]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003b8c:	f043 0310 	orr.w	r3, r3, #16
 8003b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b92:	4b15      	ldr	r3, [pc, #84]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b11      	ldr	r3, [pc, #68]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	4a10      	ldr	r2, [pc, #64]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003ba8:	f043 0302 	orr.w	r3, r3, #2
 8003bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bae:	4b0e      	ldr	r3, [pc, #56]	@ (8003be8 <HAL_UART_MspInit+0x88>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bba:	23c0      	movs	r3, #192	@ 0xc0
 8003bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003bca:	2307      	movs	r3, #7
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bce:	f107 0314 	add.w	r3, r7, #20
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4805      	ldr	r0, [pc, #20]	@ (8003bec <HAL_UART_MspInit+0x8c>)
 8003bd6:	f000 fd31 	bl	800463c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003bda:	bf00      	nop
 8003bdc:	3728      	adds	r7, #40	@ 0x28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40011000 	.word	0x40011000
 8003be8:	40023800 	.word	0x40023800
 8003bec:	40020400 	.word	0x40020400

08003bf0 <LL_DMA_IsActiveFlag_TC0>:
  * @rmtoll LISR  TCIF0    LL_DMA_IsActiveFlag_TC0
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b20      	cmp	r3, #32
 8003c02:	bf0c      	ite	eq
 8003c04:	2301      	moveq	r3, #1
 8003c06:	2300      	movne	r3, #0
 8003c08:	b2db      	uxtb	r3, r3
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <LL_DMA_ClearFlag_TC0>:
  * @rmtoll LIFCR  CTCIF0    LL_DMA_ClearFlag_TC0
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF0);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	609a      	str	r2, [r3, #8]
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <LL_TIM_ClearFlag_UPDATE>:
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f06f 0201 	mvn.w	r2, #1
 8003c3e:	611a      	str	r2, [r3, #16]
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d101      	bne.n	8003c64 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c72:	b480      	push	{r7}
 8003c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c76:	bf00      	nop
 8003c78:	e7fd      	b.n	8003c76 <NMI_Handler+0x4>

08003c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c7e:	bf00      	nop
 8003c80:	e7fd      	b.n	8003c7e <HardFault_Handler+0x4>

08003c82 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c82:	b480      	push	{r7}
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c86:	bf00      	nop
 8003c88:	e7fd      	b.n	8003c86 <MemManage_Handler+0x4>

08003c8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c8e:	bf00      	nop
 8003c90:	e7fd      	b.n	8003c8e <BusFault_Handler+0x4>

08003c92 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c92:	b480      	push	{r7}
 8003c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c96:	bf00      	nop
 8003c98:	e7fd      	b.n	8003c96 <UsageFault_Handler+0x4>

08003c9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cac:	bf00      	nop
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cba:	bf00      	nop
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cc8:	f000 fbbe 	bl	8004448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
    if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8003cd4:	4864      	ldr	r0, [pc, #400]	@ (8003e68 <TIM3_IRQHandler+0x198>)
 8003cd6:	f7ff ffb9 	bl	8003c4c <LL_TIM_IsActiveFlag_UPDATE>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 80c0 	beq.w	8003e62 <TIM3_IRQHandler+0x192>
    {
        LL_TIM_ClearFlag_UPDATE(TIM3);
 8003ce2:	4861      	ldr	r0, [pc, #388]	@ (8003e68 <TIM3_IRQHandler+0x198>)
 8003ce4:	f7ff ffa4 	bl	8003c30 <LL_TIM_ClearFlag_UPDATE>

        grid.Va = va_array[timer3_variables.sample_index];
 8003ce8:	4b60      	ldr	r3, [pc, #384]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a60      	ldr	r2, [pc, #384]	@ (8003e70 <TIM3_IRQHandler+0x1a0>)
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a5f      	ldr	r2, [pc, #380]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003cf6:	60d3      	str	r3, [r2, #12]
        grid.Vb = vb_array[timer3_variables.sample_index];
 8003cf8:	4b5c      	ldr	r3, [pc, #368]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a5e      	ldr	r2, [pc, #376]	@ (8003e78 <TIM3_IRQHandler+0x1a8>)
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4413      	add	r3, r2
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a5b      	ldr	r2, [pc, #364]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003d06:	6113      	str	r3, [r2, #16]
        grid.Vc = vc_array[timer3_variables.sample_index];
 8003d08:	4b58      	ldr	r3, [pc, #352]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a5b      	ldr	r2, [pc, #364]	@ (8003e7c <TIM3_IRQHandler+0x1ac>)
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	4413      	add	r3, r2
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a57      	ldr	r2, [pc, #348]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003d16:	6153      	str	r3, [r2, #20]

        grid.Ia = ia_array[timer3_variables.sample_index];
 8003d18:	4b54      	ldr	r3, [pc, #336]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a58      	ldr	r2, [pc, #352]	@ (8003e80 <TIM3_IRQHandler+0x1b0>)
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	4413      	add	r3, r2
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a53      	ldr	r2, [pc, #332]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003d26:	6013      	str	r3, [r2, #0]
        grid.Ib = ib_array[timer3_variables.sample_index];
 8003d28:	4b50      	ldr	r3, [pc, #320]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a55      	ldr	r2, [pc, #340]	@ (8003e84 <TIM3_IRQHandler+0x1b4>)
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a4f      	ldr	r2, [pc, #316]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003d36:	6053      	str	r3, [r2, #4]
        grid.Ic = ic_array[timer3_variables.sample_index];
 8003d38:	4b4c      	ldr	r3, [pc, #304]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a52      	ldr	r2, [pc, #328]	@ (8003e88 <TIM3_IRQHandler+0x1b8>)
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a4b      	ldr	r2, [pc, #300]	@ (8003e74 <TIM3_IRQHandler+0x1a4>)
 8003d46:	6093      	str	r3, [r2, #8]

        // for instantaneous values
        instVal.Va_inst = va_array[timer3_variables.sample_index];
 8003d48:	4b48      	ldr	r3, [pc, #288]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a48      	ldr	r2, [pc, #288]	@ (8003e70 <TIM3_IRQHandler+0x1a0>)
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a4d      	ldr	r2, [pc, #308]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003d56:	6013      	str	r3, [r2, #0]
        instVal.Vb_inst = vb_array[timer3_variables.sample_index];
 8003d58:	4b44      	ldr	r3, [pc, #272]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a46      	ldr	r2, [pc, #280]	@ (8003e78 <TIM3_IRQHandler+0x1a8>)
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4413      	add	r3, r2
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a49      	ldr	r2, [pc, #292]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003d66:	6053      	str	r3, [r2, #4]
        instVal.Vc_inst = vc_array[timer3_variables.sample_index];
 8003d68:	4b40      	ldr	r3, [pc, #256]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a43      	ldr	r2, [pc, #268]	@ (8003e7c <TIM3_IRQHandler+0x1ac>)
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a45      	ldr	r2, [pc, #276]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003d76:	6093      	str	r3, [r2, #8]

        instVal.Ia_inst = ia_array[timer3_variables.sample_index];
 8003d78:	4b3c      	ldr	r3, [pc, #240]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a40      	ldr	r2, [pc, #256]	@ (8003e80 <TIM3_IRQHandler+0x1b0>)
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a41      	ldr	r2, [pc, #260]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003d86:	60d3      	str	r3, [r2, #12]
        instVal.Ib_inst = ib_array[timer3_variables.sample_index];
 8003d88:	4b38      	ldr	r3, [pc, #224]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a3d      	ldr	r2, [pc, #244]	@ (8003e84 <TIM3_IRQHandler+0x1b4>)
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a3d      	ldr	r2, [pc, #244]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003d96:	6113      	str	r3, [r2, #16]
        instVal.Ic_inst = ic_array[timer3_variables.sample_index];
 8003d98:	4b34      	ldr	r3, [pc, #208]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a3a      	ldr	r2, [pc, #232]	@ (8003e88 <TIM3_IRQHandler+0x1b8>)
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a39      	ldr	r2, [pc, #228]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003da6:	6153      	str	r3, [r2, #20]

        instVal.Vdc_inst = Vdc_array[timer3_variables.sample_index];
 8003da8:	4b30      	ldr	r3, [pc, #192]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a38      	ldr	r2, [pc, #224]	@ (8003e90 <TIM3_IRQHandler+0x1c0>)
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a35      	ldr	r2, [pc, #212]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003db6:	6193      	str	r3, [r2, #24]
        instVal.Idc_inst = idc_array[timer3_variables.sample_index];
 8003db8:	4b2c      	ldr	r3, [pc, #176]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a35      	ldr	r2, [pc, #212]	@ (8003e94 <TIM3_IRQHandler+0x1c4>)
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a31      	ldr	r2, [pc, #196]	@ (8003e8c <TIM3_IRQHandler+0x1bc>)
 8003dc6:	61d3      	str	r3, [r2, #28]

        // for average calculation
        avg_calculations.Vdc = Vdc_array[timer3_variables.sample_index];
 8003dc8:	4b28      	ldr	r3, [pc, #160]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a30      	ldr	r2, [pc, #192]	@ (8003e90 <TIM3_IRQHandler+0x1c0>)
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a30      	ldr	r2, [pc, #192]	@ (8003e98 <TIM3_IRQHandler+0x1c8>)
 8003dd6:	6013      	str	r3, [r2, #0]
        avg_calculations.Idc = idc_array[timer3_variables.sample_index];
 8003dd8:	4b24      	ldr	r3, [pc, #144]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8003e94 <TIM3_IRQHandler+0x1c4>)
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e98 <TIM3_IRQHandler+0x1c8>)
 8003de6:	6053      	str	r3, [r2, #4]

        // for rms calculation
        rms_calculations.Va = va_array[timer3_variables.sample_index];
 8003de8:	4b20      	ldr	r3, [pc, #128]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a20      	ldr	r2, [pc, #128]	@ (8003e70 <TIM3_IRQHandler+0x1a0>)
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a29      	ldr	r2, [pc, #164]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003df6:	60d3      	str	r3, [r2, #12]
        rms_calculations.Vb = vb_array[timer3_variables.sample_index];
 8003df8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1e      	ldr	r2, [pc, #120]	@ (8003e78 <TIM3_IRQHandler+0x1a8>)
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	4413      	add	r3, r2
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a25      	ldr	r2, [pc, #148]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003e06:	6113      	str	r3, [r2, #16]
        rms_calculations.Vc = vc_array[timer3_variables.sample_index];
 8003e08:	4b18      	ldr	r3, [pc, #96]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003e7c <TIM3_IRQHandler+0x1ac>)
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a21      	ldr	r2, [pc, #132]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003e16:	6153      	str	r3, [r2, #20]

        rms_calculations.Ia = ia_array[timer3_variables.sample_index];
 8003e18:	4b14      	ldr	r3, [pc, #80]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a18      	ldr	r2, [pc, #96]	@ (8003e80 <TIM3_IRQHandler+0x1b0>)
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4413      	add	r3, r2
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a1d      	ldr	r2, [pc, #116]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003e26:	6013      	str	r3, [r2, #0]
        rms_calculations.Ib = ib_array[timer3_variables.sample_index];
 8003e28:	4b10      	ldr	r3, [pc, #64]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a15      	ldr	r2, [pc, #84]	@ (8003e84 <TIM3_IRQHandler+0x1b4>)
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a19      	ldr	r2, [pc, #100]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003e36:	6053      	str	r3, [r2, #4]
        rms_calculations.Ic = ic_array[timer3_variables.sample_index];
 8003e38:	4b0c      	ldr	r3, [pc, #48]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a12      	ldr	r2, [pc, #72]	@ (8003e88 <TIM3_IRQHandler+0x1b8>)
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	4413      	add	r3, r2
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a15      	ldr	r2, [pc, #84]	@ (8003e9c <TIM3_IRQHandler+0x1cc>)
 8003e46:	6093      	str	r3, [r2, #8]

        timer3_variables.sample_index = (timer3_variables.sample_index + 1);
 8003e48:	4b08      	ldr	r3, [pc, #32]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	4a07      	ldr	r2, [pc, #28]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e50:	6013      	str	r3, [r2, #0]

        if(timer3_variables.sample_index > 359){
 8003e52:	4b06      	ldr	r3, [pc, #24]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8003e5a:	db02      	blt.n	8003e62 <TIM3_IRQHandler+0x192>
        	timer3_variables.sample_index = 0;
 8003e5c:	4b03      	ldr	r3, [pc, #12]	@ (8003e6c <TIM3_IRQHandler+0x19c>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN TIM3_IRQn 1 */
   //  uint32_t dac_val = (uint32_t)((pll.Theta / (2.0f * M_PI)) * 4095.0f);
   //  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
   //  HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);
  /* USER CODE END TIM3_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40000400 	.word	0x40000400
 8003e6c:	2000009c 	.word	0x2000009c
 8003e70:	08006f9c 	.word	0x08006f9c
 8003e74:	2000006c 	.word	0x2000006c
 8003e78:	0800753c 	.word	0x0800753c
 8003e7c:	08007adc 	.word	0x08007adc
 8003e80:	0800807c 	.word	0x0800807c
 8003e84:	0800861c 	.word	0x0800861c
 8003e88:	08008bbc 	.word	0x08008bbc
 8003e8c:	200003d8 	.word	0x200003d8
 8003e90:	0800915c 	.word	0x0800915c
 8003e94:	080096fc 	.word	0x080096fc
 8003e98:	200004b0 	.word	0x200004b0
 8003e9c:	200003f8 	.word	0x200003f8

08003ea0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM8))
 8003ea4:	4812      	ldr	r0, [pc, #72]	@ (8003ef0 <TIM8_UP_TIM13_IRQHandler+0x50>)
 8003ea6:	f7ff fed1 	bl	8003c4c <LL_TIM_IsActiveFlag_UPDATE>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d01c      	beq.n	8003eea <TIM8_UP_TIM13_IRQHandler+0x4a>
	{
		LL_TIM_ClearFlag_UPDATE(TIM8);
 8003eb0:	480f      	ldr	r0, [pc, #60]	@ (8003ef0 <TIM8_UP_TIM13_IRQHandler+0x50>)
 8003eb2:	f7ff febd 	bl	8003c30 <LL_TIM_ClearFlag_UPDATE>

		adcReadings();
 8003eb6:	f7fc fe31 	bl	8000b1c <adcReadings>
		digitalReadings();
 8003eba:	f7fd fbe7 	bl	800168c <digitalReadings>
		usart_communication();
 8003ebe:	f000 f83b 	bl	8003f38 <usart_communication>
		Counters();
 8003ec2:	f7fd f867 	bl	8000f94 <Counters>
		PLL();
 8003ec6:	f7ff f8e7 	bl	8003098 <PLL>
		abc_to_dq();
 8003eca:	f7fc fda7 	bl	8000a1c <abc_to_dq>
		check_if_PLL_locked();
 8003ece:	f7ff faab 	bl	8003428 <check_if_PLL_locked>
		rms_calculation_to_be_placed_in_interrupt();
 8003ed2:	f7ff fae3 	bl	800349c <rms_calculation_to_be_placed_in_interrupt>
		average_calculation_to_be_placed_in_interrupt();
 8003ed6:	f7fc ffbb 	bl	8000e50 <average_calculation_to_be_placed_in_interrupt>
		instantaneousDiagnostics();
 8003eda:	f7fd f9b5 	bl	8001248 <instantaneousDiagnostics>
		rmsDiagnostics();
 8003ede:	f7fd faaf 	bl	8001440 <rmsDiagnostics>
		averageDiagnostics();
 8003ee2:	f7fd fb61 	bl	80015a8 <averageDiagnostics>
		stateControl();
 8003ee6:	f7ff fc6b 	bl	80037c0 <stateControl>
	}
  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40010400 	.word	0x40010400

08003ef4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
    if(LL_DMA_IsActiveFlag_TC0(DMA2)) {
 8003ef8:	4805      	ldr	r0, [pc, #20]	@ (8003f10 <DMA2_Stream0_IRQHandler+0x1c>)
 8003efa:	f7ff fe79 	bl	8003bf0 <LL_DMA_IsActiveFlag_TC0>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d002      	beq.n	8003f0a <DMA2_Stream0_IRQHandler+0x16>
        LL_DMA_ClearFlag_TC0(DMA2);
 8003f04:	4802      	ldr	r0, [pc, #8]	@ (8003f10 <DMA2_Stream0_IRQHandler+0x1c>)
 8003f06:	f7ff fe86 	bl	8003c16 <LL_DMA_ClearFlag_TC0>
    }
  /* USER CODE END DMA2_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40026400 	.word	0x40026400

08003f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f18:	4b06      	ldr	r3, [pc, #24]	@ (8003f34 <SystemInit+0x20>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1e:	4a05      	ldr	r2, [pc, #20]	@ (8003f34 <SystemInit+0x20>)
 8003f20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	e000ed00 	.word	0xe000ed00

08003f38 <usart_communication>:
#include "variables.h"


void usart_communication(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0

	if(usart_comm.transmission_enable == 0)
 8003f3e:	4b4c      	ldr	r3, [pc, #304]	@ (8004070 <usart_communication+0x138>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f083 0301 	eor.w	r3, r3, #1
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d05e      	beq.n	800400c <usart_communication+0xd4>
	{
		if(usart_comm.array_population_index <= TXN_ARRAY_SIZE)
 8003f4e:	4b48      	ldr	r3, [pc, #288]	@ (8004070 <usart_communication+0x138>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2bca      	cmp	r3, #202	@ 0xca
 8003f54:	d84b      	bhi.n	8003fee <usart_communication+0xb6>
		{
			if (usart_comm.array_population_index == 0 )
 8003f56:	4b46      	ldr	r3, [pc, #280]	@ (8004070 <usart_communication+0x138>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10a      	bne.n	8003f74 <usart_communication+0x3c>
			{
				txn_array[usart_comm.array_population_index] = 0.0f;
 8003f5e:	4b44      	ldr	r3, [pc, #272]	@ (8004070 <usart_communication+0x138>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	4a44      	ldr	r2, [pc, #272]	@ (8004074 <usart_communication+0x13c>)
 8003f64:	2100      	movs	r1, #0
 8003f66:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index++;
 8003f68:	4b41      	ldr	r3, [pc, #260]	@ (8004070 <usart_communication+0x138>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	4a40      	ldr	r2, [pc, #256]	@ (8004070 <usart_communication+0x138>)
 8003f70:	6053      	str	r3, [r2, #4]
 8003f72:	e04b      	b.n	800400c <usart_communication+0xd4>
			}
			else if (usart_comm.array_population_index > 0 && usart_comm.array_population_index < TXN_ARRAY_SIZE-1)
 8003f74:	4b3e      	ldr	r3, [pc, #248]	@ (8004070 <usart_communication+0x138>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	dd29      	ble.n	8003fd0 <usart_communication+0x98>
 8003f7c:	4b3c      	ldr	r3, [pc, #240]	@ (8004070 <usart_communication+0x138>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2bc8      	cmp	r3, #200	@ 0xc8
 8003f82:	d825      	bhi.n	8003fd0 <usart_communication+0x98>
			{
				usart_comm.adc_value = adc_buffer[1];
 8003f84:	4b3c      	ldr	r3, [pc, #240]	@ (8004078 <usart_communication+0x140>)
 8003f86:	885b      	ldrh	r3, [r3, #2]
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	4b38      	ldr	r3, [pc, #224]	@ (8004070 <usart_communication+0x138>)
 8003f8e:	60da      	str	r2, [r3, #12]
				usart_comm.adc_scaled_value = 102.36f * usart_comm.adc_value;
 8003f90:	4b37      	ldr	r3, [pc, #220]	@ (8004070 <usart_communication+0x138>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	ee07 3a90 	vmov	s15, r3
 8003f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f9c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800407c <usart_communication+0x144>
 8003fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fa4:	4b32      	ldr	r3, [pc, #200]	@ (8004070 <usart_communication+0x138>)
 8003fa6:	edc3 7a05 	vstr	s15, [r3, #20]
				txn_array[usart_comm.array_population_index] = usart_comm.adc_scaled_value;
 8003faa:	4b31      	ldr	r3, [pc, #196]	@ (8004070 <usart_communication+0x138>)
 8003fac:	edd3 7a05 	vldr	s15, [r3, #20]
 8003fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8004070 <usart_communication+0x138>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fb8:	edc7 7a01 	vstr	s15, [r7, #4]
 8003fbc:	793a      	ldrb	r2, [r7, #4]
 8003fbe:	b2d1      	uxtb	r1, r2
 8003fc0:	4a2c      	ldr	r2, [pc, #176]	@ (8004074 <usart_communication+0x13c>)
 8003fc2:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index++;
 8003fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8004070 <usart_communication+0x138>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	4a29      	ldr	r2, [pc, #164]	@ (8004070 <usart_communication+0x138>)
 8003fcc:	6053      	str	r3, [r2, #4]
 8003fce:	e01d      	b.n	800400c <usart_communication+0xd4>
			}
			else if(usart_comm.array_population_index == TXN_ARRAY_SIZE-1)
 8003fd0:	4b27      	ldr	r3, [pc, #156]	@ (8004070 <usart_communication+0x138>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2bc9      	cmp	r3, #201	@ 0xc9
 8003fd6:	d119      	bne.n	800400c <usart_communication+0xd4>
			{
				txn_array[usart_comm.array_population_index] = 2.0f;
 8003fd8:	4b25      	ldr	r3, [pc, #148]	@ (8004070 <usart_communication+0x138>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	4a25      	ldr	r2, [pc, #148]	@ (8004074 <usart_communication+0x13c>)
 8003fde:	2102      	movs	r1, #2
 8003fe0:	54d1      	strb	r1, [r2, r3]
				usart_comm.array_population_index = usart_comm.array_population_index+2;
 8003fe2:	4b23      	ldr	r3, [pc, #140]	@ (8004070 <usart_communication+0x138>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	3302      	adds	r3, #2
 8003fe8:	4a21      	ldr	r2, [pc, #132]	@ (8004070 <usart_communication+0x138>)
 8003fea:	6053      	str	r3, [r2, #4]
 8003fec:	e00e      	b.n	800400c <usart_communication+0xd4>
			}

		}
		else
		{
			usart_comm.convert_txn_array_to_base64 = 1;
 8003fee:	4b20      	ldr	r3, [pc, #128]	@ (8004070 <usart_communication+0x138>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	745a      	strb	r2, [r3, #17]
			usart_comm.transmission_enable         = 1;
 8003ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8004070 <usart_communication+0x138>)
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	701a      	strb	r2, [r3, #0]
			uart_send_data_pointer                 = (uint8_t *)base64_txn;
 8003ffa:	4b21      	ldr	r3, [pc, #132]	@ (8004080 <usart_communication+0x148>)
 8003ffc:	4a21      	ldr	r2, [pc, #132]	@ (8004084 <usart_communication+0x14c>)
 8003ffe:	601a      	str	r2, [r3, #0]
			usart_comm.array_population_index      = 0;
 8004000:	4b1b      	ldr	r3, [pc, #108]	@ (8004070 <usart_communication+0x138>)
 8004002:	2200      	movs	r2, #0
 8004004:	605a      	str	r2, [r3, #4]
			usart_comm.array_transmission_index    = 0;
 8004006:	4b1a      	ldr	r3, [pc, #104]	@ (8004070 <usart_communication+0x138>)
 8004008:	2200      	movs	r2, #0
 800400a:	609a      	str	r2, [r3, #8]
		}
	}



	if(usart_comm.transmission_enable == 1 && usart_comm.convert_txn_array_to_base64 == 0)
 800400c:	4b18      	ldr	r3, [pc, #96]	@ (8004070 <usart_communication+0x138>)
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d026      	beq.n	8004064 <usart_communication+0x12c>
 8004016:	4b16      	ldr	r3, [pc, #88]	@ (8004070 <usart_communication+0x138>)
 8004018:	7c5b      	ldrb	r3, [r3, #17]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f083 0301 	eor.w	r3, r3, #1
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d01e      	beq.n	8004064 <usart_communication+0x12c>
	{
		if (usart_comm.array_transmission_index <= (BASE64_SIZE))
 8004026:	4b12      	ldr	r3, [pc, #72]	@ (8004070 <usart_communication+0x138>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800402e:	d810      	bhi.n	8004052 <usart_communication+0x11a>
		{
			USART2->DR = *uart_send_data_pointer;
 8004030:	4b13      	ldr	r3, [pc, #76]	@ (8004080 <usart_communication+0x148>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	b2da      	uxtb	r2, r3
 8004038:	4b13      	ldr	r3, [pc, #76]	@ (8004088 <usart_communication+0x150>)
 800403a:	605a      	str	r2, [r3, #4]
			uart_send_data_pointer++;
 800403c:	4b10      	ldr	r3, [pc, #64]	@ (8004080 <usart_communication+0x148>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	3301      	adds	r3, #1
 8004042:	4a0f      	ldr	r2, [pc, #60]	@ (8004080 <usart_communication+0x148>)
 8004044:	6013      	str	r3, [r2, #0]
			usart_comm.array_transmission_index++;
 8004046:	4b0a      	ldr	r3, [pc, #40]	@ (8004070 <usart_communication+0x138>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	3301      	adds	r3, #1
 800404c:	4a08      	ldr	r2, [pc, #32]	@ (8004070 <usart_communication+0x138>)
 800404e:	6093      	str	r3, [r2, #8]

		}

	}

}
 8004050:	e008      	b.n	8004064 <usart_communication+0x12c>
			usart_comm.transmission_enable = 0;
 8004052:	4b07      	ldr	r3, [pc, #28]	@ (8004070 <usart_communication+0x138>)
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]
			usart_comm.array_transmission_index = 0;
 8004058:	4b05      	ldr	r3, [pc, #20]	@ (8004070 <usart_communication+0x138>)
 800405a:	2200      	movs	r2, #0
 800405c:	609a      	str	r2, [r3, #8]
			usart_comm.array_population_index = 0;
 800405e:	4b04      	ldr	r3, [pc, #16]	@ (8004070 <usart_communication+0x138>)
 8004060:	2200      	movs	r2, #0
 8004062:	605a      	str	r2, [r3, #4]
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	20000534 	.word	0x20000534
 8004074:	2000054c 	.word	0x2000054c
 8004078:	200002f0 	.word	0x200002f0
 800407c:	42ccb852 	.word	0x42ccb852
 8004080:	20000618 	.word	0x20000618
 8004084:	2000061c 	.word	0x2000061c
 8004088:	40004400 	.word	0x40004400

0800408c <convert_txn_array_to_base64>:



void convert_txn_array_to_base64(void) {
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0

	if (usart_comm.convert_txn_array_to_base64 == 1)
 8004092:	4b60      	ldr	r3, [pc, #384]	@ (8004214 <convert_txn_array_to_base64+0x188>)
 8004094:	7c5b      	ldrb	r3, [r3, #17]
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 80b5 	beq.w	8004208 <convert_txn_array_to_base64+0x17c>
	{
		*(DATA_TYPE*) &base64_txn[0] = txn_array[0];                              // Copy the first value as header
 800409e:	4b5e      	ldr	r3, [pc, #376]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 80040a0:	4a5e      	ldr	r2, [pc, #376]	@ (800421c <convert_txn_array_to_base64+0x190>)
 80040a2:	7812      	ldrb	r2, [r2, #0]
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	701a      	strb	r2, [r3, #0]
		base64_variables.output_index = SIZE_OF_DATA_TYPE ;                       // 1st value occupy space upto the size of data_type
 80040a8:	4b5d      	ldr	r3, [pc, #372]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	801a      	strh	r2, [r3, #0]

		for (uint16_t i = 0; i < base64_variables.input_len; i += 3)
 80040ae:	2300      	movs	r3, #0
 80040b0:	80fb      	strh	r3, [r7, #6]
 80040b2:	e08d      	b.n	80041d0 <convert_txn_array_to_base64+0x144>
		{
			base64_variables.octet_a = data[i];
 80040b4:	4b5b      	ldr	r3, [pc, #364]	@ (8004224 <convert_txn_array_to_base64+0x198>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	4413      	add	r3, r2
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	461a      	mov	r2, r3
 80040c0:	4b57      	ldr	r3, [pc, #348]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80040c2:	605a      	str	r2, [r3, #4]
			base64_variables.octet_b = (i + 1 < base64_variables.input_len) ? data[i + 1] : 0;
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	3301      	adds	r3, #1
 80040c8:	4a55      	ldr	r2, [pc, #340]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80040ca:	8a92      	ldrh	r2, [r2, #20]
 80040cc:	b292      	uxth	r2, r2
 80040ce:	4293      	cmp	r3, r2
 80040d0:	da06      	bge.n	80040e0 <convert_txn_array_to_base64+0x54>
 80040d2:	4b54      	ldr	r3, [pc, #336]	@ (8004224 <convert_txn_array_to_base64+0x198>)
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	88fb      	ldrh	r3, [r7, #6]
 80040d8:	3301      	adds	r3, #1
 80040da:	4413      	add	r3, r2
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	e000      	b.n	80040e2 <convert_txn_array_to_base64+0x56>
 80040e0:	2300      	movs	r3, #0
 80040e2:	4a4f      	ldr	r2, [pc, #316]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80040e4:	6093      	str	r3, [r2, #8]
			base64_variables.octet_c = (i + 2 < base64_variables.input_len) ? data[i + 2] : 0;
 80040e6:	88fb      	ldrh	r3, [r7, #6]
 80040e8:	3302      	adds	r3, #2
 80040ea:	4a4d      	ldr	r2, [pc, #308]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80040ec:	8a92      	ldrh	r2, [r2, #20]
 80040ee:	b292      	uxth	r2, r2
 80040f0:	4293      	cmp	r3, r2
 80040f2:	da06      	bge.n	8004102 <convert_txn_array_to_base64+0x76>
 80040f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004224 <convert_txn_array_to_base64+0x198>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	3302      	adds	r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	e000      	b.n	8004104 <convert_txn_array_to_base64+0x78>
 8004102:	2300      	movs	r3, #0
 8004104:	4a46      	ldr	r2, [pc, #280]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004106:	60d3      	str	r3, [r2, #12]
			base64_variables.triple  =
					(base64_variables.octet_a << 16) | (base64_variables.octet_b << 8) | base64_variables.octet_c;
 8004108:	4b45      	ldr	r3, [pc, #276]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	041a      	lsls	r2, r3, #16
 800410e:	4b44      	ldr	r3, [pc, #272]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	021b      	lsls	r3, r3, #8
 8004114:	431a      	orrs	r2, r3
 8004116:	4b42      	ldr	r3, [pc, #264]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	4313      	orrs	r3, r2
			base64_variables.triple  =
 800411c:	4a40      	ldr	r2, [pc, #256]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800411e:	6113      	str	r3, [r2, #16]

			base64_txn[base64_variables.output_index++] = base64_chars[(base64_variables.triple >> 18) & 0x3F];
 8004120:	4b3f      	ldr	r3, [pc, #252]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	0c9b      	lsrs	r3, r3, #18
 8004126:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800412a:	4b3d      	ldr	r3, [pc, #244]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	b29b      	uxth	r3, r3
 8004130:	1c59      	adds	r1, r3, #1
 8004132:	b288      	uxth	r0, r1
 8004134:	493a      	ldr	r1, [pc, #232]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004136:	8008      	strh	r0, [r1, #0]
 8004138:	4619      	mov	r1, r3
 800413a:	4b3b      	ldr	r3, [pc, #236]	@ (8004228 <convert_txn_array_to_base64+0x19c>)
 800413c:	5c9a      	ldrb	r2, [r3, r2]
 800413e:	4b36      	ldr	r3, [pc, #216]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 8004140:	545a      	strb	r2, [r3, r1]
			base64_txn[base64_variables.output_index++] = base64_chars[(base64_variables.triple >> 12) & 0x3F];
 8004142:	4b37      	ldr	r3, [pc, #220]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	0b1b      	lsrs	r3, r3, #12
 8004148:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800414c:	4b34      	ldr	r3, [pc, #208]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	b29b      	uxth	r3, r3
 8004152:	1c59      	adds	r1, r3, #1
 8004154:	b288      	uxth	r0, r1
 8004156:	4932      	ldr	r1, [pc, #200]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004158:	8008      	strh	r0, [r1, #0]
 800415a:	4619      	mov	r1, r3
 800415c:	4b32      	ldr	r3, [pc, #200]	@ (8004228 <convert_txn_array_to_base64+0x19c>)
 800415e:	5c9a      	ldrb	r2, [r3, r2]
 8004160:	4b2d      	ldr	r3, [pc, #180]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 8004162:	545a      	strb	r2, [r3, r1]

			base64_txn[base64_variables.output_index++] =
					(i + 1 < base64_variables.input_len) ? base64_chars[(base64_variables.triple >> 6) & 0x3F] : '=';
 8004164:	88fb      	ldrh	r3, [r7, #6]
 8004166:	3301      	adds	r3, #1
 8004168:	4a2d      	ldr	r2, [pc, #180]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800416a:	8a92      	ldrh	r2, [r2, #20]
 800416c:	b292      	uxth	r2, r2
			base64_txn[base64_variables.output_index++] =
 800416e:	4293      	cmp	r3, r2
 8004170:	da07      	bge.n	8004182 <convert_txn_array_to_base64+0xf6>
					(i + 1 < base64_variables.input_len) ? base64_chars[(base64_variables.triple >> 6) & 0x3F] : '=';
 8004172:	4b2b      	ldr	r3, [pc, #172]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	099b      	lsrs	r3, r3, #6
 8004178:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
			base64_txn[base64_variables.output_index++] =
 800417c:	4a2a      	ldr	r2, [pc, #168]	@ (8004228 <convert_txn_array_to_base64+0x19c>)
 800417e:	5cd2      	ldrb	r2, [r2, r3]
 8004180:	e000      	b.n	8004184 <convert_txn_array_to_base64+0xf8>
 8004182:	223d      	movs	r2, #61	@ 0x3d
 8004184:	4b26      	ldr	r3, [pc, #152]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004186:	881b      	ldrh	r3, [r3, #0]
 8004188:	b29b      	uxth	r3, r3
 800418a:	1c59      	adds	r1, r3, #1
 800418c:	b288      	uxth	r0, r1
 800418e:	4924      	ldr	r1, [pc, #144]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004190:	8008      	strh	r0, [r1, #0]
 8004192:	4619      	mov	r1, r3
 8004194:	4b20      	ldr	r3, [pc, #128]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 8004196:	545a      	strb	r2, [r3, r1]

			base64_txn[base64_variables.output_index++] =
					(i + 2 < base64_variables.input_len) ? base64_chars[base64_variables.triple & 0x3F] : '=';
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	3302      	adds	r3, #2
 800419c:	4a20      	ldr	r2, [pc, #128]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 800419e:	8a92      	ldrh	r2, [r2, #20]
 80041a0:	b292      	uxth	r2, r2
			base64_txn[base64_variables.output_index++] =
 80041a2:	4293      	cmp	r3, r2
 80041a4:	da06      	bge.n	80041b4 <convert_txn_array_to_base64+0x128>
					(i + 2 < base64_variables.input_len) ? base64_chars[base64_variables.triple & 0x3F] : '=';
 80041a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
			base64_txn[base64_variables.output_index++] =
 80041ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004228 <convert_txn_array_to_base64+0x19c>)
 80041b0:	5cd2      	ldrb	r2, [r2, r3]
 80041b2:	e000      	b.n	80041b6 <convert_txn_array_to_base64+0x12a>
 80041b4:	223d      	movs	r2, #61	@ 0x3d
 80041b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041b8:	881b      	ldrh	r3, [r3, #0]
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	1c59      	adds	r1, r3, #1
 80041be:	b288      	uxth	r0, r1
 80041c0:	4917      	ldr	r1, [pc, #92]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041c2:	8008      	strh	r0, [r1, #0]
 80041c4:	4619      	mov	r1, r3
 80041c6:	4b14      	ldr	r3, [pc, #80]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 80041c8:	545a      	strb	r2, [r3, r1]
		for (uint16_t i = 0; i < base64_variables.input_len; i += 3)
 80041ca:	88fb      	ldrh	r3, [r7, #6]
 80041cc:	3303      	adds	r3, #3
 80041ce:	80fb      	strh	r3, [r7, #6]
 80041d0:	4b13      	ldr	r3, [pc, #76]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041d2:	8a9b      	ldrh	r3, [r3, #20]
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	88fa      	ldrh	r2, [r7, #6]
 80041d8:	429a      	cmp	r2, r3
 80041da:	f4ff af6b 	bcc.w	80040b4 <convert_txn_array_to_base64+0x28>
		}

		*(DATA_TYPE*) &base64_txn[base64_variables.output_index] = txn_array[TXN_ARRAY_SIZE-1];    // Copy the last value as header
 80041de:	4b10      	ldr	r3, [pc, #64]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <convert_txn_array_to_base64+0x18c>)
 80041e8:	4413      	add	r3, r2
 80041ea:	4a0c      	ldr	r2, [pc, #48]	@ (800421c <convert_txn_array_to_base64+0x190>)
 80041ec:	f892 20c9 	ldrb.w	r2, [r2, #201]	@ 0xc9
 80041f0:	b2d2      	uxtb	r2, r2
 80041f2:	701a      	strb	r2, [r3, #0]
		base64_variables.output_index += SIZE_OF_DATA_TYPE ;
 80041f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3301      	adds	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <convert_txn_array_to_base64+0x194>)
 8004200:	801a      	strh	r2, [r3, #0]
		usart_comm.convert_txn_array_to_base64 = 0;
 8004202:	4b04      	ldr	r3, [pc, #16]	@ (8004214 <convert_txn_array_to_base64+0x188>)
 8004204:	2200      	movs	r2, #0
 8004206:	745a      	strb	r2, [r3, #17]
	}

}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	20000534 	.word	0x20000534
 8004218:	2000061c 	.word	0x2000061c
 800421c:	2000054c 	.word	0x2000054c
 8004220:	20000218 	.word	0x20000218
 8004224:	20000230 	.word	0x20000230
 8004228:	08006f58 	.word	0x08006f58

0800422c <voltageController>:
#include "math.h"
#include "variables.h"
#include <stdbool.h>


void voltageController(void){
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0

	// Voltage error
	voltage_ctrl.error = voltage_ctrl.Vdc_ref - voltage_ctrl.Vdc_actual;
 8004230:	4b43      	ldr	r3, [pc, #268]	@ (8004340 <voltageController+0x114>)
 8004232:	ed93 7a00 	vldr	s14, [r3]
 8004236:	4b42      	ldr	r3, [pc, #264]	@ (8004340 <voltageController+0x114>)
 8004238:	edd3 7a01 	vldr	s15, [r3, #4]
 800423c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004240:	4b3f      	ldr	r3, [pc, #252]	@ (8004340 <voltageController+0x114>)
 8004242:	edc3 7a08 	vstr	s15, [r3, #32]

	// Proportional term
	voltage_ctrl.P_term = voltage_ctrl.Kp * voltage_ctrl.error;
 8004246:	4b3e      	ldr	r3, [pc, #248]	@ (8004340 <voltageController+0x114>)
 8004248:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800424c:	4b3c      	ldr	r3, [pc, #240]	@ (8004340 <voltageController+0x114>)
 800424e:	edd3 7a08 	vldr	s15, [r3, #32]
 8004252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004256:	4b3a      	ldr	r3, [pc, #232]	@ (8004340 <voltageController+0x114>)
 8004258:	edc3 7a07 	vstr	s15, [r3, #28]

    // Compute integral term candidate
	voltage_ctrl.I_term_candidate = voltage_ctrl.Ki * (voltage_ctrl.integral_error + voltage_ctrl.error * pll.Ts);
 800425c:	4b38      	ldr	r3, [pc, #224]	@ (8004340 <voltageController+0x114>)
 800425e:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8004262:	4b37      	ldr	r3, [pc, #220]	@ (8004340 <voltageController+0x114>)
 8004264:	edd3 6a05 	vldr	s13, [r3, #20]
 8004268:	4b35      	ldr	r3, [pc, #212]	@ (8004340 <voltageController+0x114>)
 800426a:	ed93 6a08 	vldr	s12, [r3, #32]
 800426e:	4b35      	ldr	r3, [pc, #212]	@ (8004344 <voltageController+0x118>)
 8004270:	edd3 7a00 	vldr	s15, [r3]
 8004274:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004278:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800427c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004280:	4b2f      	ldr	r3, [pc, #188]	@ (8004340 <voltageController+0x114>)
 8004282:	edc3 7a06 	vstr	s15, [r3, #24]
//		voltage.I_term_clamped = -(voltage.Id_ref_max) - voltage.P_term;
//	 } else {
//		voltage.I_term_clamped = voltage.I_term_candidate;
//	 }

	if(voltage_ctrl.I_term_candidate > 10){
 8004286:	4b2e      	ldr	r3, [pc, #184]	@ (8004340 <voltageController+0x114>)
 8004288:	edd3 7a06 	vldr	s15, [r3, #24]
 800428c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004290:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004298:	dd03      	ble.n	80042a2 <voltageController+0x76>
		voltage_ctrl.I_term_candidate = 10;
 800429a:	4b29      	ldr	r3, [pc, #164]	@ (8004340 <voltageController+0x114>)
 800429c:	4a2a      	ldr	r2, [pc, #168]	@ (8004348 <voltageController+0x11c>)
 800429e:	619a      	str	r2, [r3, #24]
 80042a0:	e00c      	b.n	80042bc <voltageController+0x90>
	}else if(voltage_ctrl.I_term_candidate < -10){
 80042a2:	4b27      	ldr	r3, [pc, #156]	@ (8004340 <voltageController+0x114>)
 80042a4:	edd3 7a06 	vldr	s15, [r3, #24]
 80042a8:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80042ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b4:	d502      	bpl.n	80042bc <voltageController+0x90>
		voltage_ctrl.I_term_candidate = -10;
 80042b6:	4b22      	ldr	r3, [pc, #136]	@ (8004340 <voltageController+0x114>)
 80042b8:	4a24      	ldr	r2, [pc, #144]	@ (800434c <voltageController+0x120>)
 80042ba:	619a      	str	r2, [r3, #24]
	}


	// update integral state from clamped I_term
	voltage_ctrl.integral_error = voltage_ctrl.I_term_candidate / voltage_ctrl.Ki;
 80042bc:	4b20      	ldr	r3, [pc, #128]	@ (8004340 <voltageController+0x114>)
 80042be:	edd3 6a06 	vldr	s13, [r3, #24]
 80042c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004340 <voltageController+0x114>)
 80042c4:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80042c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004340 <voltageController+0x114>)
 80042ce:	edc3 7a05 	vstr	s15, [r3, #20]


	// Final PI controller output
    voltage_ctrl.Id_ref = voltage_ctrl.P_term + voltage_ctrl.I_term_candidate;
 80042d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004340 <voltageController+0x114>)
 80042d4:	ed93 7a07 	vldr	s14, [r3, #28]
 80042d8:	4b19      	ldr	r3, [pc, #100]	@ (8004340 <voltageController+0x114>)
 80042da:	edd3 7a06 	vldr	s15, [r3, #24]
 80042de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042e2:	4b17      	ldr	r3, [pc, #92]	@ (8004340 <voltageController+0x114>)
 80042e4:	edc3 7a03 	vstr	s15, [r3, #12]

	// Final output safety clamp (should already be within range)
	if (voltage_ctrl.Id_ref > voltage_ctrl.Id_ref_max) {
 80042e8:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <voltageController+0x114>)
 80042ea:	ed93 7a03 	vldr	s14, [r3, #12]
 80042ee:	4b14      	ldr	r3, [pc, #80]	@ (8004340 <voltageController+0x114>)
 80042f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80042f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fc:	dd04      	ble.n	8004308 <voltageController+0xdc>
		voltage_ctrl.Id_ref = voltage_ctrl.Id_ref_max;
 80042fe:	4b10      	ldr	r3, [pc, #64]	@ (8004340 <voltageController+0x114>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	4a0f      	ldr	r2, [pc, #60]	@ (8004340 <voltageController+0x114>)
 8004304:	60d3      	str	r3, [r2, #12]
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
	 }

	 //   return Id_ref;
}
 8004306:	e015      	b.n	8004334 <voltageController+0x108>
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
 8004308:	4b0d      	ldr	r3, [pc, #52]	@ (8004340 <voltageController+0x114>)
 800430a:	ed93 7a03 	vldr	s14, [r3, #12]
 800430e:	4b0c      	ldr	r3, [pc, #48]	@ (8004340 <voltageController+0x114>)
 8004310:	edd3 7a02 	vldr	s15, [r3, #8]
 8004314:	eef1 7a67 	vneg.f32	s15, s15
 8004318:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800431c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004320:	d400      	bmi.n	8004324 <voltageController+0xf8>
}
 8004322:	e007      	b.n	8004334 <voltageController+0x108>
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
 8004324:	4b06      	ldr	r3, [pc, #24]	@ (8004340 <voltageController+0x114>)
 8004326:	edd3 7a02 	vldr	s15, [r3, #8]
 800432a:	eef1 7a67 	vneg.f32	s15, s15
 800432e:	4b04      	ldr	r3, [pc, #16]	@ (8004340 <voltageController+0x114>)
 8004330:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8004334:	bf00      	nop
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	200001a4 	.word	0x200001a4
 8004344:	20000004 	.word	0x20000004
 8004348:	41200000 	.word	0x41200000
 800434c:	c1200000 	.word	0xc1200000

08004350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004388 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004354:	f7ff fdde 	bl	8003f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004358:	480c      	ldr	r0, [pc, #48]	@ (800438c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800435a:	490d      	ldr	r1, [pc, #52]	@ (8004390 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800435c:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800435e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004360:	e002      	b.n	8004368 <LoopCopyDataInit>

08004362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004366:	3304      	adds	r3, #4

08004368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800436a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800436c:	d3f9      	bcc.n	8004362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800436e:	4a0a      	ldr	r2, [pc, #40]	@ (8004398 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004370:	4c0a      	ldr	r4, [pc, #40]	@ (800439c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004374:	e001      	b.n	800437a <LoopFillZerobss>

08004376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004378:	3204      	adds	r2, #4

0800437a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800437a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800437c:	d3fb      	bcc.n	8004376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800437e:	f002 f80d 	bl	800639c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004382:	f7fe f94a 	bl	800261a <main>
  bx  lr    
 8004386:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004388:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800438c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004390:	2000028c 	.word	0x2000028c
  ldr r2, =_sidata
 8004394:	0800a07c 	.word	0x0800a07c
  ldr r2, =_sbss
 8004398:	2000028c 	.word	0x2000028c
  ldr r4, =_ebss
 800439c:	20000868 	.word	0x20000868

080043a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043a0:	e7fe      	b.n	80043a0 <ADC_IRQHandler>
	...

080043a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043a8:	4b0e      	ldr	r3, [pc, #56]	@ (80043e4 <HAL_Init+0x40>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a0d      	ldr	r2, [pc, #52]	@ (80043e4 <HAL_Init+0x40>)
 80043ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043b4:	4b0b      	ldr	r3, [pc, #44]	@ (80043e4 <HAL_Init+0x40>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a0a      	ldr	r2, [pc, #40]	@ (80043e4 <HAL_Init+0x40>)
 80043ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043c0:	4b08      	ldr	r3, [pc, #32]	@ (80043e4 <HAL_Init+0x40>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a07      	ldr	r2, [pc, #28]	@ (80043e4 <HAL_Init+0x40>)
 80043c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043cc:	2003      	movs	r0, #3
 80043ce:	f000 f901 	bl	80045d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043d2:	2000      	movs	r0, #0
 80043d4:	f000 f808 	bl	80043e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043d8:	f7ff fb9a 	bl	8003b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40023c00 	.word	0x40023c00

080043e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043f0:	4b12      	ldr	r3, [pc, #72]	@ (800443c <HAL_InitTick+0x54>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4b12      	ldr	r3, [pc, #72]	@ (8004440 <HAL_InitTick+0x58>)
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	4619      	mov	r1, r3
 80043fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004402:	fbb2 f3f3 	udiv	r3, r2, r3
 8004406:	4618      	mov	r0, r3
 8004408:	f000 f90b 	bl	8004622 <HAL_SYSTICK_Config>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e00e      	b.n	8004434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b0f      	cmp	r3, #15
 800441a:	d80a      	bhi.n	8004432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800441c:	2200      	movs	r2, #0
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	f000 f8e1 	bl	80045ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004428:	4a06      	ldr	r2, [pc, #24]	@ (8004444 <HAL_InitTick+0x5c>)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800442e:	2300      	movs	r3, #0
 8004430:	e000      	b.n	8004434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
}
 8004434:	4618      	mov	r0, r3
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	20000000 	.word	0x20000000
 8004440:	20000238 	.word	0x20000238
 8004444:	20000234 	.word	0x20000234

08004448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800444c:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_IncTick+0x20>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	461a      	mov	r2, r3
 8004452:	4b06      	ldr	r3, [pc, #24]	@ (800446c <HAL_IncTick+0x24>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4413      	add	r3, r2
 8004458:	4a04      	ldr	r2, [pc, #16]	@ (800446c <HAL_IncTick+0x24>)
 800445a:	6013      	str	r3, [r2, #0]
}
 800445c:	bf00      	nop
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000238 	.word	0x20000238
 800446c:	2000072c 	.word	0x2000072c

08004470 <__NVIC_SetPriorityGrouping>:
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004480:	4b0c      	ldr	r3, [pc, #48]	@ (80044b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800448c:	4013      	ands	r3, r2
 800448e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800449c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044a2:	4a04      	ldr	r2, [pc, #16]	@ (80044b4 <__NVIC_SetPriorityGrouping+0x44>)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	60d3      	str	r3, [r2, #12]
}
 80044a8:	bf00      	nop
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	e000ed00 	.word	0xe000ed00

080044b8 <__NVIC_GetPriorityGrouping>:
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044bc:	4b04      	ldr	r3, [pc, #16]	@ (80044d0 <__NVIC_GetPriorityGrouping+0x18>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	0a1b      	lsrs	r3, r3, #8
 80044c2:	f003 0307 	and.w	r3, r3, #7
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <__NVIC_SetPriority>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	6039      	str	r1, [r7, #0]
 80044de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	db0a      	blt.n	80044fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	490c      	ldr	r1, [pc, #48]	@ (8004520 <__NVIC_SetPriority+0x4c>)
 80044ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f2:	0112      	lsls	r2, r2, #4
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	440b      	add	r3, r1
 80044f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80044fc:	e00a      	b.n	8004514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	b2da      	uxtb	r2, r3
 8004502:	4908      	ldr	r1, [pc, #32]	@ (8004524 <__NVIC_SetPriority+0x50>)
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	3b04      	subs	r3, #4
 800450c:	0112      	lsls	r2, r2, #4
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	440b      	add	r3, r1
 8004512:	761a      	strb	r2, [r3, #24]
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	e000e100 	.word	0xe000e100
 8004524:	e000ed00 	.word	0xe000ed00

08004528 <NVIC_EncodePriority>:
{
 8004528:	b480      	push	{r7}
 800452a:	b089      	sub	sp, #36	@ 0x24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f1c3 0307 	rsb	r3, r3, #7
 8004542:	2b04      	cmp	r3, #4
 8004544:	bf28      	it	cs
 8004546:	2304      	movcs	r3, #4
 8004548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	3304      	adds	r3, #4
 800454e:	2b06      	cmp	r3, #6
 8004550:	d902      	bls.n	8004558 <NVIC_EncodePriority+0x30>
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	3b03      	subs	r3, #3
 8004556:	e000      	b.n	800455a <NVIC_EncodePriority+0x32>
 8004558:	2300      	movs	r3, #0
 800455a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800455c:	f04f 32ff 	mov.w	r2, #4294967295
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43da      	mvns	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	401a      	ands	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004570:	f04f 31ff 	mov.w	r1, #4294967295
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	fa01 f303 	lsl.w	r3, r1, r3
 800457a:	43d9      	mvns	r1, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004580:	4313      	orrs	r3, r2
}
 8004582:	4618      	mov	r0, r3
 8004584:	3724      	adds	r7, #36	@ 0x24
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
	...

08004590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	3b01      	subs	r3, #1
 800459c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045a0:	d301      	bcc.n	80045a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045a2:	2301      	movs	r3, #1
 80045a4:	e00f      	b.n	80045c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045a6:	4a0a      	ldr	r2, [pc, #40]	@ (80045d0 <SysTick_Config+0x40>)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3b01      	subs	r3, #1
 80045ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045ae:	210f      	movs	r1, #15
 80045b0:	f04f 30ff 	mov.w	r0, #4294967295
 80045b4:	f7ff ff8e 	bl	80044d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045b8:	4b05      	ldr	r3, [pc, #20]	@ (80045d0 <SysTick_Config+0x40>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045be:	4b04      	ldr	r3, [pc, #16]	@ (80045d0 <SysTick_Config+0x40>)
 80045c0:	2207      	movs	r2, #7
 80045c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	e000e010 	.word	0xe000e010

080045d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ff47 	bl	8004470 <__NVIC_SetPriorityGrouping>
}
 80045e2:	bf00      	nop
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b086      	sub	sp, #24
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	4603      	mov	r3, r0
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
 80045f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045fc:	f7ff ff5c 	bl	80044b8 <__NVIC_GetPriorityGrouping>
 8004600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	68b9      	ldr	r1, [r7, #8]
 8004606:	6978      	ldr	r0, [r7, #20]
 8004608:	f7ff ff8e 	bl	8004528 <NVIC_EncodePriority>
 800460c:	4602      	mov	r2, r0
 800460e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004612:	4611      	mov	r1, r2
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff ff5d 	bl	80044d4 <__NVIC_SetPriority>
}
 800461a:	bf00      	nop
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b082      	sub	sp, #8
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7ff ffb0 	bl	8004590 <SysTick_Config>
 8004630:	4603      	mov	r3, r0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800463c:	b480      	push	{r7}
 800463e:	b089      	sub	sp, #36	@ 0x24
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800464a:	2300      	movs	r3, #0
 800464c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800464e:	2300      	movs	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004652:	2300      	movs	r3, #0
 8004654:	61fb      	str	r3, [r7, #28]
 8004656:	e16b      	b.n	8004930 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004658:	2201      	movs	r2, #1
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4013      	ands	r3, r2
 800466a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	429a      	cmp	r2, r3
 8004672:	f040 815a 	bne.w	800492a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	2b01      	cmp	r3, #1
 8004680:	d005      	beq.n	800468e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800468a:	2b02      	cmp	r3, #2
 800468c:	d130      	bne.n	80046f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	2203      	movs	r2, #3
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	4013      	ands	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046c4:	2201      	movs	r2, #1
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 0201 	and.w	r2, r3, #1
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f003 0303 	and.w	r3, r3, #3
 80046f8:	2b03      	cmp	r3, #3
 80046fa:	d017      	beq.n	800472c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	005b      	lsls	r3, r3, #1
 8004706:	2203      	movs	r2, #3
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	43db      	mvns	r3, r3
 800470e:	69ba      	ldr	r2, [r7, #24]
 8004710:	4013      	ands	r3, r2
 8004712:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	4313      	orrs	r3, r2
 8004724:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d123      	bne.n	8004780 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	08da      	lsrs	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3208      	adds	r2, #8
 8004740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004744:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	220f      	movs	r2, #15
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	43db      	mvns	r3, r3
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	4013      	ands	r3, r2
 800475a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	691a      	ldr	r2, [r3, #16]
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	4313      	orrs	r3, r2
 8004770:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	08da      	lsrs	r2, r3, #3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	3208      	adds	r2, #8
 800477a:	69b9      	ldr	r1, [r7, #24]
 800477c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	005b      	lsls	r3, r3, #1
 800478a:	2203      	movs	r2, #3
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	43db      	mvns	r3, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4013      	ands	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 0203 	and.w	r2, r3, #3
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 80b4 	beq.w	800492a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047c2:	2300      	movs	r3, #0
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	4b60      	ldr	r3, [pc, #384]	@ (8004948 <HAL_GPIO_Init+0x30c>)
 80047c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ca:	4a5f      	ldr	r2, [pc, #380]	@ (8004948 <HAL_GPIO_Init+0x30c>)
 80047cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80047d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004948 <HAL_GPIO_Init+0x30c>)
 80047d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047da:	60fb      	str	r3, [r7, #12]
 80047dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047de:	4a5b      	ldr	r2, [pc, #364]	@ (800494c <HAL_GPIO_Init+0x310>)
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	089b      	lsrs	r3, r3, #2
 80047e4:	3302      	adds	r3, #2
 80047e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	220f      	movs	r2, #15
 80047f6:	fa02 f303 	lsl.w	r3, r2, r3
 80047fa:	43db      	mvns	r3, r3
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	4013      	ands	r3, r2
 8004800:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a52      	ldr	r2, [pc, #328]	@ (8004950 <HAL_GPIO_Init+0x314>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d02b      	beq.n	8004862 <HAL_GPIO_Init+0x226>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a51      	ldr	r2, [pc, #324]	@ (8004954 <HAL_GPIO_Init+0x318>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d025      	beq.n	800485e <HAL_GPIO_Init+0x222>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a50      	ldr	r2, [pc, #320]	@ (8004958 <HAL_GPIO_Init+0x31c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d01f      	beq.n	800485a <HAL_GPIO_Init+0x21e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a4f      	ldr	r2, [pc, #316]	@ (800495c <HAL_GPIO_Init+0x320>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d019      	beq.n	8004856 <HAL_GPIO_Init+0x21a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a4e      	ldr	r2, [pc, #312]	@ (8004960 <HAL_GPIO_Init+0x324>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d013      	beq.n	8004852 <HAL_GPIO_Init+0x216>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a4d      	ldr	r2, [pc, #308]	@ (8004964 <HAL_GPIO_Init+0x328>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00d      	beq.n	800484e <HAL_GPIO_Init+0x212>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a4c      	ldr	r2, [pc, #304]	@ (8004968 <HAL_GPIO_Init+0x32c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d007      	beq.n	800484a <HAL_GPIO_Init+0x20e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a4b      	ldr	r2, [pc, #300]	@ (800496c <HAL_GPIO_Init+0x330>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d101      	bne.n	8004846 <HAL_GPIO_Init+0x20a>
 8004842:	2307      	movs	r3, #7
 8004844:	e00e      	b.n	8004864 <HAL_GPIO_Init+0x228>
 8004846:	2308      	movs	r3, #8
 8004848:	e00c      	b.n	8004864 <HAL_GPIO_Init+0x228>
 800484a:	2306      	movs	r3, #6
 800484c:	e00a      	b.n	8004864 <HAL_GPIO_Init+0x228>
 800484e:	2305      	movs	r3, #5
 8004850:	e008      	b.n	8004864 <HAL_GPIO_Init+0x228>
 8004852:	2304      	movs	r3, #4
 8004854:	e006      	b.n	8004864 <HAL_GPIO_Init+0x228>
 8004856:	2303      	movs	r3, #3
 8004858:	e004      	b.n	8004864 <HAL_GPIO_Init+0x228>
 800485a:	2302      	movs	r3, #2
 800485c:	e002      	b.n	8004864 <HAL_GPIO_Init+0x228>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_GPIO_Init+0x228>
 8004862:	2300      	movs	r3, #0
 8004864:	69fa      	ldr	r2, [r7, #28]
 8004866:	f002 0203 	and.w	r2, r2, #3
 800486a:	0092      	lsls	r2, r2, #2
 800486c:	4093      	lsls	r3, r2
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	4313      	orrs	r3, r2
 8004872:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004874:	4935      	ldr	r1, [pc, #212]	@ (800494c <HAL_GPIO_Init+0x310>)
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	089b      	lsrs	r3, r3, #2
 800487a:	3302      	adds	r3, #2
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004882:	4b3b      	ldr	r3, [pc, #236]	@ (8004970 <HAL_GPIO_Init+0x334>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048a6:	4a32      	ldr	r2, [pc, #200]	@ (8004970 <HAL_GPIO_Init+0x334>)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048ac:	4b30      	ldr	r3, [pc, #192]	@ (8004970 <HAL_GPIO_Init+0x334>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	43db      	mvns	r3, r3
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4013      	ands	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d003      	beq.n	80048d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048d0:	4a27      	ldr	r2, [pc, #156]	@ (8004970 <HAL_GPIO_Init+0x334>)
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048d6:	4b26      	ldr	r3, [pc, #152]	@ (8004970 <HAL_GPIO_Init+0x334>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	43db      	mvns	r3, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4013      	ands	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004970 <HAL_GPIO_Init+0x334>)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004900:	4b1b      	ldr	r3, [pc, #108]	@ (8004970 <HAL_GPIO_Init+0x334>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	43db      	mvns	r3, r3
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	4013      	ands	r3, r2
 800490e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004924:	4a12      	ldr	r2, [pc, #72]	@ (8004970 <HAL_GPIO_Init+0x334>)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	3301      	adds	r3, #1
 800492e:	61fb      	str	r3, [r7, #28]
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	2b0f      	cmp	r3, #15
 8004934:	f67f ae90 	bls.w	8004658 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	3724      	adds	r7, #36	@ 0x24
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40023800 	.word	0x40023800
 800494c:	40013800 	.word	0x40013800
 8004950:	40020000 	.word	0x40020000
 8004954:	40020400 	.word	0x40020400
 8004958:	40020800 	.word	0x40020800
 800495c:	40020c00 	.word	0x40020c00
 8004960:	40021000 	.word	0x40021000
 8004964:	40021400 	.word	0x40021400
 8004968:	40021800 	.word	0x40021800
 800496c:	40021c00 	.word	0x40021c00
 8004970:	40013c00 	.word	0x40013c00

08004974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004978:	4b03      	ldr	r3, [pc, #12]	@ (8004988 <HAL_RCC_GetHCLKFreq+0x14>)
 800497a:	681b      	ldr	r3, [r3, #0]
}
 800497c:	4618      	mov	r0, r3
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	20000000 	.word	0x20000000

0800498c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004990:	f7ff fff0 	bl	8004974 <HAL_RCC_GetHCLKFreq>
 8004994:	4602      	mov	r2, r0
 8004996:	4b05      	ldr	r3, [pc, #20]	@ (80049ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	0a9b      	lsrs	r3, r3, #10
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	4903      	ldr	r1, [pc, #12]	@ (80049b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049a2:	5ccb      	ldrb	r3, [r1, r3]
 80049a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40023800 	.word	0x40023800
 80049b0:	08006f50 	.word	0x08006f50

080049b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049b8:	f7ff ffdc 	bl	8004974 <HAL_RCC_GetHCLKFreq>
 80049bc:	4602      	mov	r2, r0
 80049be:	4b05      	ldr	r3, [pc, #20]	@ (80049d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	0b5b      	lsrs	r3, r3, #13
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	4903      	ldr	r1, [pc, #12]	@ (80049d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ca:	5ccb      	ldrb	r3, [r1, r3]
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40023800 	.word	0x40023800
 80049d8:	08006f50 	.word	0x08006f50

080049dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e042      	b.n	8004a74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d106      	bne.n	8004a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff f8ac 	bl	8003b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2224      	movs	r2, #36	@ 0x24
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68da      	ldr	r2, [r3, #12]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f82b 	bl	8004a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	695a      	ldr	r2, [r3, #20]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a80:	b0c0      	sub	sp, #256	@ 0x100
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a98:	68d9      	ldr	r1, [r3, #12]
 8004a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	ea40 0301 	orr.w	r3, r0, r1
 8004aa4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	431a      	orrs	r2, r3
 8004abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ad4:	f021 010c 	bic.w	r1, r1, #12
 8004ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ae2:	430b      	orrs	r3, r1
 8004ae4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af6:	6999      	ldr	r1, [r3, #24]
 8004af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	ea40 0301 	orr.w	r3, r0, r1
 8004b02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	4b8f      	ldr	r3, [pc, #572]	@ (8004d48 <UART_SetConfig+0x2cc>)
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d005      	beq.n	8004b1c <UART_SetConfig+0xa0>
 8004b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4b8d      	ldr	r3, [pc, #564]	@ (8004d4c <UART_SetConfig+0x2d0>)
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d104      	bne.n	8004b26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b1c:	f7ff ff4a 	bl	80049b4 <HAL_RCC_GetPCLK2Freq>
 8004b20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b24:	e003      	b.n	8004b2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b26:	f7ff ff31 	bl	800498c <HAL_RCC_GetPCLK1Freq>
 8004b2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b38:	f040 810c 	bne.w	8004d54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b40:	2200      	movs	r2, #0
 8004b42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b4e:	4622      	mov	r2, r4
 8004b50:	462b      	mov	r3, r5
 8004b52:	1891      	adds	r1, r2, r2
 8004b54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b56:	415b      	adcs	r3, r3
 8004b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b5e:	4621      	mov	r1, r4
 8004b60:	eb12 0801 	adds.w	r8, r2, r1
 8004b64:	4629      	mov	r1, r5
 8004b66:	eb43 0901 	adc.w	r9, r3, r1
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b7e:	4690      	mov	r8, r2
 8004b80:	4699      	mov	r9, r3
 8004b82:	4623      	mov	r3, r4
 8004b84:	eb18 0303 	adds.w	r3, r8, r3
 8004b88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b8c:	462b      	mov	r3, r5
 8004b8e:	eb49 0303 	adc.w	r3, r9, r3
 8004b92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ba2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ba6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004baa:	460b      	mov	r3, r1
 8004bac:	18db      	adds	r3, r3, r3
 8004bae:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	eb42 0303 	adc.w	r3, r2, r3
 8004bb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004bbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bc0:	f7fb fd96 	bl	80006f0 <__aeabi_uldivmod>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4b61      	ldr	r3, [pc, #388]	@ (8004d50 <UART_SetConfig+0x2d4>)
 8004bca:	fba3 2302 	umull	r2, r3, r3, r2
 8004bce:	095b      	lsrs	r3, r3, #5
 8004bd0:	011c      	lsls	r4, r3, #4
 8004bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bdc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004be0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004be4:	4642      	mov	r2, r8
 8004be6:	464b      	mov	r3, r9
 8004be8:	1891      	adds	r1, r2, r2
 8004bea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004bec:	415b      	adcs	r3, r3
 8004bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004bf4:	4641      	mov	r1, r8
 8004bf6:	eb12 0a01 	adds.w	sl, r2, r1
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	eb43 0b01 	adc.w	fp, r3, r1
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c14:	4692      	mov	sl, r2
 8004c16:	469b      	mov	fp, r3
 8004c18:	4643      	mov	r3, r8
 8004c1a:	eb1a 0303 	adds.w	r3, sl, r3
 8004c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c22:	464b      	mov	r3, r9
 8004c24:	eb4b 0303 	adc.w	r3, fp, r3
 8004c28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c40:	460b      	mov	r3, r1
 8004c42:	18db      	adds	r3, r3, r3
 8004c44:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c46:	4613      	mov	r3, r2
 8004c48:	eb42 0303 	adc.w	r3, r2, r3
 8004c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c56:	f7fb fd4b 	bl	80006f0 <__aeabi_uldivmod>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4b3b      	ldr	r3, [pc, #236]	@ (8004d50 <UART_SetConfig+0x2d4>)
 8004c62:	fba3 2301 	umull	r2, r3, r3, r1
 8004c66:	095b      	lsrs	r3, r3, #5
 8004c68:	2264      	movs	r2, #100	@ 0x64
 8004c6a:	fb02 f303 	mul.w	r3, r2, r3
 8004c6e:	1acb      	subs	r3, r1, r3
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c76:	4b36      	ldr	r3, [pc, #216]	@ (8004d50 <UART_SetConfig+0x2d4>)
 8004c78:	fba3 2302 	umull	r2, r3, r3, r2
 8004c7c:	095b      	lsrs	r3, r3, #5
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c84:	441c      	add	r4, r3
 8004c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c98:	4642      	mov	r2, r8
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	1891      	adds	r1, r2, r2
 8004c9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ca0:	415b      	adcs	r3, r3
 8004ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ca4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ca8:	4641      	mov	r1, r8
 8004caa:	1851      	adds	r1, r2, r1
 8004cac:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cae:	4649      	mov	r1, r9
 8004cb0:	414b      	adcs	r3, r1
 8004cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004cc0:	4659      	mov	r1, fp
 8004cc2:	00cb      	lsls	r3, r1, #3
 8004cc4:	4651      	mov	r1, sl
 8004cc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cca:	4651      	mov	r1, sl
 8004ccc:	00ca      	lsls	r2, r1, #3
 8004cce:	4610      	mov	r0, r2
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	4642      	mov	r2, r8
 8004cd6:	189b      	adds	r3, r3, r2
 8004cd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cdc:	464b      	mov	r3, r9
 8004cde:	460a      	mov	r2, r1
 8004ce0:	eb42 0303 	adc.w	r3, r2, r3
 8004ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004cf4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004cf8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	18db      	adds	r3, r3, r3
 8004d00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d02:	4613      	mov	r3, r2
 8004d04:	eb42 0303 	adc.w	r3, r2, r3
 8004d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d12:	f7fb fced 	bl	80006f0 <__aeabi_uldivmod>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d50 <UART_SetConfig+0x2d4>)
 8004d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d20:	095b      	lsrs	r3, r3, #5
 8004d22:	2164      	movs	r1, #100	@ 0x64
 8004d24:	fb01 f303 	mul.w	r3, r1, r3
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	3332      	adds	r3, #50	@ 0x32
 8004d2e:	4a08      	ldr	r2, [pc, #32]	@ (8004d50 <UART_SetConfig+0x2d4>)
 8004d30:	fba2 2303 	umull	r2, r3, r2, r3
 8004d34:	095b      	lsrs	r3, r3, #5
 8004d36:	f003 0207 	and.w	r2, r3, #7
 8004d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4422      	add	r2, r4
 8004d42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d44:	e106      	b.n	8004f54 <UART_SetConfig+0x4d8>
 8004d46:	bf00      	nop
 8004d48:	40011000 	.word	0x40011000
 8004d4c:	40011400 	.word	0x40011400
 8004d50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d66:	4642      	mov	r2, r8
 8004d68:	464b      	mov	r3, r9
 8004d6a:	1891      	adds	r1, r2, r2
 8004d6c:	6239      	str	r1, [r7, #32]
 8004d6e:	415b      	adcs	r3, r3
 8004d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d76:	4641      	mov	r1, r8
 8004d78:	1854      	adds	r4, r2, r1
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	eb43 0501 	adc.w	r5, r3, r1
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	00eb      	lsls	r3, r5, #3
 8004d8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d8e:	00e2      	lsls	r2, r4, #3
 8004d90:	4614      	mov	r4, r2
 8004d92:	461d      	mov	r5, r3
 8004d94:	4643      	mov	r3, r8
 8004d96:	18e3      	adds	r3, r4, r3
 8004d98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d9c:	464b      	mov	r3, r9
 8004d9e:	eb45 0303 	adc.w	r3, r5, r3
 8004da2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004db2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004db6:	f04f 0200 	mov.w	r2, #0
 8004dba:	f04f 0300 	mov.w	r3, #0
 8004dbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dc2:	4629      	mov	r1, r5
 8004dc4:	008b      	lsls	r3, r1, #2
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dcc:	4621      	mov	r1, r4
 8004dce:	008a      	lsls	r2, r1, #2
 8004dd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004dd4:	f7fb fc8c 	bl	80006f0 <__aeabi_uldivmod>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4b60      	ldr	r3, [pc, #384]	@ (8004f60 <UART_SetConfig+0x4e4>)
 8004dde:	fba3 2302 	umull	r2, r3, r3, r2
 8004de2:	095b      	lsrs	r3, r3, #5
 8004de4:	011c      	lsls	r4, r3, #4
 8004de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dea:	2200      	movs	r2, #0
 8004dec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004df0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004df4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004df8:	4642      	mov	r2, r8
 8004dfa:	464b      	mov	r3, r9
 8004dfc:	1891      	adds	r1, r2, r2
 8004dfe:	61b9      	str	r1, [r7, #24]
 8004e00:	415b      	adcs	r3, r3
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e08:	4641      	mov	r1, r8
 8004e0a:	1851      	adds	r1, r2, r1
 8004e0c:	6139      	str	r1, [r7, #16]
 8004e0e:	4649      	mov	r1, r9
 8004e10:	414b      	adcs	r3, r1
 8004e12:	617b      	str	r3, [r7, #20]
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	f04f 0300 	mov.w	r3, #0
 8004e1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e20:	4659      	mov	r1, fp
 8004e22:	00cb      	lsls	r3, r1, #3
 8004e24:	4651      	mov	r1, sl
 8004e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e2a:	4651      	mov	r1, sl
 8004e2c:	00ca      	lsls	r2, r1, #3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	4619      	mov	r1, r3
 8004e32:	4603      	mov	r3, r0
 8004e34:	4642      	mov	r2, r8
 8004e36:	189b      	adds	r3, r3, r2
 8004e38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e3c:	464b      	mov	r3, r9
 8004e3e:	460a      	mov	r2, r1
 8004e40:	eb42 0303 	adc.w	r3, r2, r3
 8004e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e54:	f04f 0200 	mov.w	r2, #0
 8004e58:	f04f 0300 	mov.w	r3, #0
 8004e5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e60:	4649      	mov	r1, r9
 8004e62:	008b      	lsls	r3, r1, #2
 8004e64:	4641      	mov	r1, r8
 8004e66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e6a:	4641      	mov	r1, r8
 8004e6c:	008a      	lsls	r2, r1, #2
 8004e6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e72:	f7fb fc3d 	bl	80006f0 <__aeabi_uldivmod>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4b38      	ldr	r3, [pc, #224]	@ (8004f60 <UART_SetConfig+0x4e4>)
 8004e7e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	2264      	movs	r2, #100	@ 0x64
 8004e86:	fb02 f303 	mul.w	r3, r2, r3
 8004e8a:	1acb      	subs	r3, r1, r3
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	3332      	adds	r3, #50	@ 0x32
 8004e90:	4a33      	ldr	r2, [pc, #204]	@ (8004f60 <UART_SetConfig+0x4e4>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e9c:	441c      	add	r4, r3
 8004e9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ea6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ea8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004eac:	4642      	mov	r2, r8
 8004eae:	464b      	mov	r3, r9
 8004eb0:	1891      	adds	r1, r2, r2
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	415b      	adcs	r3, r3
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	1851      	adds	r1, r2, r1
 8004ec0:	6039      	str	r1, [r7, #0]
 8004ec2:	4649      	mov	r1, r9
 8004ec4:	414b      	adcs	r3, r1
 8004ec6:	607b      	str	r3, [r7, #4]
 8004ec8:	f04f 0200 	mov.w	r2, #0
 8004ecc:	f04f 0300 	mov.w	r3, #0
 8004ed0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ed4:	4659      	mov	r1, fp
 8004ed6:	00cb      	lsls	r3, r1, #3
 8004ed8:	4651      	mov	r1, sl
 8004eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ede:	4651      	mov	r1, sl
 8004ee0:	00ca      	lsls	r2, r1, #3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	4642      	mov	r2, r8
 8004eea:	189b      	adds	r3, r3, r2
 8004eec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eee:	464b      	mov	r3, r9
 8004ef0:	460a      	mov	r2, r1
 8004ef2:	eb42 0303 	adc.w	r3, r2, r3
 8004ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f02:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f10:	4649      	mov	r1, r9
 8004f12:	008b      	lsls	r3, r1, #2
 8004f14:	4641      	mov	r1, r8
 8004f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	008a      	lsls	r2, r1, #2
 8004f1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f22:	f7fb fbe5 	bl	80006f0 <__aeabi_uldivmod>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f60 <UART_SetConfig+0x4e4>)
 8004f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f30:	095b      	lsrs	r3, r3, #5
 8004f32:	2164      	movs	r1, #100	@ 0x64
 8004f34:	fb01 f303 	mul.w	r3, r1, r3
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	3332      	adds	r3, #50	@ 0x32
 8004f3e:	4a08      	ldr	r2, [pc, #32]	@ (8004f60 <UART_SetConfig+0x4e4>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	f003 020f 	and.w	r2, r3, #15
 8004f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4422      	add	r2, r4
 8004f52:	609a      	str	r2, [r3, #8]
}
 8004f54:	bf00      	nop
 8004f56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f60:	51eb851f 	.word	0x51eb851f

08004f64 <LL_ADC_REG_SetSequencerLength>:
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004f7e:	bf00      	nop
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <LL_ADC_IsEnabled>:
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 0301 	and.w	r3, r3, #1
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	bf0c      	ite	eq
 8004f9e:	2301      	moveq	r3, #1
 8004fa0:	2300      	movne	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8004fb0:	b590      	push	{r4, r7, lr}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8004fbe:	481c      	ldr	r0, [pc, #112]	@ (8005030 <LL_ADC_CommonInit+0x80>)
 8004fc0:	f7ff ffe3 	bl	8004f8a <LL_ADC_IsEnabled>
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	481b      	ldr	r0, [pc, #108]	@ (8005034 <LL_ADC_CommonInit+0x84>)
 8004fc8:	f7ff ffdf 	bl	8004f8a <LL_ADC_IsEnabled>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	431c      	orrs	r4, r3
 8004fd0:	4819      	ldr	r0, [pc, #100]	@ (8005038 <LL_ADC_CommonInit+0x88>)
 8004fd2:	f7ff ffda 	bl	8004f8a <LL_ADC_IsEnabled>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	4323      	orrs	r3, r4
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d120      	bne.n	8005020 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d012      	beq.n	800500c <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	4b14      	ldr	r3, [pc, #80]	@ (800503c <LL_ADC_CommonInit+0x8c>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	6811      	ldr	r1, [r2, #0]
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	6852      	ldr	r2, [r2, #4]
 8004ff6:	4311      	orrs	r1, r2
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	6892      	ldr	r2, [r2, #8]
 8004ffc:	4311      	orrs	r1, r2
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	68d2      	ldr	r2, [r2, #12]
 8005002:	430a      	orrs	r2, r1
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	605a      	str	r2, [r3, #4]
 800500a:	e00b      	b.n	8005024 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	4b0a      	ldr	r3, [pc, #40]	@ (800503c <LL_ADC_CommonInit+0x8c>)
 8005012:	4013      	ands	r3, r2
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	431a      	orrs	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	605a      	str	r2, [r3, #4]
 800501e:	e001      	b.n	8005024 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005024:	7bfb      	ldrb	r3, [r7, #15]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	bd90      	pop	{r4, r7, pc}
 800502e:	bf00      	nop
 8005030:	40012000 	.word	0x40012000
 8005034:	40012100 	.word	0x40012100
 8005038:	40012200 	.word	0x40012200
 800503c:	fffc10e0 	.word	0xfffc10e0

08005040 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800504a:	2300      	movs	r3, #0
 800504c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7ff ff9b 	bl	8004f8a <LL_ADC_IsEnabled>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d117      	bne.n	800508a <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8005062:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	6811      	ldr	r1, [r2, #0]
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	6892      	ldr	r2, [r2, #8]
 800506e:	430a      	orrs	r2, r1
 8005070:	431a      	orrs	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	609a      	str	r2, [r3, #8]
 8005088:	e001      	b.n	800508e <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800508e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80050a2:	2300      	movs	r3, #0
 80050a4:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff ff6f 	bl	8004f8a <LL_ADC_IsEnabled>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d12b      	bne.n	800510a <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d009      	beq.n	80050ce <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	605a      	str	r2, [r3, #4]
 80050cc:	e005      	b.n	80050da <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689a      	ldr	r2, [r3, #8]
 80050de:	4b0e      	ldr	r3, [pc, #56]	@ (8005118 <LL_ADC_REG_Init+0x80>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	68d2      	ldr	r2, [r2, #12]
 80050ee:	4311      	orrs	r1, r2
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	6912      	ldr	r2, [r2, #16]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	4619      	mov	r1, r3
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff ff2e 	bl	8004f64 <LL_ADC_REG_SetSequencerLength>
 8005108:	e001      	b.n	800510e <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800510e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3710      	adds	r7, #16
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	c0fffcfd 	.word	0xc0fffcfd

0800511c <LL_GPIO_SetPinMode>:
{
 800511c:	b480      	push	{r7}
 800511e:	b08b      	sub	sp, #44	@ 0x2c
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	fa93 f3a3 	rbit	r3, r3
 8005136:	613b      	str	r3, [r7, #16]
  return result;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005142:	2320      	movs	r3, #32
 8005144:	e003      	b.n	800514e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	fab3 f383 	clz	r3, r3
 800514c:	b2db      	uxtb	r3, r3
 800514e:	005b      	lsls	r3, r3, #1
 8005150:	2103      	movs	r1, #3
 8005152:	fa01 f303 	lsl.w	r3, r1, r3
 8005156:	43db      	mvns	r3, r3
 8005158:	401a      	ands	r2, r3
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	fa93 f3a3 	rbit	r3, r3
 8005164:	61fb      	str	r3, [r7, #28]
  return result;
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005170:	2320      	movs	r3, #32
 8005172:	e003      	b.n	800517c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005176:	fab3 f383 	clz	r3, r3
 800517a:	b2db      	uxtb	r3, r3
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	6879      	ldr	r1, [r7, #4]
 8005180:	fa01 f303 	lsl.w	r3, r1, r3
 8005184:	431a      	orrs	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	601a      	str	r2, [r3, #0]
}
 800518a:	bf00      	nop
 800518c:	372c      	adds	r7, #44	@ 0x2c
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <LL_GPIO_SetPinOutputType>:
{
 8005196:	b480      	push	{r7}
 8005198:	b085      	sub	sp, #20
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	685a      	ldr	r2, [r3, #4]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	43db      	mvns	r3, r3
 80051aa:	401a      	ands	r2, r3
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	6879      	ldr	r1, [r7, #4]
 80051b0:	fb01 f303 	mul.w	r3, r1, r3
 80051b4:	431a      	orrs	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	605a      	str	r2, [r3, #4]
}
 80051ba:	bf00      	nop
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <LL_GPIO_SetPinSpeed>:
{
 80051c6:	b480      	push	{r7}
 80051c8:	b08b      	sub	sp, #44	@ 0x2c
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	60f8      	str	r0, [r7, #12]
 80051ce:	60b9      	str	r1, [r7, #8]
 80051d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	fa93 f3a3 	rbit	r3, r3
 80051e0:	613b      	str	r3, [r7, #16]
  return result;
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80051ec:	2320      	movs	r3, #32
 80051ee:	e003      	b.n	80051f8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	fab3 f383 	clz	r3, r3
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	005b      	lsls	r3, r3, #1
 80051fa:	2103      	movs	r1, #3
 80051fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005200:	43db      	mvns	r3, r3
 8005202:	401a      	ands	r2, r3
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	fa93 f3a3 	rbit	r3, r3
 800520e:	61fb      	str	r3, [r7, #28]
  return result;
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800521a:	2320      	movs	r3, #32
 800521c:	e003      	b.n	8005226 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005220:	fab3 f383 	clz	r3, r3
 8005224:	b2db      	uxtb	r3, r3
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	fa01 f303 	lsl.w	r3, r1, r3
 800522e:	431a      	orrs	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	609a      	str	r2, [r3, #8]
}
 8005234:	bf00      	nop
 8005236:	372c      	adds	r7, #44	@ 0x2c
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_GPIO_SetPinPull>:
{
 8005240:	b480      	push	{r7}
 8005242:	b08b      	sub	sp, #44	@ 0x2c
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	fa93 f3a3 	rbit	r3, r3
 800525a:	613b      	str	r3, [r7, #16]
  return result;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005266:	2320      	movs	r3, #32
 8005268:	e003      	b.n	8005272 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	fab3 f383 	clz	r3, r3
 8005270:	b2db      	uxtb	r3, r3
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	2103      	movs	r1, #3
 8005276:	fa01 f303 	lsl.w	r3, r1, r3
 800527a:	43db      	mvns	r3, r3
 800527c:	401a      	ands	r2, r3
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	fa93 f3a3 	rbit	r3, r3
 8005288:	61fb      	str	r3, [r7, #28]
  return result;
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005294:	2320      	movs	r3, #32
 8005296:	e003      	b.n	80052a0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	fab3 f383 	clz	r3, r3
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	fa01 f303 	lsl.w	r3, r1, r3
 80052a8:	431a      	orrs	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	60da      	str	r2, [r3, #12]
}
 80052ae:	bf00      	nop
 80052b0:	372c      	adds	r7, #44	@ 0x2c
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <LL_GPIO_SetAFPin_0_7>:
{
 80052ba:	b480      	push	{r7}
 80052bc:	b08b      	sub	sp, #44	@ 0x2c
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6a1a      	ldr	r2, [r3, #32]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	fa93 f3a3 	rbit	r3, r3
 80052d4:	613b      	str	r3, [r7, #16]
  return result;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d101      	bne.n	80052e4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80052e0:	2320      	movs	r3, #32
 80052e2:	e003      	b.n	80052ec <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	fab3 f383 	clz	r3, r3
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	210f      	movs	r1, #15
 80052f0:	fa01 f303 	lsl.w	r3, r1, r3
 80052f4:	43db      	mvns	r3, r3
 80052f6:	401a      	ands	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	fa93 f3a3 	rbit	r3, r3
 8005302:	61fb      	str	r3, [r7, #28]
  return result;
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800530e:	2320      	movs	r3, #32
 8005310:	e003      	b.n	800531a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005314:	fab3 f383 	clz	r3, r3
 8005318:	b2db      	uxtb	r3, r3
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	6879      	ldr	r1, [r7, #4]
 800531e:	fa01 f303 	lsl.w	r3, r1, r3
 8005322:	431a      	orrs	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	621a      	str	r2, [r3, #32]
}
 8005328:	bf00      	nop
 800532a:	372c      	adds	r7, #44	@ 0x2c
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <LL_GPIO_SetAFPin_8_15>:
{
 8005334:	b480      	push	{r7}
 8005336:	b08b      	sub	sp, #44	@ 0x2c
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	0a1b      	lsrs	r3, r3, #8
 8005348:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	fa93 f3a3 	rbit	r3, r3
 8005350:	613b      	str	r3, [r7, #16]
  return result;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800535c:	2320      	movs	r3, #32
 800535e:	e003      	b.n	8005368 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	fab3 f383 	clz	r3, r3
 8005366:	b2db      	uxtb	r3, r3
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	210f      	movs	r1, #15
 800536c:	fa01 f303 	lsl.w	r3, r1, r3
 8005370:	43db      	mvns	r3, r3
 8005372:	401a      	ands	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	0a1b      	lsrs	r3, r3, #8
 8005378:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	fa93 f3a3 	rbit	r3, r3
 8005380:	61fb      	str	r3, [r7, #28]
  return result;
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	2b00      	cmp	r3, #0
 800538a:	d101      	bne.n	8005390 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800538c:	2320      	movs	r3, #32
 800538e:	e003      	b.n	8005398 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005392:	fab3 f383 	clz	r3, r3
 8005396:	b2db      	uxtb	r3, r3
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	6879      	ldr	r1, [r7, #4]
 800539c:	fa01 f303 	lsl.w	r3, r1, r3
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80053a6:	bf00      	nop
 80053a8:	372c      	adds	r7, #44	@ 0x2c
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80053b2:	b580      	push	{r7, lr}
 80053b4:	b08a      	sub	sp, #40	@ 0x28
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
 80053ba:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80053bc:	2300      	movs	r3, #0
 80053be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80053c0:	2300      	movs	r3, #0
 80053c2:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	fa93 f3a3 	rbit	r3, r3
 80053d0:	617b      	str	r3, [r7, #20]
  return result;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <LL_GPIO_Init+0x2e>
    return 32U;
 80053dc:	2320      	movs	r3, #32
 80053de:	e003      	b.n	80053e8 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	fab3 f383 	clz	r3, r3
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80053ea:	e057      	b.n	800549c <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	2101      	movs	r1, #1
 80053f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	4013      	ands	r3, r2
 80053fa:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d049      	beq.n	8005496 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d003      	beq.n	8005412 <LL_GPIO_Init+0x60>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d10d      	bne.n	800542e <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	461a      	mov	r2, r3
 8005418:	6a39      	ldr	r1, [r7, #32]
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff fed3 	bl	80051c6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	461a      	mov	r2, r3
 8005426:	6a39      	ldr	r1, [r7, #32]
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7ff feb4 	bl	8005196 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	461a      	mov	r2, r3
 8005434:	6a39      	ldr	r1, [r7, #32]
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7ff ff02 	bl	8005240 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	2b02      	cmp	r3, #2
 8005442:	d121      	bne.n	8005488 <LL_GPIO_Init+0xd6>
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	fa93 f3a3 	rbit	r3, r3
 800544e:	60bb      	str	r3, [r7, #8]
  return result;
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <LL_GPIO_Init+0xac>
    return 32U;
 800545a:	2320      	movs	r3, #32
 800545c:	e003      	b.n	8005466 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	fab3 f383 	clz	r3, r3
 8005464:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005466:	2b07      	cmp	r3, #7
 8005468:	d807      	bhi.n	800547a <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	461a      	mov	r2, r3
 8005470:	6a39      	ldr	r1, [r7, #32]
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff ff21 	bl	80052ba <LL_GPIO_SetAFPin_0_7>
 8005478:	e006      	b.n	8005488 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	461a      	mov	r2, r3
 8005480:	6a39      	ldr	r1, [r7, #32]
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff ff56 	bl	8005334 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	461a      	mov	r2, r3
 800548e:	6a39      	ldr	r1, [r7, #32]
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f7ff fe43 	bl	800511c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	3301      	adds	r3, #1
 800549a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a2:	fa22 f303 	lsr.w	r3, r2, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1a0      	bne.n	80053ec <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3728      	adds	r7, #40	@ 0x28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <LL_RCC_GetSysClkSource>:
{
 80054b4:	b480      	push	{r7}
 80054b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80054b8:	4b04      	ldr	r3, [pc, #16]	@ (80054cc <LL_RCC_GetSysClkSource+0x18>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 030c 	and.w	r3, r3, #12
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	40023800 	.word	0x40023800

080054d0 <LL_RCC_GetAHBPrescaler>:
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80054d4:	4b04      	ldr	r3, [pc, #16]	@ (80054e8 <LL_RCC_GetAHBPrescaler+0x18>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40023800 	.word	0x40023800

080054ec <LL_RCC_GetAPB1Prescaler>:
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80054f0:	4b04      	ldr	r3, [pc, #16]	@ (8005504 <LL_RCC_GetAPB1Prescaler+0x18>)
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40023800 	.word	0x40023800

08005508 <LL_RCC_GetAPB2Prescaler>:
{
 8005508:	b480      	push	{r7}
 800550a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800550c:	4b04      	ldr	r3, [pc, #16]	@ (8005520 <LL_RCC_GetAPB2Prescaler+0x18>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005514:	4618      	mov	r0, r3
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40023800 	.word	0x40023800

08005524 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005528:	4b04      	ldr	r3, [pc, #16]	@ (800553c <LL_RCC_PLL_GetMainSource+0x18>)
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8005530:	4618      	mov	r0, r3
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40023800 	.word	0x40023800

08005540 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005544:	4b04      	ldr	r3, [pc, #16]	@ (8005558 <LL_RCC_PLL_GetN+0x18>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	099b      	lsrs	r3, r3, #6
 800554a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800554e:	4618      	mov	r0, r3
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	40023800 	.word	0x40023800

0800555c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8005560:	4b04      	ldr	r3, [pc, #16]	@ (8005574 <LL_RCC_PLL_GetP+0x18>)
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005568:	4618      	mov	r0, r3
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	40023800 	.word	0x40023800

08005578 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005578:	b480      	push	{r7}
 800557a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800557c:	4b04      	ldr	r3, [pc, #16]	@ (8005590 <LL_RCC_PLL_GetDivider+0x18>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8005584:	4618      	mov	r0, r3
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	40023800 	.word	0x40023800

08005594 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800559c:	f000 f820 	bl	80055e0 <RCC_GetSystemClockFreq>
 80055a0:	4602      	mov	r2, r0
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 f840 	bl	8005630 <RCC_GetHCLKClockFreq>
 80055b0:	4602      	mov	r2, r0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 f84e 	bl	800565c <RCC_GetPCLK1ClockFreq>
 80055c0:	4602      	mov	r2, r0
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 f85a 	bl	8005684 <RCC_GetPCLK2ClockFreq>
 80055d0:	4602      	mov	r2, r0
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	60da      	str	r2, [r3, #12]
}
 80055d6:	bf00      	nop
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
	...

080055e0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80055ea:	f7ff ff63 	bl	80054b4 <LL_RCC_GetSysClkSource>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d00c      	beq.n	800560e <RCC_GetSystemClockFreq+0x2e>
 80055f4:	2b08      	cmp	r3, #8
 80055f6:	d80f      	bhi.n	8005618 <RCC_GetSystemClockFreq+0x38>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <RCC_GetSystemClockFreq+0x22>
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d003      	beq.n	8005608 <RCC_GetSystemClockFreq+0x28>
 8005600:	e00a      	b.n	8005618 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005602:	4b09      	ldr	r3, [pc, #36]	@ (8005628 <RCC_GetSystemClockFreq+0x48>)
 8005604:	607b      	str	r3, [r7, #4]
      break;
 8005606:	e00a      	b.n	800561e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005608:	4b08      	ldr	r3, [pc, #32]	@ (800562c <RCC_GetSystemClockFreq+0x4c>)
 800560a:	607b      	str	r3, [r7, #4]
      break;
 800560c:	e007      	b.n	800561e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800560e:	2008      	movs	r0, #8
 8005610:	f000 f84c 	bl	80056ac <RCC_PLL_GetFreqDomain_SYS>
 8005614:	6078      	str	r0, [r7, #4]
      break;
 8005616:	e002      	b.n	800561e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005618:	4b03      	ldr	r3, [pc, #12]	@ (8005628 <RCC_GetSystemClockFreq+0x48>)
 800561a:	607b      	str	r3, [r7, #4]
      break;
 800561c:	bf00      	nop
  }

  return frequency;
 800561e:	687b      	ldr	r3, [r7, #4]
}
 8005620:	4618      	mov	r0, r3
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	00f42400 	.word	0x00f42400
 800562c:	007a1200 	.word	0x007a1200

08005630 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005638:	f7ff ff4a 	bl	80054d0 <LL_RCC_GetAHBPrescaler>
 800563c:	4603      	mov	r3, r0
 800563e:	091b      	lsrs	r3, r3, #4
 8005640:	f003 030f 	and.w	r3, r3, #15
 8005644:	4a04      	ldr	r2, [pc, #16]	@ (8005658 <RCC_GetHCLKClockFreq+0x28>)
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	461a      	mov	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	40d3      	lsrs	r3, r2
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	08006f40 	.word	0x08006f40

0800565c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005664:	f7ff ff42 	bl	80054ec <LL_RCC_GetAPB1Prescaler>
 8005668:	4603      	mov	r3, r0
 800566a:	0a9b      	lsrs	r3, r3, #10
 800566c:	4a04      	ldr	r2, [pc, #16]	@ (8005680 <RCC_GetPCLK1ClockFreq+0x24>)
 800566e:	5cd3      	ldrb	r3, [r2, r3]
 8005670:	461a      	mov	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	40d3      	lsrs	r3, r2
}
 8005676:	4618      	mov	r0, r3
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	08006f50 	.word	0x08006f50

08005684 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800568c:	f7ff ff3c 	bl	8005508 <LL_RCC_GetAPB2Prescaler>
 8005690:	4603      	mov	r3, r0
 8005692:	0b5b      	lsrs	r3, r3, #13
 8005694:	4a04      	ldr	r2, [pc, #16]	@ (80056a8 <RCC_GetPCLK2ClockFreq+0x24>)
 8005696:	5cd3      	ldrb	r3, [r2, r3]
 8005698:	461a      	mov	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	40d3      	lsrs	r3, r2
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	08006f50 	.word	0x08006f50

080056ac <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80056ac:	b590      	push	{r4, r7, lr}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80056b4:	2300      	movs	r3, #0
 80056b6:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80056bc:	2300      	movs	r3, #0
 80056be:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80056c0:	f7ff ff30 	bl	8005524 <LL_RCC_PLL_GetMainSource>
 80056c4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056d2:	d003      	beq.n	80056dc <RCC_PLL_GetFreqDomain_SYS+0x30>
 80056d4:	e005      	b.n	80056e2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80056d6:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80056d8:	617b      	str	r3, [r7, #20]
      break;
 80056da:	e005      	b.n	80056e8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80056dc:	4b11      	ldr	r3, [pc, #68]	@ (8005724 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80056de:	617b      	str	r3, [r7, #20]
      break;
 80056e0:	e002      	b.n	80056e8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80056e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005720 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80056e4:	617b      	str	r3, [r7, #20]
      break;
 80056e6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d113      	bne.n	8005716 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80056ee:	f7ff ff43 	bl	8005578 <LL_RCC_PLL_GetDivider>
 80056f2:	4602      	mov	r2, r0
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	fbb3 f4f2 	udiv	r4, r3, r2
 80056fa:	f7ff ff21 	bl	8005540 <LL_RCC_PLL_GetN>
 80056fe:	4603      	mov	r3, r0
 8005700:	fb03 f404 	mul.w	r4, r3, r4
 8005704:	f7ff ff2a 	bl	800555c <LL_RCC_PLL_GetP>
 8005708:	4603      	mov	r3, r0
 800570a:	0c1b      	lsrs	r3, r3, #16
 800570c:	3301      	adds	r3, #1
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	fbb4 f3f3 	udiv	r3, r4, r3
 8005714:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8005716:	693b      	ldr	r3, [r7, #16]
}
 8005718:	4618      	mov	r0, r3
 800571a:	371c      	adds	r7, #28
 800571c:	46bd      	mov	sp, r7
 800571e:	bd90      	pop	{r4, r7, pc}
 8005720:	00f42400 	.word	0x00f42400
 8005724:	007a1200 	.word	0x007a1200

08005728 <LL_TIM_SetPrescaler>:
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <LL_TIM_SetAutoReload>:
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <LL_TIM_SetRepetitionCounter>:
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	683a      	ldr	r2, [r7, #0]
 800576e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <LL_TIM_OC_SetCompareCH1>:
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <LL_TIM_OC_SetCompareCH2>:
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <LL_TIM_OC_SetCompareCH3>:
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <LL_TIM_OC_SetCompareCH4>:
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	f043 0201 	orr.w	r2, r3, #1
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	615a      	str	r2, [r3, #20]
}
 8005800:	bf00      	nop
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a3d      	ldr	r2, [pc, #244]	@ (8005914 <LL_TIM_Init+0x108>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d013      	beq.n	800584c <LL_TIM_Init+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582a:	d00f      	beq.n	800584c <LL_TIM_Init+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a3a      	ldr	r2, [pc, #232]	@ (8005918 <LL_TIM_Init+0x10c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00b      	beq.n	800584c <LL_TIM_Init+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a39      	ldr	r2, [pc, #228]	@ (800591c <LL_TIM_Init+0x110>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d007      	beq.n	800584c <LL_TIM_Init+0x40>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a38      	ldr	r2, [pc, #224]	@ (8005920 <LL_TIM_Init+0x114>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <LL_TIM_Init+0x40>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a37      	ldr	r2, [pc, #220]	@ (8005924 <LL_TIM_Init+0x118>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d106      	bne.n	800585a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2d      	ldr	r2, [pc, #180]	@ (8005914 <LL_TIM_Init+0x108>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d02b      	beq.n	80058ba <LL_TIM_Init+0xae>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005868:	d027      	beq.n	80058ba <LL_TIM_Init+0xae>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a2a      	ldr	r2, [pc, #168]	@ (8005918 <LL_TIM_Init+0x10c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d023      	beq.n	80058ba <LL_TIM_Init+0xae>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a29      	ldr	r2, [pc, #164]	@ (800591c <LL_TIM_Init+0x110>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d01f      	beq.n	80058ba <LL_TIM_Init+0xae>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a28      	ldr	r2, [pc, #160]	@ (8005920 <LL_TIM_Init+0x114>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d01b      	beq.n	80058ba <LL_TIM_Init+0xae>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a27      	ldr	r2, [pc, #156]	@ (8005924 <LL_TIM_Init+0x118>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d017      	beq.n	80058ba <LL_TIM_Init+0xae>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a26      	ldr	r2, [pc, #152]	@ (8005928 <LL_TIM_Init+0x11c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d013      	beq.n	80058ba <LL_TIM_Init+0xae>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a25      	ldr	r2, [pc, #148]	@ (800592c <LL_TIM_Init+0x120>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d00f      	beq.n	80058ba <LL_TIM_Init+0xae>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a24      	ldr	r2, [pc, #144]	@ (8005930 <LL_TIM_Init+0x124>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00b      	beq.n	80058ba <LL_TIM_Init+0xae>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a23      	ldr	r2, [pc, #140]	@ (8005934 <LL_TIM_Init+0x128>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d007      	beq.n	80058ba <LL_TIM_Init+0xae>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a22      	ldr	r2, [pc, #136]	@ (8005938 <LL_TIM_Init+0x12c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <LL_TIM_Init+0xae>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a21      	ldr	r2, [pc, #132]	@ (800593c <LL_TIM_Init+0x130>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d106      	bne.n	80058c8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	4619      	mov	r1, r3
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f7ff ff35 	bl	8005744 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	881b      	ldrh	r3, [r3, #0]
 80058de:	4619      	mov	r1, r3
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f7ff ff21 	bl	8005728 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005914 <LL_TIM_Init+0x108>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d003      	beq.n	80058f6 <LL_TIM_Init+0xea>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a0c      	ldr	r2, [pc, #48]	@ (8005924 <LL_TIM_Init+0x118>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d105      	bne.n	8005902 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7ff ff2f 	bl	8005760 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7ff ff72 	bl	80057ec <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	40010000 	.word	0x40010000
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800
 8005920:	40000c00 	.word	0x40000c00
 8005924:	40010400 	.word	0x40010400
 8005928:	40014000 	.word	0x40014000
 800592c:	40014400 	.word	0x40014400
 8005930:	40014800 	.word	0x40014800
 8005934:	40001800 	.word	0x40001800
 8005938:	40001c00 	.word	0x40001c00
 800593c:	40002000 	.word	0x40002000

08005940 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005956:	d027      	beq.n	80059a8 <LL_TIM_OC_Init+0x68>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595e:	d82a      	bhi.n	80059b6 <LL_TIM_OC_Init+0x76>
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005966:	d018      	beq.n	800599a <LL_TIM_OC_Init+0x5a>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800596e:	d822      	bhi.n	80059b6 <LL_TIM_OC_Init+0x76>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d003      	beq.n	800597e <LL_TIM_OC_Init+0x3e>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b10      	cmp	r3, #16
 800597a:	d007      	beq.n	800598c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800597c:	e01b      	b.n	80059b6 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f861 	bl	8005a48 <OC1Config>
 8005986:	4603      	mov	r3, r0
 8005988:	75fb      	strb	r3, [r7, #23]
      break;
 800598a:	e015      	b.n	80059b8 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800598c:	6879      	ldr	r1, [r7, #4]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 f8c6 	bl	8005b20 <OC2Config>
 8005994:	4603      	mov	r3, r0
 8005996:	75fb      	strb	r3, [r7, #23]
      break;
 8005998:	e00e      	b.n	80059b8 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f92f 	bl	8005c00 <OC3Config>
 80059a2:	4603      	mov	r3, r0
 80059a4:	75fb      	strb	r3, [r7, #23]
      break;
 80059a6:	e007      	b.n	80059b8 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f998 	bl	8005ce0 <OC4Config>
 80059b0:	4603      	mov	r3, r0
 80059b2:	75fb      	strb	r3, [r7, #23]
      break;
 80059b4:	e000      	b.n	80059b8 <LL_TIM_OC_Init+0x78>
      break;
 80059b6:	bf00      	nop
  }

  return result;
 80059b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	7b12      	ldrb	r2, [r2, #12]
 80059da:	4313      	orrs	r3, r2
 80059dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a0e:	683a      	ldr	r2, [r7, #0]
 8005a10:	89d2      	ldrh	r2, [r2, #14]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
	...

08005a48 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	f023 0201 	bic.w	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 0303 	bic.w	r3, r3, #3
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f023 0202 	bic.w	r2, r3, #2
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f023 0201 	bic.w	r2, r3, #1
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b18 <OC1Config+0xd0>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d003      	beq.n	8005ab2 <OC1Config+0x6a>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a1b      	ldr	r2, [pc, #108]	@ (8005b1c <OC1Config+0xd4>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d11e      	bne.n	8005af0 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f023 0208 	bic.w	r2, r3, #8
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	695b      	ldr	r3, [r3, #20]
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f023 0204 	bic.w	r2, r3, #4
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	4619      	mov	r1, r3
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7ff fe3a 	bl	800577c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}
 8005b18:	40010000 	.word	0x40010000
 8005b1c:	40010400 	.word	0x40010400

08005b20 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	f023 0210 	bic.w	r2, r3, #16
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	021b      	lsls	r3, r3, #8
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f023 0220 	bic.w	r2, r3, #32
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f023 0210 	bic.w	r2, r3, #16
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf8 <OC2Config+0xd8>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d003      	beq.n	8005b90 <OC2Config+0x70>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bfc <OC2Config+0xdc>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d11f      	bne.n	8005bd0 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	019b      	lsls	r3, r3, #6
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	019b      	lsls	r3, r3, #6
 8005bac:	4313      	orrs	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	00db      	lsls	r3, r3, #3
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	4619      	mov	r1, r3
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7ff fdd8 	bl	8005798 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40010000 	.word	0x40010000
 8005bfc:	40010400 	.word	0x40010400

08005c00 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0303 	bic.w	r3, r3, #3
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	021b      	lsls	r3, r3, #8
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	021b      	lsls	r3, r3, #8
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a1d      	ldr	r2, [pc, #116]	@ (8005cd8 <OC3Config+0xd8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <OC3Config+0x6e>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <OC3Config+0xdc>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d11f      	bne.n	8005cae <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	029b      	lsls	r3, r3, #10
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	029b      	lsls	r3, r3, #10
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	015b      	lsls	r3, r3, #5
 8005caa:	4313      	orrs	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f7ff fd77 	bl	80057b4 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40010400 	.word	0x40010400

08005ce0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	69db      	ldr	r3, [r3, #28]
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	021b      	lsls	r3, r3, #8
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	031b      	lsls	r3, r3, #12
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	031b      	lsls	r3, r3, #12
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a11      	ldr	r2, [pc, #68]	@ (8005d88 <OC4Config+0xa8>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d003      	beq.n	8005d50 <OC4Config+0x70>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a10      	ldr	r2, [pc, #64]	@ (8005d8c <OC4Config+0xac>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d107      	bne.n	8005d60 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	019b      	lsls	r3, r3, #6
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	4619      	mov	r1, r3
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7ff fd2c 	bl	80057d0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40010000 	.word	0x40010000
 8005d8c:	40010400 	.word	0x40010400

08005d90 <LL_USART_IsEnabled>:
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005da0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005da4:	bf0c      	ite	eq
 8005da6:	2301      	moveq	r3, #1
 8005da8:	2300      	movne	r3, #0
 8005daa:	b2db      	uxtb	r3, r3
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <LL_USART_SetStopBitsLength>:
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	611a      	str	r2, [r3, #16]
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <LL_USART_SetHWFlowCtrl>:
{
 8005dde:	b480      	push	{r7}
 8005de0:	b083      	sub	sp, #12
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	615a      	str	r2, [r3, #20]
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <LL_USART_SetBaudRate>:
{
 8005e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e08:	b0c0      	sub	sp, #256	@ 0x100
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e10:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8005e14:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8005e18:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e24:	f040 810c 	bne.w	8006040 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005e28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e3a:	4622      	mov	r2, r4
 8005e3c:	462b      	mov	r3, r5
 8005e3e:	1891      	adds	r1, r2, r2
 8005e40:	6639      	str	r1, [r7, #96]	@ 0x60
 8005e42:	415b      	adcs	r3, r3
 8005e44:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e46:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005e4a:	4621      	mov	r1, r4
 8005e4c:	eb12 0801 	adds.w	r8, r2, r1
 8005e50:	4629      	mov	r1, r5
 8005e52:	eb43 0901 	adc.w	r9, r3, r1
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e6a:	4690      	mov	r8, r2
 8005e6c:	4699      	mov	r9, r3
 8005e6e:	4623      	mov	r3, r4
 8005e70:	eb18 0303 	adds.w	r3, r8, r3
 8005e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e78:	462b      	mov	r3, r5
 8005e7a:	eb49 0303 	adc.w	r3, r9, r3
 8005e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e86:	2200      	movs	r2, #0
 8005e88:	469a      	mov	sl, r3
 8005e8a:	4693      	mov	fp, r2
 8005e8c:	eb1a 030a 	adds.w	r3, sl, sl
 8005e90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e92:	eb4b 030b 	adc.w	r3, fp, fp
 8005e96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ea0:	f7fa fc26 	bl	80006f0 <__aeabi_uldivmod>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	4b64      	ldr	r3, [pc, #400]	@ (800603c <LL_USART_SetBaudRate+0x238>)
 8005eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	b29c      	uxth	r4, r3
 8005eb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ec0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ec4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8005ec8:	4642      	mov	r2, r8
 8005eca:	464b      	mov	r3, r9
 8005ecc:	1891      	adds	r1, r2, r2
 8005ece:	6539      	str	r1, [r7, #80]	@ 0x50
 8005ed0:	415b      	adcs	r3, r3
 8005ed2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ed4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ed8:	4641      	mov	r1, r8
 8005eda:	1851      	adds	r1, r2, r1
 8005edc:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ede:	4649      	mov	r1, r9
 8005ee0:	414b      	adcs	r3, r1
 8005ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ee4:	f04f 0200 	mov.w	r2, #0
 8005ee8:	f04f 0300 	mov.w	r3, #0
 8005eec:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8005ef0:	4659      	mov	r1, fp
 8005ef2:	00cb      	lsls	r3, r1, #3
 8005ef4:	4651      	mov	r1, sl
 8005ef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005efa:	4651      	mov	r1, sl
 8005efc:	00ca      	lsls	r2, r1, #3
 8005efe:	4610      	mov	r0, r2
 8005f00:	4619      	mov	r1, r3
 8005f02:	4603      	mov	r3, r0
 8005f04:	4642      	mov	r2, r8
 8005f06:	189b      	adds	r3, r3, r2
 8005f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f0c:	464b      	mov	r3, r9
 8005f0e:	460a      	mov	r2, r1
 8005f10:	eb42 0303 	adc.w	r3, r2, r3
 8005f14:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f18:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f22:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8005f26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	18db      	adds	r3, r3, r3
 8005f2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f30:	4613      	mov	r3, r2
 8005f32:	eb42 0303 	adc.w	r3, r2, r3
 8005f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f38:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f3c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8005f40:	f7fa fbd6 	bl	80006f0 <__aeabi_uldivmod>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4611      	mov	r1, r2
 8005f4a:	4b3c      	ldr	r3, [pc, #240]	@ (800603c <LL_USART_SetBaudRate+0x238>)
 8005f4c:	fba3 2301 	umull	r2, r3, r3, r1
 8005f50:	095b      	lsrs	r3, r3, #5
 8005f52:	2264      	movs	r2, #100	@ 0x64
 8005f54:	fb02 f303 	mul.w	r3, r2, r3
 8005f58:	1acb      	subs	r3, r1, r3
 8005f5a:	00db      	lsls	r3, r3, #3
 8005f5c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f60:	4b36      	ldr	r3, [pc, #216]	@ (800603c <LL_USART_SetBaudRate+0x238>)
 8005f62:	fba3 2302 	umull	r2, r3, r3, r2
 8005f66:	095b      	lsrs	r3, r3, #5
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	005b      	lsls	r3, r3, #1
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	4423      	add	r3, r4
 8005f76:	b29c      	uxth	r4, r3
 8005f78:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f82:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f86:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8005f8a:	4642      	mov	r2, r8
 8005f8c:	464b      	mov	r3, r9
 8005f8e:	1891      	adds	r1, r2, r2
 8005f90:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f92:	415b      	adcs	r3, r3
 8005f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f96:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f9a:	4641      	mov	r1, r8
 8005f9c:	1851      	adds	r1, r2, r1
 8005f9e:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fa0:	4649      	mov	r1, r9
 8005fa2:	414b      	adcs	r3, r1
 8005fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	f04f 0300 	mov.w	r3, #0
 8005fae:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fb2:	4659      	mov	r1, fp
 8005fb4:	00cb      	lsls	r3, r1, #3
 8005fb6:	4651      	mov	r1, sl
 8005fb8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fbc:	4651      	mov	r1, sl
 8005fbe:	00ca      	lsls	r2, r1, #3
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	4642      	mov	r2, r8
 8005fc8:	189b      	adds	r3, r3, r2
 8005fca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fce:	464b      	mov	r3, r9
 8005fd0:	460a      	mov	r2, r1
 8005fd2:	eb42 0303 	adc.w	r3, r2, r3
 8005fd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005fda:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fe4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8005fe8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005fec:	460b      	mov	r3, r1
 8005fee:	18db      	adds	r3, r3, r3
 8005ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	eb42 0303 	adc.w	r3, r2, r3
 8005ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ffa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ffe:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8006002:	f7fa fb75 	bl	80006f0 <__aeabi_uldivmod>
 8006006:	4602      	mov	r2, r0
 8006008:	460b      	mov	r3, r1
 800600a:	4b0c      	ldr	r3, [pc, #48]	@ (800603c <LL_USART_SetBaudRate+0x238>)
 800600c:	fba3 1302 	umull	r1, r3, r3, r2
 8006010:	095b      	lsrs	r3, r3, #5
 8006012:	2164      	movs	r1, #100	@ 0x64
 8006014:	fb01 f303 	mul.w	r3, r1, r3
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	00db      	lsls	r3, r3, #3
 800601c:	3332      	adds	r3, #50	@ 0x32
 800601e:	4a07      	ldr	r2, [pc, #28]	@ (800603c <LL_USART_SetBaudRate+0x238>)
 8006020:	fba2 2303 	umull	r2, r3, r2, r3
 8006024:	095b      	lsrs	r3, r3, #5
 8006026:	b29b      	uxth	r3, r3
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	b29b      	uxth	r3, r3
 800602e:	4423      	add	r3, r4
 8006030:	b29b      	uxth	r3, r3
 8006032:	461a      	mov	r2, r3
 8006034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006038:	609a      	str	r2, [r3, #8]
}
 800603a:	e108      	b.n	800624e <LL_USART_SetBaudRate+0x44a>
 800603c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006040:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006044:	2200      	movs	r2, #0
 8006046:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800604a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800604e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8006052:	4642      	mov	r2, r8
 8006054:	464b      	mov	r3, r9
 8006056:	1891      	adds	r1, r2, r2
 8006058:	6239      	str	r1, [r7, #32]
 800605a:	415b      	adcs	r3, r3
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
 800605e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006062:	4641      	mov	r1, r8
 8006064:	1854      	adds	r4, r2, r1
 8006066:	4649      	mov	r1, r9
 8006068:	eb43 0501 	adc.w	r5, r3, r1
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	00eb      	lsls	r3, r5, #3
 8006076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800607a:	00e2      	lsls	r2, r4, #3
 800607c:	4614      	mov	r4, r2
 800607e:	461d      	mov	r5, r3
 8006080:	4643      	mov	r3, r8
 8006082:	18e3      	adds	r3, r4, r3
 8006084:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006088:	464b      	mov	r3, r9
 800608a:	eb45 0303 	adc.w	r3, r5, r3
 800608e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006092:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006096:	2200      	movs	r2, #0
 8006098:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800609c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80060a0:	f04f 0200 	mov.w	r2, #0
 80060a4:	f04f 0300 	mov.w	r3, #0
 80060a8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80060ac:	4629      	mov	r1, r5
 80060ae:	008b      	lsls	r3, r1, #2
 80060b0:	4621      	mov	r1, r4
 80060b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060b6:	4621      	mov	r1, r4
 80060b8:	008a      	lsls	r2, r1, #2
 80060ba:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80060be:	f7fa fb17 	bl	80006f0 <__aeabi_uldivmod>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4b65      	ldr	r3, [pc, #404]	@ (800625c <LL_USART_SetBaudRate+0x458>)
 80060c8:	fba3 2302 	umull	r2, r3, r3, r2
 80060cc:	095b      	lsrs	r3, r3, #5
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	b29c      	uxth	r4, r3
 80060d4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80060d8:	2200      	movs	r2, #0
 80060da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060e2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80060e6:	4642      	mov	r2, r8
 80060e8:	464b      	mov	r3, r9
 80060ea:	1891      	adds	r1, r2, r2
 80060ec:	61b9      	str	r1, [r7, #24]
 80060ee:	415b      	adcs	r3, r3
 80060f0:	61fb      	str	r3, [r7, #28]
 80060f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060f6:	4641      	mov	r1, r8
 80060f8:	1851      	adds	r1, r2, r1
 80060fa:	6139      	str	r1, [r7, #16]
 80060fc:	4649      	mov	r1, r9
 80060fe:	414b      	adcs	r3, r1
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	f04f 0200 	mov.w	r2, #0
 8006106:	f04f 0300 	mov.w	r3, #0
 800610a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800610e:	4659      	mov	r1, fp
 8006110:	00cb      	lsls	r3, r1, #3
 8006112:	4651      	mov	r1, sl
 8006114:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006118:	4651      	mov	r1, sl
 800611a:	00ca      	lsls	r2, r1, #3
 800611c:	4610      	mov	r0, r2
 800611e:	4619      	mov	r1, r3
 8006120:	4603      	mov	r3, r0
 8006122:	4642      	mov	r2, r8
 8006124:	189b      	adds	r3, r3, r2
 8006126:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800612a:	464b      	mov	r3, r9
 800612c:	460a      	mov	r2, r1
 800612e:	eb42 0303 	adc.w	r3, r2, r3
 8006132:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006136:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800613a:	2200      	movs	r2, #0
 800613c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006140:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006144:	f04f 0200 	mov.w	r2, #0
 8006148:	f04f 0300 	mov.w	r3, #0
 800614c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8006150:	4649      	mov	r1, r9
 8006152:	008b      	lsls	r3, r1, #2
 8006154:	4641      	mov	r1, r8
 8006156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800615a:	4641      	mov	r1, r8
 800615c:	008a      	lsls	r2, r1, #2
 800615e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8006162:	f7fa fac5 	bl	80006f0 <__aeabi_uldivmod>
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	4611      	mov	r1, r2
 800616c:	4b3b      	ldr	r3, [pc, #236]	@ (800625c <LL_USART_SetBaudRate+0x458>)
 800616e:	fba3 2301 	umull	r2, r3, r3, r1
 8006172:	095b      	lsrs	r3, r3, #5
 8006174:	2264      	movs	r2, #100	@ 0x64
 8006176:	fb02 f303 	mul.w	r3, r2, r3
 800617a:	1acb      	subs	r3, r1, r3
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	3332      	adds	r3, #50	@ 0x32
 8006180:	4a36      	ldr	r2, [pc, #216]	@ (800625c <LL_USART_SetBaudRate+0x458>)
 8006182:	fba2 2303 	umull	r2, r3, r2, r3
 8006186:	095b      	lsrs	r3, r3, #5
 8006188:	b29b      	uxth	r3, r3
 800618a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800618e:	b29b      	uxth	r3, r3
 8006190:	4423      	add	r3, r4
 8006192:	b29c      	uxth	r4, r3
 8006194:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006198:	2200      	movs	r2, #0
 800619a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800619c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800619e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80061a2:	4642      	mov	r2, r8
 80061a4:	464b      	mov	r3, r9
 80061a6:	1891      	adds	r1, r2, r2
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	415b      	adcs	r3, r3
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061b2:	4641      	mov	r1, r8
 80061b4:	1851      	adds	r1, r2, r1
 80061b6:	6039      	str	r1, [r7, #0]
 80061b8:	4649      	mov	r1, r9
 80061ba:	414b      	adcs	r3, r1
 80061bc:	607b      	str	r3, [r7, #4]
 80061be:	f04f 0200 	mov.w	r2, #0
 80061c2:	f04f 0300 	mov.w	r3, #0
 80061c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061ca:	4659      	mov	r1, fp
 80061cc:	00cb      	lsls	r3, r1, #3
 80061ce:	4651      	mov	r1, sl
 80061d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061d4:	4651      	mov	r1, sl
 80061d6:	00ca      	lsls	r2, r1, #3
 80061d8:	4610      	mov	r0, r2
 80061da:	4619      	mov	r1, r3
 80061dc:	4603      	mov	r3, r0
 80061de:	4642      	mov	r2, r8
 80061e0:	189b      	adds	r3, r3, r2
 80061e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80061e4:	464b      	mov	r3, r9
 80061e6:	460a      	mov	r2, r1
 80061e8:	eb42 0303 	adc.w	r3, r2, r3
 80061ec:	677b      	str	r3, [r7, #116]	@ 0x74
 80061ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80061f2:	2200      	movs	r2, #0
 80061f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061f8:	f04f 0200 	mov.w	r2, #0
 80061fc:	f04f 0300 	mov.w	r3, #0
 8006200:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8006204:	4649      	mov	r1, r9
 8006206:	008b      	lsls	r3, r1, #2
 8006208:	4641      	mov	r1, r8
 800620a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800620e:	4641      	mov	r1, r8
 8006210:	008a      	lsls	r2, r1, #2
 8006212:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8006216:	f7fa fa6b 	bl	80006f0 <__aeabi_uldivmod>
 800621a:	4602      	mov	r2, r0
 800621c:	460b      	mov	r3, r1
 800621e:	4b0f      	ldr	r3, [pc, #60]	@ (800625c <LL_USART_SetBaudRate+0x458>)
 8006220:	fba3 1302 	umull	r1, r3, r3, r2
 8006224:	095b      	lsrs	r3, r3, #5
 8006226:	2164      	movs	r1, #100	@ 0x64
 8006228:	fb01 f303 	mul.w	r3, r1, r3
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	011b      	lsls	r3, r3, #4
 8006230:	3332      	adds	r3, #50	@ 0x32
 8006232:	4a0a      	ldr	r2, [pc, #40]	@ (800625c <LL_USART_SetBaudRate+0x458>)
 8006234:	fba2 2303 	umull	r2, r3, r2, r3
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	b29b      	uxth	r3, r3
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	b29b      	uxth	r3, r3
 8006242:	4423      	add	r3, r4
 8006244:	b29b      	uxth	r3, r3
 8006246:	461a      	mov	r2, r3
 8006248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624c:	609a      	str	r2, [r3, #8]
}
 800624e:	bf00      	nop
 8006250:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006254:	46bd      	mov	sp, r7
 8006256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800625a:	bf00      	nop
 800625c:	51eb851f 	.word	0x51eb851f

08006260 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b088      	sub	sp, #32
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800626e:	2300      	movs	r3, #0
 8006270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7ff fd8c 	bl	8005d90 <LL_USART_IsEnabled>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d15e      	bne.n	800633c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8006286:	f023 030c 	bic.w	r3, r3, #12
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	6851      	ldr	r1, [r2, #4]
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	68d2      	ldr	r2, [r2, #12]
 8006292:	4311      	orrs	r1, r2
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	6912      	ldr	r2, [r2, #16]
 8006298:	4311      	orrs	r1, r2
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	6992      	ldr	r2, [r2, #24]
 800629e:	430a      	orrs	r2, r1
 80062a0:	431a      	orrs	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7ff fd83 	bl	8005db8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	4619      	mov	r1, r3
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7ff fd90 	bl	8005dde <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80062be:	f107 0308 	add.w	r3, r7, #8
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7ff f966 	bl	8005594 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006348 <LL_USART_Init+0xe8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d102      	bne.n	80062d6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	61bb      	str	r3, [r7, #24]
 80062d4:	e021      	b.n	800631a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a1c      	ldr	r2, [pc, #112]	@ (800634c <LL_USART_Init+0xec>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d102      	bne.n	80062e4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	61bb      	str	r3, [r7, #24]
 80062e2:	e01a      	b.n	800631a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006350 <LL_USART_Init+0xf0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d102      	bne.n	80062f2 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	61bb      	str	r3, [r7, #24]
 80062f0:	e013      	b.n	800631a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a17      	ldr	r2, [pc, #92]	@ (8006354 <LL_USART_Init+0xf4>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d102      	bne.n	8006300 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	e00c      	b.n	800631a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a15      	ldr	r2, [pc, #84]	@ (8006358 <LL_USART_Init+0xf8>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d102      	bne.n	800630e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	61bb      	str	r3, [r7, #24]
 800630c:	e005      	b.n	800631a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a12      	ldr	r2, [pc, #72]	@ (800635c <LL_USART_Init+0xfc>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d101      	bne.n	800631a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00d      	beq.n	800633c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d009      	beq.n	800633c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006328:	2300      	movs	r3, #0
 800632a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8006334:	69b9      	ldr	r1, [r7, #24]
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7ff fd64 	bl	8005e04 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800633c:	7ffb      	ldrb	r3, [r7, #31]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3720      	adds	r7, #32
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	40011000 	.word	0x40011000
 800634c:	40004400 	.word	0x40004400
 8006350:	40004800 	.word	0x40004800
 8006354:	40011400 	.word	0x40011400
 8006358:	40004c00 	.word	0x40004c00
 800635c:	40005000 	.word	0x40005000

08006360 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8006368:	4a04      	ldr	r2, [pc, #16]	@ (800637c <LL_SetSystemCoreClock+0x1c>)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6013      	str	r3, [r2, #0]
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20000000 	.word	0x20000000

08006380 <memset>:
 8006380:	4402      	add	r2, r0
 8006382:	4603      	mov	r3, r0
 8006384:	4293      	cmp	r3, r2
 8006386:	d100      	bne.n	800638a <memset+0xa>
 8006388:	4770      	bx	lr
 800638a:	f803 1b01 	strb.w	r1, [r3], #1
 800638e:	e7f9      	b.n	8006384 <memset+0x4>

08006390 <__errno>:
 8006390:	4b01      	ldr	r3, [pc, #4]	@ (8006398 <__errno+0x8>)
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	2000023c 	.word	0x2000023c

0800639c <__libc_init_array>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	4d0d      	ldr	r5, [pc, #52]	@ (80063d4 <__libc_init_array+0x38>)
 80063a0:	4c0d      	ldr	r4, [pc, #52]	@ (80063d8 <__libc_init_array+0x3c>)
 80063a2:	1b64      	subs	r4, r4, r5
 80063a4:	10a4      	asrs	r4, r4, #2
 80063a6:	2600      	movs	r6, #0
 80063a8:	42a6      	cmp	r6, r4
 80063aa:	d109      	bne.n	80063c0 <__libc_init_array+0x24>
 80063ac:	4d0b      	ldr	r5, [pc, #44]	@ (80063dc <__libc_init_array+0x40>)
 80063ae:	4c0c      	ldr	r4, [pc, #48]	@ (80063e0 <__libc_init_array+0x44>)
 80063b0:	f000 fdae 	bl	8006f10 <_init>
 80063b4:	1b64      	subs	r4, r4, r5
 80063b6:	10a4      	asrs	r4, r4, #2
 80063b8:	2600      	movs	r6, #0
 80063ba:	42a6      	cmp	r6, r4
 80063bc:	d105      	bne.n	80063ca <__libc_init_array+0x2e>
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c4:	4798      	blx	r3
 80063c6:	3601      	adds	r6, #1
 80063c8:	e7ee      	b.n	80063a8 <__libc_init_array+0xc>
 80063ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ce:	4798      	blx	r3
 80063d0:	3601      	adds	r6, #1
 80063d2:	e7f2      	b.n	80063ba <__libc_init_array+0x1e>
 80063d4:	0800a074 	.word	0x0800a074
 80063d8:	0800a074 	.word	0x0800a074
 80063dc:	0800a074 	.word	0x0800a074
 80063e0:	0800a078 	.word	0x0800a078

080063e4 <sqrtf>:
 80063e4:	b508      	push	{r3, lr}
 80063e6:	ed2d 8b02 	vpush	{d8}
 80063ea:	eeb0 8a40 	vmov.f32	s16, s0
 80063ee:	f000 f8a1 	bl	8006534 <__ieee754_sqrtf>
 80063f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80063f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063fa:	d60c      	bvs.n	8006416 <sqrtf+0x32>
 80063fc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800641c <sqrtf+0x38>
 8006400:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006408:	d505      	bpl.n	8006416 <sqrtf+0x32>
 800640a:	f7ff ffc1 	bl	8006390 <__errno>
 800640e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006412:	2321      	movs	r3, #33	@ 0x21
 8006414:	6003      	str	r3, [r0, #0]
 8006416:	ecbd 8b02 	vpop	{d8}
 800641a:	bd08      	pop	{r3, pc}
 800641c:	00000000 	.word	0x00000000

08006420 <cosf>:
 8006420:	ee10 3a10 	vmov	r3, s0
 8006424:	b507      	push	{r0, r1, r2, lr}
 8006426:	4a1e      	ldr	r2, [pc, #120]	@ (80064a0 <cosf+0x80>)
 8006428:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800642c:	4293      	cmp	r3, r2
 800642e:	d806      	bhi.n	800643e <cosf+0x1e>
 8006430:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80064a4 <cosf+0x84>
 8006434:	b003      	add	sp, #12
 8006436:	f85d eb04 	ldr.w	lr, [sp], #4
 800643a:	f000 b87f 	b.w	800653c <__kernel_cosf>
 800643e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006442:	d304      	bcc.n	800644e <cosf+0x2e>
 8006444:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006448:	b003      	add	sp, #12
 800644a:	f85d fb04 	ldr.w	pc, [sp], #4
 800644e:	4668      	mov	r0, sp
 8006450:	f000 f914 	bl	800667c <__ieee754_rem_pio2f>
 8006454:	f000 0003 	and.w	r0, r0, #3
 8006458:	2801      	cmp	r0, #1
 800645a:	d009      	beq.n	8006470 <cosf+0x50>
 800645c:	2802      	cmp	r0, #2
 800645e:	d010      	beq.n	8006482 <cosf+0x62>
 8006460:	b9b0      	cbnz	r0, 8006490 <cosf+0x70>
 8006462:	eddd 0a01 	vldr	s1, [sp, #4]
 8006466:	ed9d 0a00 	vldr	s0, [sp]
 800646a:	f000 f867 	bl	800653c <__kernel_cosf>
 800646e:	e7eb      	b.n	8006448 <cosf+0x28>
 8006470:	eddd 0a01 	vldr	s1, [sp, #4]
 8006474:	ed9d 0a00 	vldr	s0, [sp]
 8006478:	f000 f8b8 	bl	80065ec <__kernel_sinf>
 800647c:	eeb1 0a40 	vneg.f32	s0, s0
 8006480:	e7e2      	b.n	8006448 <cosf+0x28>
 8006482:	eddd 0a01 	vldr	s1, [sp, #4]
 8006486:	ed9d 0a00 	vldr	s0, [sp]
 800648a:	f000 f857 	bl	800653c <__kernel_cosf>
 800648e:	e7f5      	b.n	800647c <cosf+0x5c>
 8006490:	eddd 0a01 	vldr	s1, [sp, #4]
 8006494:	ed9d 0a00 	vldr	s0, [sp]
 8006498:	2001      	movs	r0, #1
 800649a:	f000 f8a7 	bl	80065ec <__kernel_sinf>
 800649e:	e7d3      	b.n	8006448 <cosf+0x28>
 80064a0:	3f490fd8 	.word	0x3f490fd8
 80064a4:	00000000 	.word	0x00000000

080064a8 <sinf>:
 80064a8:	ee10 3a10 	vmov	r3, s0
 80064ac:	b507      	push	{r0, r1, r2, lr}
 80064ae:	4a1f      	ldr	r2, [pc, #124]	@ (800652c <sinf+0x84>)
 80064b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d807      	bhi.n	80064c8 <sinf+0x20>
 80064b8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006530 <sinf+0x88>
 80064bc:	2000      	movs	r0, #0
 80064be:	b003      	add	sp, #12
 80064c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80064c4:	f000 b892 	b.w	80065ec <__kernel_sinf>
 80064c8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80064cc:	d304      	bcc.n	80064d8 <sinf+0x30>
 80064ce:	ee30 0a40 	vsub.f32	s0, s0, s0
 80064d2:	b003      	add	sp, #12
 80064d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80064d8:	4668      	mov	r0, sp
 80064da:	f000 f8cf 	bl	800667c <__ieee754_rem_pio2f>
 80064de:	f000 0003 	and.w	r0, r0, #3
 80064e2:	2801      	cmp	r0, #1
 80064e4:	d00a      	beq.n	80064fc <sinf+0x54>
 80064e6:	2802      	cmp	r0, #2
 80064e8:	d00f      	beq.n	800650a <sinf+0x62>
 80064ea:	b9c0      	cbnz	r0, 800651e <sinf+0x76>
 80064ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80064f0:	ed9d 0a00 	vldr	s0, [sp]
 80064f4:	2001      	movs	r0, #1
 80064f6:	f000 f879 	bl	80065ec <__kernel_sinf>
 80064fa:	e7ea      	b.n	80064d2 <sinf+0x2a>
 80064fc:	eddd 0a01 	vldr	s1, [sp, #4]
 8006500:	ed9d 0a00 	vldr	s0, [sp]
 8006504:	f000 f81a 	bl	800653c <__kernel_cosf>
 8006508:	e7e3      	b.n	80064d2 <sinf+0x2a>
 800650a:	eddd 0a01 	vldr	s1, [sp, #4]
 800650e:	ed9d 0a00 	vldr	s0, [sp]
 8006512:	2001      	movs	r0, #1
 8006514:	f000 f86a 	bl	80065ec <__kernel_sinf>
 8006518:	eeb1 0a40 	vneg.f32	s0, s0
 800651c:	e7d9      	b.n	80064d2 <sinf+0x2a>
 800651e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006522:	ed9d 0a00 	vldr	s0, [sp]
 8006526:	f000 f809 	bl	800653c <__kernel_cosf>
 800652a:	e7f5      	b.n	8006518 <sinf+0x70>
 800652c:	3f490fd8 	.word	0x3f490fd8
 8006530:	00000000 	.word	0x00000000

08006534 <__ieee754_sqrtf>:
 8006534:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006538:	4770      	bx	lr
	...

0800653c <__kernel_cosf>:
 800653c:	ee10 3a10 	vmov	r3, s0
 8006540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006544:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006548:	eef0 6a40 	vmov.f32	s13, s0
 800654c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006550:	d204      	bcs.n	800655c <__kernel_cosf+0x20>
 8006552:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006556:	ee17 2a90 	vmov	r2, s15
 800655a:	b342      	cbz	r2, 80065ae <__kernel_cosf+0x72>
 800655c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006560:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80065cc <__kernel_cosf+0x90>
 8006564:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80065d0 <__kernel_cosf+0x94>
 8006568:	4a1a      	ldr	r2, [pc, #104]	@ (80065d4 <__kernel_cosf+0x98>)
 800656a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800656e:	4293      	cmp	r3, r2
 8006570:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80065d8 <__kernel_cosf+0x9c>
 8006574:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006578:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80065dc <__kernel_cosf+0xa0>
 800657c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006580:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80065e0 <__kernel_cosf+0xa4>
 8006584:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006588:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80065e4 <__kernel_cosf+0xa8>
 800658c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006590:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8006594:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006598:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800659c:	eee7 0a06 	vfma.f32	s1, s14, s12
 80065a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065a4:	d804      	bhi.n	80065b0 <__kernel_cosf+0x74>
 80065a6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80065aa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80065ae:	4770      	bx	lr
 80065b0:	4a0d      	ldr	r2, [pc, #52]	@ (80065e8 <__kernel_cosf+0xac>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	bf9a      	itte	ls
 80065b6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80065ba:	ee07 3a10 	vmovls	s14, r3
 80065be:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80065c2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80065c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80065ca:	e7ec      	b.n	80065a6 <__kernel_cosf+0x6a>
 80065cc:	ad47d74e 	.word	0xad47d74e
 80065d0:	310f74f6 	.word	0x310f74f6
 80065d4:	3e999999 	.word	0x3e999999
 80065d8:	b493f27c 	.word	0xb493f27c
 80065dc:	37d00d01 	.word	0x37d00d01
 80065e0:	bab60b61 	.word	0xbab60b61
 80065e4:	3d2aaaab 	.word	0x3d2aaaab
 80065e8:	3f480000 	.word	0x3f480000

080065ec <__kernel_sinf>:
 80065ec:	ee10 3a10 	vmov	r3, s0
 80065f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065f4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80065f8:	d204      	bcs.n	8006604 <__kernel_sinf+0x18>
 80065fa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80065fe:	ee17 3a90 	vmov	r3, s15
 8006602:	b35b      	cbz	r3, 800665c <__kernel_sinf+0x70>
 8006604:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006608:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006660 <__kernel_sinf+0x74>
 800660c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006664 <__kernel_sinf+0x78>
 8006610:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006614:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006668 <__kernel_sinf+0x7c>
 8006618:	eee6 7a07 	vfma.f32	s15, s12, s14
 800661c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800666c <__kernel_sinf+0x80>
 8006620:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006624:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8006670 <__kernel_sinf+0x84>
 8006628:	ee60 6a07 	vmul.f32	s13, s0, s14
 800662c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006630:	b930      	cbnz	r0, 8006640 <__kernel_sinf+0x54>
 8006632:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006674 <__kernel_sinf+0x88>
 8006636:	eea7 6a27 	vfma.f32	s12, s14, s15
 800663a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800663e:	4770      	bx	lr
 8006640:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006644:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006648:	eee0 7a86 	vfma.f32	s15, s1, s12
 800664c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006650:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006678 <__kernel_sinf+0x8c>
 8006654:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006658:	ee30 0a60 	vsub.f32	s0, s0, s1
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	2f2ec9d3 	.word	0x2f2ec9d3
 8006664:	b2d72f34 	.word	0xb2d72f34
 8006668:	3638ef1b 	.word	0x3638ef1b
 800666c:	b9500d01 	.word	0xb9500d01
 8006670:	3c088889 	.word	0x3c088889
 8006674:	be2aaaab 	.word	0xbe2aaaab
 8006678:	3e2aaaab 	.word	0x3e2aaaab

0800667c <__ieee754_rem_pio2f>:
 800667c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800667e:	ee10 6a10 	vmov	r6, s0
 8006682:	4b88      	ldr	r3, [pc, #544]	@ (80068a4 <__ieee754_rem_pio2f+0x228>)
 8006684:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006688:	429d      	cmp	r5, r3
 800668a:	b087      	sub	sp, #28
 800668c:	4604      	mov	r4, r0
 800668e:	d805      	bhi.n	800669c <__ieee754_rem_pio2f+0x20>
 8006690:	2300      	movs	r3, #0
 8006692:	ed80 0a00 	vstr	s0, [r0]
 8006696:	6043      	str	r3, [r0, #4]
 8006698:	2000      	movs	r0, #0
 800669a:	e022      	b.n	80066e2 <__ieee754_rem_pio2f+0x66>
 800669c:	4b82      	ldr	r3, [pc, #520]	@ (80068a8 <__ieee754_rem_pio2f+0x22c>)
 800669e:	429d      	cmp	r5, r3
 80066a0:	d83a      	bhi.n	8006718 <__ieee754_rem_pio2f+0x9c>
 80066a2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80066a6:	2e00      	cmp	r6, #0
 80066a8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80068ac <__ieee754_rem_pio2f+0x230>
 80066ac:	4a80      	ldr	r2, [pc, #512]	@ (80068b0 <__ieee754_rem_pio2f+0x234>)
 80066ae:	f023 030f 	bic.w	r3, r3, #15
 80066b2:	dd18      	ble.n	80066e6 <__ieee754_rem_pio2f+0x6a>
 80066b4:	4293      	cmp	r3, r2
 80066b6:	ee70 7a47 	vsub.f32	s15, s0, s14
 80066ba:	bf09      	itett	eq
 80066bc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80068b4 <__ieee754_rem_pio2f+0x238>
 80066c0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80068b8 <__ieee754_rem_pio2f+0x23c>
 80066c4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80068bc <__ieee754_rem_pio2f+0x240>
 80066c8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80066cc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80066d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066d4:	ed80 7a00 	vstr	s14, [r0]
 80066d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80066dc:	edc0 7a01 	vstr	s15, [r0, #4]
 80066e0:	2001      	movs	r0, #1
 80066e2:	b007      	add	sp, #28
 80066e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066e6:	4293      	cmp	r3, r2
 80066e8:	ee70 7a07 	vadd.f32	s15, s0, s14
 80066ec:	bf09      	itett	eq
 80066ee:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80068b4 <__ieee754_rem_pio2f+0x238>
 80066f2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80068b8 <__ieee754_rem_pio2f+0x23c>
 80066f6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80068bc <__ieee754_rem_pio2f+0x240>
 80066fa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80066fe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006702:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006706:	ed80 7a00 	vstr	s14, [r0]
 800670a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800670e:	edc0 7a01 	vstr	s15, [r0, #4]
 8006712:	f04f 30ff 	mov.w	r0, #4294967295
 8006716:	e7e4      	b.n	80066e2 <__ieee754_rem_pio2f+0x66>
 8006718:	4b69      	ldr	r3, [pc, #420]	@ (80068c0 <__ieee754_rem_pio2f+0x244>)
 800671a:	429d      	cmp	r5, r3
 800671c:	d873      	bhi.n	8006806 <__ieee754_rem_pio2f+0x18a>
 800671e:	f000 f8dd 	bl	80068dc <fabsf>
 8006722:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80068c4 <__ieee754_rem_pio2f+0x248>
 8006726:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800672a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800672e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006732:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006736:	ee17 0a90 	vmov	r0, s15
 800673a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80068ac <__ieee754_rem_pio2f+0x230>
 800673e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006742:	281f      	cmp	r0, #31
 8006744:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80068b8 <__ieee754_rem_pio2f+0x23c>
 8006748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800674c:	eeb1 6a47 	vneg.f32	s12, s14
 8006750:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006754:	ee16 1a90 	vmov	r1, s13
 8006758:	dc09      	bgt.n	800676e <__ieee754_rem_pio2f+0xf2>
 800675a:	4a5b      	ldr	r2, [pc, #364]	@ (80068c8 <__ieee754_rem_pio2f+0x24c>)
 800675c:	1e47      	subs	r7, r0, #1
 800675e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006762:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006766:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800676a:	4293      	cmp	r3, r2
 800676c:	d107      	bne.n	800677e <__ieee754_rem_pio2f+0x102>
 800676e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8006772:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006776:	2a08      	cmp	r2, #8
 8006778:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800677c:	dc14      	bgt.n	80067a8 <__ieee754_rem_pio2f+0x12c>
 800677e:	6021      	str	r1, [r4, #0]
 8006780:	ed94 7a00 	vldr	s14, [r4]
 8006784:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006788:	2e00      	cmp	r6, #0
 800678a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800678e:	ed84 0a01 	vstr	s0, [r4, #4]
 8006792:	daa6      	bge.n	80066e2 <__ieee754_rem_pio2f+0x66>
 8006794:	eeb1 7a47 	vneg.f32	s14, s14
 8006798:	eeb1 0a40 	vneg.f32	s0, s0
 800679c:	ed84 7a00 	vstr	s14, [r4]
 80067a0:	ed84 0a01 	vstr	s0, [r4, #4]
 80067a4:	4240      	negs	r0, r0
 80067a6:	e79c      	b.n	80066e2 <__ieee754_rem_pio2f+0x66>
 80067a8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80068b4 <__ieee754_rem_pio2f+0x238>
 80067ac:	eef0 6a40 	vmov.f32	s13, s0
 80067b0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80067b4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80067b8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80067bc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80068bc <__ieee754_rem_pio2f+0x240>
 80067c0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80067c4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80067c8:	ee15 2a90 	vmov	r2, s11
 80067cc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80067d0:	1a5b      	subs	r3, r3, r1
 80067d2:	2b19      	cmp	r3, #25
 80067d4:	dc04      	bgt.n	80067e0 <__ieee754_rem_pio2f+0x164>
 80067d6:	edc4 5a00 	vstr	s11, [r4]
 80067da:	eeb0 0a66 	vmov.f32	s0, s13
 80067de:	e7cf      	b.n	8006780 <__ieee754_rem_pio2f+0x104>
 80067e0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80068cc <__ieee754_rem_pio2f+0x250>
 80067e4:	eeb0 0a66 	vmov.f32	s0, s13
 80067e8:	eea6 0a25 	vfma.f32	s0, s12, s11
 80067ec:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80067f0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80068d0 <__ieee754_rem_pio2f+0x254>
 80067f4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80067f8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80067fc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006800:	ed84 7a00 	vstr	s14, [r4]
 8006804:	e7bc      	b.n	8006780 <__ieee754_rem_pio2f+0x104>
 8006806:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800680a:	d306      	bcc.n	800681a <__ieee754_rem_pio2f+0x19e>
 800680c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006810:	edc0 7a01 	vstr	s15, [r0, #4]
 8006814:	edc0 7a00 	vstr	s15, [r0]
 8006818:	e73e      	b.n	8006698 <__ieee754_rem_pio2f+0x1c>
 800681a:	15ea      	asrs	r2, r5, #23
 800681c:	3a86      	subs	r2, #134	@ 0x86
 800681e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800682a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80068d4 <__ieee754_rem_pio2f+0x258>
 800682e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006832:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006836:	ed8d 7a03 	vstr	s14, [sp, #12]
 800683a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800683e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006842:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006846:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800684a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800684e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006852:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800685a:	edcd 7a05 	vstr	s15, [sp, #20]
 800685e:	d11e      	bne.n	800689e <__ieee754_rem_pio2f+0x222>
 8006860:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006868:	bf0c      	ite	eq
 800686a:	2301      	moveq	r3, #1
 800686c:	2302      	movne	r3, #2
 800686e:	491a      	ldr	r1, [pc, #104]	@ (80068d8 <__ieee754_rem_pio2f+0x25c>)
 8006870:	9101      	str	r1, [sp, #4]
 8006872:	2102      	movs	r1, #2
 8006874:	9100      	str	r1, [sp, #0]
 8006876:	a803      	add	r0, sp, #12
 8006878:	4621      	mov	r1, r4
 800687a:	f000 f837 	bl	80068ec <__kernel_rem_pio2f>
 800687e:	2e00      	cmp	r6, #0
 8006880:	f6bf af2f 	bge.w	80066e2 <__ieee754_rem_pio2f+0x66>
 8006884:	edd4 7a00 	vldr	s15, [r4]
 8006888:	eef1 7a67 	vneg.f32	s15, s15
 800688c:	edc4 7a00 	vstr	s15, [r4]
 8006890:	edd4 7a01 	vldr	s15, [r4, #4]
 8006894:	eef1 7a67 	vneg.f32	s15, s15
 8006898:	edc4 7a01 	vstr	s15, [r4, #4]
 800689c:	e782      	b.n	80067a4 <__ieee754_rem_pio2f+0x128>
 800689e:	2303      	movs	r3, #3
 80068a0:	e7e5      	b.n	800686e <__ieee754_rem_pio2f+0x1f2>
 80068a2:	bf00      	nop
 80068a4:	3f490fd8 	.word	0x3f490fd8
 80068a8:	4016cbe3 	.word	0x4016cbe3
 80068ac:	3fc90f80 	.word	0x3fc90f80
 80068b0:	3fc90fd0 	.word	0x3fc90fd0
 80068b4:	37354400 	.word	0x37354400
 80068b8:	37354443 	.word	0x37354443
 80068bc:	2e85a308 	.word	0x2e85a308
 80068c0:	43490f80 	.word	0x43490f80
 80068c4:	3f22f984 	.word	0x3f22f984
 80068c8:	08009c9c 	.word	0x08009c9c
 80068cc:	2e85a300 	.word	0x2e85a300
 80068d0:	248d3132 	.word	0x248d3132
 80068d4:	43800000 	.word	0x43800000
 80068d8:	08009d1c 	.word	0x08009d1c

080068dc <fabsf>:
 80068dc:	ee10 3a10 	vmov	r3, s0
 80068e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068e4:	ee00 3a10 	vmov	s0, r3
 80068e8:	4770      	bx	lr
	...

080068ec <__kernel_rem_pio2f>:
 80068ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f0:	ed2d 8b04 	vpush	{d8-d9}
 80068f4:	b0d9      	sub	sp, #356	@ 0x164
 80068f6:	4690      	mov	r8, r2
 80068f8:	9001      	str	r0, [sp, #4]
 80068fa:	4ab6      	ldr	r2, [pc, #728]	@ (8006bd4 <__kernel_rem_pio2f+0x2e8>)
 80068fc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80068fe:	f118 0f04 	cmn.w	r8, #4
 8006902:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006906:	460f      	mov	r7, r1
 8006908:	f103 3bff 	add.w	fp, r3, #4294967295
 800690c:	db26      	blt.n	800695c <__kernel_rem_pio2f+0x70>
 800690e:	f1b8 0203 	subs.w	r2, r8, #3
 8006912:	bf48      	it	mi
 8006914:	f108 0204 	addmi.w	r2, r8, #4
 8006918:	10d2      	asrs	r2, r2, #3
 800691a:	1c55      	adds	r5, r2, #1
 800691c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800691e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006922:	00e8      	lsls	r0, r5, #3
 8006924:	eba2 060b 	sub.w	r6, r2, fp
 8006928:	9002      	str	r0, [sp, #8]
 800692a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800692e:	eb0a 0c0b 	add.w	ip, sl, fp
 8006932:	ac1c      	add	r4, sp, #112	@ 0x70
 8006934:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006938:	2000      	movs	r0, #0
 800693a:	4560      	cmp	r0, ip
 800693c:	dd10      	ble.n	8006960 <__kernel_rem_pio2f+0x74>
 800693e:	a91c      	add	r1, sp, #112	@ 0x70
 8006940:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006944:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006948:	2600      	movs	r6, #0
 800694a:	4556      	cmp	r6, sl
 800694c:	dc24      	bgt.n	8006998 <__kernel_rem_pio2f+0xac>
 800694e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006952:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006956:	4684      	mov	ip, r0
 8006958:	2400      	movs	r4, #0
 800695a:	e016      	b.n	800698a <__kernel_rem_pio2f+0x9e>
 800695c:	2200      	movs	r2, #0
 800695e:	e7dc      	b.n	800691a <__kernel_rem_pio2f+0x2e>
 8006960:	42c6      	cmn	r6, r0
 8006962:	bf5d      	ittte	pl
 8006964:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006968:	ee07 1a90 	vmovpl	s15, r1
 800696c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006970:	eef0 7a47 	vmovmi.f32	s15, s14
 8006974:	ece4 7a01 	vstmia	r4!, {s15}
 8006978:	3001      	adds	r0, #1
 800697a:	e7de      	b.n	800693a <__kernel_rem_pio2f+0x4e>
 800697c:	ecfe 6a01 	vldmia	lr!, {s13}
 8006980:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006984:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006988:	3401      	adds	r4, #1
 800698a:	455c      	cmp	r4, fp
 800698c:	ddf6      	ble.n	800697c <__kernel_rem_pio2f+0x90>
 800698e:	ece9 7a01 	vstmia	r9!, {s15}
 8006992:	3601      	adds	r6, #1
 8006994:	3004      	adds	r0, #4
 8006996:	e7d8      	b.n	800694a <__kernel_rem_pio2f+0x5e>
 8006998:	a908      	add	r1, sp, #32
 800699a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800699e:	9104      	str	r1, [sp, #16]
 80069a0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80069a2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006be0 <__kernel_rem_pio2f+0x2f4>
 80069a6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006bdc <__kernel_rem_pio2f+0x2f0>
 80069aa:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80069ae:	9203      	str	r2, [sp, #12]
 80069b0:	4654      	mov	r4, sl
 80069b2:	00a2      	lsls	r2, r4, #2
 80069b4:	9205      	str	r2, [sp, #20]
 80069b6:	aa58      	add	r2, sp, #352	@ 0x160
 80069b8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80069bc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80069c0:	a944      	add	r1, sp, #272	@ 0x110
 80069c2:	aa08      	add	r2, sp, #32
 80069c4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80069c8:	4694      	mov	ip, r2
 80069ca:	4626      	mov	r6, r4
 80069cc:	2e00      	cmp	r6, #0
 80069ce:	dc4c      	bgt.n	8006a6a <__kernel_rem_pio2f+0x17e>
 80069d0:	4628      	mov	r0, r5
 80069d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80069d6:	f000 f9f1 	bl	8006dbc <scalbnf>
 80069da:	eeb0 8a40 	vmov.f32	s16, s0
 80069de:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80069e2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80069e6:	f000 fa4f 	bl	8006e88 <floorf>
 80069ea:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80069ee:	eea0 8a67 	vfms.f32	s16, s0, s15
 80069f2:	2d00      	cmp	r5, #0
 80069f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069f8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80069fc:	ee17 9a90 	vmov	r9, s15
 8006a00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a04:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006a08:	dd41      	ble.n	8006a8e <__kernel_rem_pio2f+0x1a2>
 8006a0a:	f104 3cff 	add.w	ip, r4, #4294967295
 8006a0e:	a908      	add	r1, sp, #32
 8006a10:	f1c5 0e08 	rsb	lr, r5, #8
 8006a14:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006a18:	fa46 f00e 	asr.w	r0, r6, lr
 8006a1c:	4481      	add	r9, r0
 8006a1e:	fa00 f00e 	lsl.w	r0, r0, lr
 8006a22:	1a36      	subs	r6, r6, r0
 8006a24:	f1c5 0007 	rsb	r0, r5, #7
 8006a28:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006a2c:	4106      	asrs	r6, r0
 8006a2e:	2e00      	cmp	r6, #0
 8006a30:	dd3c      	ble.n	8006aac <__kernel_rem_pio2f+0x1c0>
 8006a32:	f04f 0e00 	mov.w	lr, #0
 8006a36:	f109 0901 	add.w	r9, r9, #1
 8006a3a:	4670      	mov	r0, lr
 8006a3c:	4574      	cmp	r4, lr
 8006a3e:	dc68      	bgt.n	8006b12 <__kernel_rem_pio2f+0x226>
 8006a40:	2d00      	cmp	r5, #0
 8006a42:	dd03      	ble.n	8006a4c <__kernel_rem_pio2f+0x160>
 8006a44:	2d01      	cmp	r5, #1
 8006a46:	d074      	beq.n	8006b32 <__kernel_rem_pio2f+0x246>
 8006a48:	2d02      	cmp	r5, #2
 8006a4a:	d07d      	beq.n	8006b48 <__kernel_rem_pio2f+0x25c>
 8006a4c:	2e02      	cmp	r6, #2
 8006a4e:	d12d      	bne.n	8006aac <__kernel_rem_pio2f+0x1c0>
 8006a50:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006a54:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006a58:	b340      	cbz	r0, 8006aac <__kernel_rem_pio2f+0x1c0>
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	9306      	str	r3, [sp, #24]
 8006a5e:	f000 f9ad 	bl	8006dbc <scalbnf>
 8006a62:	9b06      	ldr	r3, [sp, #24]
 8006a64:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006a68:	e020      	b.n	8006aac <__kernel_rem_pio2f+0x1c0>
 8006a6a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006a6e:	3e01      	subs	r6, #1
 8006a70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a78:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006a7c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006a80:	ecac 0a01 	vstmia	ip!, {s0}
 8006a84:	ed30 0a01 	vldmdb	r0!, {s0}
 8006a88:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006a8c:	e79e      	b.n	80069cc <__kernel_rem_pio2f+0xe0>
 8006a8e:	d105      	bne.n	8006a9c <__kernel_rem_pio2f+0x1b0>
 8006a90:	1e60      	subs	r0, r4, #1
 8006a92:	a908      	add	r1, sp, #32
 8006a94:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006a98:	11f6      	asrs	r6, r6, #7
 8006a9a:	e7c8      	b.n	8006a2e <__kernel_rem_pio2f+0x142>
 8006a9c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006aa0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa8:	da31      	bge.n	8006b0e <__kernel_rem_pio2f+0x222>
 8006aaa:	2600      	movs	r6, #0
 8006aac:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab4:	f040 8098 	bne.w	8006be8 <__kernel_rem_pio2f+0x2fc>
 8006ab8:	1e60      	subs	r0, r4, #1
 8006aba:	2200      	movs	r2, #0
 8006abc:	4550      	cmp	r0, sl
 8006abe:	da4b      	bge.n	8006b58 <__kernel_rem_pio2f+0x26c>
 8006ac0:	2a00      	cmp	r2, #0
 8006ac2:	d065      	beq.n	8006b90 <__kernel_rem_pio2f+0x2a4>
 8006ac4:	3c01      	subs	r4, #1
 8006ac6:	ab08      	add	r3, sp, #32
 8006ac8:	3d08      	subs	r5, #8
 8006aca:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d0f8      	beq.n	8006ac4 <__kernel_rem_pio2f+0x1d8>
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006ad8:	f000 f970 	bl	8006dbc <scalbnf>
 8006adc:	1c63      	adds	r3, r4, #1
 8006ade:	aa44      	add	r2, sp, #272	@ 0x110
 8006ae0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006be0 <__kernel_rem_pio2f+0x2f4>
 8006ae4:	0099      	lsls	r1, r3, #2
 8006ae6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006aea:	4623      	mov	r3, r4
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f280 80a9 	bge.w	8006c44 <__kernel_rem_pio2f+0x358>
 8006af2:	4623      	mov	r3, r4
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f2c0 80c7 	blt.w	8006c88 <__kernel_rem_pio2f+0x39c>
 8006afa:	aa44      	add	r2, sp, #272	@ 0x110
 8006afc:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006b00:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006bd8 <__kernel_rem_pio2f+0x2ec>
 8006b04:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006b08:	2000      	movs	r0, #0
 8006b0a:	1ae2      	subs	r2, r4, r3
 8006b0c:	e0b1      	b.n	8006c72 <__kernel_rem_pio2f+0x386>
 8006b0e:	2602      	movs	r6, #2
 8006b10:	e78f      	b.n	8006a32 <__kernel_rem_pio2f+0x146>
 8006b12:	f852 1b04 	ldr.w	r1, [r2], #4
 8006b16:	b948      	cbnz	r0, 8006b2c <__kernel_rem_pio2f+0x240>
 8006b18:	b121      	cbz	r1, 8006b24 <__kernel_rem_pio2f+0x238>
 8006b1a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006b1e:	f842 1c04 	str.w	r1, [r2, #-4]
 8006b22:	2101      	movs	r1, #1
 8006b24:	f10e 0e01 	add.w	lr, lr, #1
 8006b28:	4608      	mov	r0, r1
 8006b2a:	e787      	b.n	8006a3c <__kernel_rem_pio2f+0x150>
 8006b2c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006b30:	e7f5      	b.n	8006b1e <__kernel_rem_pio2f+0x232>
 8006b32:	f104 3cff 	add.w	ip, r4, #4294967295
 8006b36:	aa08      	add	r2, sp, #32
 8006b38:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006b3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006b40:	a908      	add	r1, sp, #32
 8006b42:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8006b46:	e781      	b.n	8006a4c <__kernel_rem_pio2f+0x160>
 8006b48:	f104 3cff 	add.w	ip, r4, #4294967295
 8006b4c:	aa08      	add	r2, sp, #32
 8006b4e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006b52:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006b56:	e7f3      	b.n	8006b40 <__kernel_rem_pio2f+0x254>
 8006b58:	a908      	add	r1, sp, #32
 8006b5a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006b5e:	3801      	subs	r0, #1
 8006b60:	430a      	orrs	r2, r1
 8006b62:	e7ab      	b.n	8006abc <__kernel_rem_pio2f+0x1d0>
 8006b64:	3201      	adds	r2, #1
 8006b66:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006b6a:	2e00      	cmp	r6, #0
 8006b6c:	d0fa      	beq.n	8006b64 <__kernel_rem_pio2f+0x278>
 8006b6e:	9905      	ldr	r1, [sp, #20]
 8006b70:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006b74:	eb0d 0001 	add.w	r0, sp, r1
 8006b78:	18e6      	adds	r6, r4, r3
 8006b7a:	a91c      	add	r1, sp, #112	@ 0x70
 8006b7c:	f104 0c01 	add.w	ip, r4, #1
 8006b80:	384c      	subs	r0, #76	@ 0x4c
 8006b82:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006b86:	4422      	add	r2, r4
 8006b88:	4562      	cmp	r2, ip
 8006b8a:	da04      	bge.n	8006b96 <__kernel_rem_pio2f+0x2aa>
 8006b8c:	4614      	mov	r4, r2
 8006b8e:	e710      	b.n	80069b2 <__kernel_rem_pio2f+0xc6>
 8006b90:	9804      	ldr	r0, [sp, #16]
 8006b92:	2201      	movs	r2, #1
 8006b94:	e7e7      	b.n	8006b66 <__kernel_rem_pio2f+0x27a>
 8006b96:	9903      	ldr	r1, [sp, #12]
 8006b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006b9c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006ba0:	9105      	str	r1, [sp, #20]
 8006ba2:	ee07 1a90 	vmov	s15, r1
 8006ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006baa:	2400      	movs	r4, #0
 8006bac:	ece6 7a01 	vstmia	r6!, {s15}
 8006bb0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006bb4:	46b1      	mov	r9, r6
 8006bb6:	455c      	cmp	r4, fp
 8006bb8:	dd04      	ble.n	8006bc4 <__kernel_rem_pio2f+0x2d8>
 8006bba:	ece0 7a01 	vstmia	r0!, {s15}
 8006bbe:	f10c 0c01 	add.w	ip, ip, #1
 8006bc2:	e7e1      	b.n	8006b88 <__kernel_rem_pio2f+0x29c>
 8006bc4:	ecfe 6a01 	vldmia	lr!, {s13}
 8006bc8:	ed39 7a01 	vldmdb	r9!, {s14}
 8006bcc:	3401      	adds	r4, #1
 8006bce:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006bd2:	e7f0      	b.n	8006bb6 <__kernel_rem_pio2f+0x2ca>
 8006bd4:	0800a060 	.word	0x0800a060
 8006bd8:	0800a034 	.word	0x0800a034
 8006bdc:	43800000 	.word	0x43800000
 8006be0:	3b800000 	.word	0x3b800000
 8006be4:	00000000 	.word	0x00000000
 8006be8:	9b02      	ldr	r3, [sp, #8]
 8006bea:	eeb0 0a48 	vmov.f32	s0, s16
 8006bee:	eba3 0008 	sub.w	r0, r3, r8
 8006bf2:	f000 f8e3 	bl	8006dbc <scalbnf>
 8006bf6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006bdc <__kernel_rem_pio2f+0x2f0>
 8006bfa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c02:	db19      	blt.n	8006c38 <__kernel_rem_pio2f+0x34c>
 8006c04:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006be0 <__kernel_rem_pio2f+0x2f4>
 8006c08:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006c0c:	aa08      	add	r2, sp, #32
 8006c0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006c12:	3508      	adds	r5, #8
 8006c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c18:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006c1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006c20:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006c24:	ee10 3a10 	vmov	r3, s0
 8006c28:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006c2c:	ee17 3a90 	vmov	r3, s15
 8006c30:	3401      	adds	r4, #1
 8006c32:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006c36:	e74c      	b.n	8006ad2 <__kernel_rem_pio2f+0x1e6>
 8006c38:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006c3c:	aa08      	add	r2, sp, #32
 8006c3e:	ee10 3a10 	vmov	r3, s0
 8006c42:	e7f6      	b.n	8006c32 <__kernel_rem_pio2f+0x346>
 8006c44:	a808      	add	r0, sp, #32
 8006c46:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8006c4a:	9001      	str	r0, [sp, #4]
 8006c4c:	ee07 0a90 	vmov	s15, r0
 8006c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c54:	3b01      	subs	r3, #1
 8006c56:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006c5a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006c5e:	ed62 7a01 	vstmdb	r2!, {s15}
 8006c62:	e743      	b.n	8006aec <__kernel_rem_pio2f+0x200>
 8006c64:	ecfc 6a01 	vldmia	ip!, {s13}
 8006c68:	ecb5 7a01 	vldmia	r5!, {s14}
 8006c6c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006c70:	3001      	adds	r0, #1
 8006c72:	4550      	cmp	r0, sl
 8006c74:	dc01      	bgt.n	8006c7a <__kernel_rem_pio2f+0x38e>
 8006c76:	4290      	cmp	r0, r2
 8006c78:	ddf4      	ble.n	8006c64 <__kernel_rem_pio2f+0x378>
 8006c7a:	a858      	add	r0, sp, #352	@ 0x160
 8006c7c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006c80:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006c84:	3b01      	subs	r3, #1
 8006c86:	e735      	b.n	8006af4 <__kernel_rem_pio2f+0x208>
 8006c88:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	dc09      	bgt.n	8006ca2 <__kernel_rem_pio2f+0x3b6>
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	dc27      	bgt.n	8006ce2 <__kernel_rem_pio2f+0x3f6>
 8006c92:	d040      	beq.n	8006d16 <__kernel_rem_pio2f+0x42a>
 8006c94:	f009 0007 	and.w	r0, r9, #7
 8006c98:	b059      	add	sp, #356	@ 0x164
 8006c9a:	ecbd 8b04 	vpop	{d8-d9}
 8006c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d1f5      	bne.n	8006c94 <__kernel_rem_pio2f+0x3a8>
 8006ca8:	aa30      	add	r2, sp, #192	@ 0xc0
 8006caa:	1f0b      	subs	r3, r1, #4
 8006cac:	4413      	add	r3, r2
 8006cae:	461a      	mov	r2, r3
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	dc50      	bgt.n	8006d58 <__kernel_rem_pio2f+0x46c>
 8006cb6:	4622      	mov	r2, r4
 8006cb8:	2a01      	cmp	r2, #1
 8006cba:	dc5d      	bgt.n	8006d78 <__kernel_rem_pio2f+0x48c>
 8006cbc:	ab30      	add	r3, sp, #192	@ 0xc0
 8006cbe:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006cc2:	440b      	add	r3, r1
 8006cc4:	2c01      	cmp	r4, #1
 8006cc6:	dc67      	bgt.n	8006d98 <__kernel_rem_pio2f+0x4ac>
 8006cc8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006ccc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8006cd0:	2e00      	cmp	r6, #0
 8006cd2:	d167      	bne.n	8006da4 <__kernel_rem_pio2f+0x4b8>
 8006cd4:	edc7 6a00 	vstr	s13, [r7]
 8006cd8:	ed87 7a01 	vstr	s14, [r7, #4]
 8006cdc:	edc7 7a02 	vstr	s15, [r7, #8]
 8006ce0:	e7d8      	b.n	8006c94 <__kernel_rem_pio2f+0x3a8>
 8006ce2:	ab30      	add	r3, sp, #192	@ 0xc0
 8006ce4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006ce8:	440b      	add	r3, r1
 8006cea:	4622      	mov	r2, r4
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	da24      	bge.n	8006d3a <__kernel_rem_pio2f+0x44e>
 8006cf0:	b34e      	cbz	r6, 8006d46 <__kernel_rem_pio2f+0x45a>
 8006cf2:	eef1 7a47 	vneg.f32	s15, s14
 8006cf6:	edc7 7a00 	vstr	s15, [r7]
 8006cfa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8006cfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d02:	aa31      	add	r2, sp, #196	@ 0xc4
 8006d04:	2301      	movs	r3, #1
 8006d06:	429c      	cmp	r4, r3
 8006d08:	da20      	bge.n	8006d4c <__kernel_rem_pio2f+0x460>
 8006d0a:	b10e      	cbz	r6, 8006d10 <__kernel_rem_pio2f+0x424>
 8006d0c:	eef1 7a67 	vneg.f32	s15, s15
 8006d10:	edc7 7a01 	vstr	s15, [r7, #4]
 8006d14:	e7be      	b.n	8006c94 <__kernel_rem_pio2f+0x3a8>
 8006d16:	ab30      	add	r3, sp, #192	@ 0xc0
 8006d18:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006be4 <__kernel_rem_pio2f+0x2f8>
 8006d1c:	440b      	add	r3, r1
 8006d1e:	2c00      	cmp	r4, #0
 8006d20:	da05      	bge.n	8006d2e <__kernel_rem_pio2f+0x442>
 8006d22:	b10e      	cbz	r6, 8006d28 <__kernel_rem_pio2f+0x43c>
 8006d24:	eef1 7a67 	vneg.f32	s15, s15
 8006d28:	edc7 7a00 	vstr	s15, [r7]
 8006d2c:	e7b2      	b.n	8006c94 <__kernel_rem_pio2f+0x3a8>
 8006d2e:	ed33 7a01 	vldmdb	r3!, {s14}
 8006d32:	3c01      	subs	r4, #1
 8006d34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d38:	e7f1      	b.n	8006d1e <__kernel_rem_pio2f+0x432>
 8006d3a:	ed73 7a01 	vldmdb	r3!, {s15}
 8006d3e:	3a01      	subs	r2, #1
 8006d40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006d44:	e7d2      	b.n	8006cec <__kernel_rem_pio2f+0x400>
 8006d46:	eef0 7a47 	vmov.f32	s15, s14
 8006d4a:	e7d4      	b.n	8006cf6 <__kernel_rem_pio2f+0x40a>
 8006d4c:	ecb2 7a01 	vldmia	r2!, {s14}
 8006d50:	3301      	adds	r3, #1
 8006d52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d56:	e7d6      	b.n	8006d06 <__kernel_rem_pio2f+0x41a>
 8006d58:	ed72 7a01 	vldmdb	r2!, {s15}
 8006d5c:	edd2 6a01 	vldr	s13, [r2, #4]
 8006d60:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006d64:	3801      	subs	r0, #1
 8006d66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d6a:	ed82 7a00 	vstr	s14, [r2]
 8006d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d72:	edc2 7a01 	vstr	s15, [r2, #4]
 8006d76:	e79c      	b.n	8006cb2 <__kernel_rem_pio2f+0x3c6>
 8006d78:	ed73 7a01 	vldmdb	r3!, {s15}
 8006d7c:	edd3 6a01 	vldr	s13, [r3, #4]
 8006d80:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006d84:	3a01      	subs	r2, #1
 8006d86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d8a:	ed83 7a00 	vstr	s14, [r3]
 8006d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d92:	edc3 7a01 	vstr	s15, [r3, #4]
 8006d96:	e78f      	b.n	8006cb8 <__kernel_rem_pio2f+0x3cc>
 8006d98:	ed33 7a01 	vldmdb	r3!, {s14}
 8006d9c:	3c01      	subs	r4, #1
 8006d9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006da2:	e78f      	b.n	8006cc4 <__kernel_rem_pio2f+0x3d8>
 8006da4:	eef1 6a66 	vneg.f32	s13, s13
 8006da8:	eeb1 7a47 	vneg.f32	s14, s14
 8006dac:	edc7 6a00 	vstr	s13, [r7]
 8006db0:	ed87 7a01 	vstr	s14, [r7, #4]
 8006db4:	eef1 7a67 	vneg.f32	s15, s15
 8006db8:	e790      	b.n	8006cdc <__kernel_rem_pio2f+0x3f0>
 8006dba:	bf00      	nop

08006dbc <scalbnf>:
 8006dbc:	ee10 3a10 	vmov	r3, s0
 8006dc0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006dc4:	d02b      	beq.n	8006e1e <scalbnf+0x62>
 8006dc6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006dca:	d302      	bcc.n	8006dd2 <scalbnf+0x16>
 8006dcc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006dd0:	4770      	bx	lr
 8006dd2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006dd6:	d123      	bne.n	8006e20 <scalbnf+0x64>
 8006dd8:	4b24      	ldr	r3, [pc, #144]	@ (8006e6c <scalbnf+0xb0>)
 8006dda:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006e70 <scalbnf+0xb4>
 8006dde:	4298      	cmp	r0, r3
 8006de0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006de4:	db17      	blt.n	8006e16 <scalbnf+0x5a>
 8006de6:	ee10 3a10 	vmov	r3, s0
 8006dea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006dee:	3a19      	subs	r2, #25
 8006df0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006df4:	4288      	cmp	r0, r1
 8006df6:	dd15      	ble.n	8006e24 <scalbnf+0x68>
 8006df8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006e74 <scalbnf+0xb8>
 8006dfc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006e78 <scalbnf+0xbc>
 8006e00:	ee10 3a10 	vmov	r3, s0
 8006e04:	eeb0 7a67 	vmov.f32	s14, s15
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	bfb8      	it	lt
 8006e0c:	eef0 7a66 	vmovlt.f32	s15, s13
 8006e10:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006e14:	4770      	bx	lr
 8006e16:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006e7c <scalbnf+0xc0>
 8006e1a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006e1e:	4770      	bx	lr
 8006e20:	0dd2      	lsrs	r2, r2, #23
 8006e22:	e7e5      	b.n	8006df0 <scalbnf+0x34>
 8006e24:	4410      	add	r0, r2
 8006e26:	28fe      	cmp	r0, #254	@ 0xfe
 8006e28:	dce6      	bgt.n	8006df8 <scalbnf+0x3c>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	dd06      	ble.n	8006e3c <scalbnf+0x80>
 8006e2e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006e32:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006e36:	ee00 3a10 	vmov	s0, r3
 8006e3a:	4770      	bx	lr
 8006e3c:	f110 0f16 	cmn.w	r0, #22
 8006e40:	da09      	bge.n	8006e56 <scalbnf+0x9a>
 8006e42:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006e7c <scalbnf+0xc0>
 8006e46:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006e80 <scalbnf+0xc4>
 8006e4a:	ee10 3a10 	vmov	r3, s0
 8006e4e:	eeb0 7a67 	vmov.f32	s14, s15
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	e7d9      	b.n	8006e0a <scalbnf+0x4e>
 8006e56:	3019      	adds	r0, #25
 8006e58:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006e5c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006e60:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006e84 <scalbnf+0xc8>
 8006e64:	ee07 3a90 	vmov	s15, r3
 8006e68:	e7d7      	b.n	8006e1a <scalbnf+0x5e>
 8006e6a:	bf00      	nop
 8006e6c:	ffff3cb0 	.word	0xffff3cb0
 8006e70:	4c000000 	.word	0x4c000000
 8006e74:	7149f2ca 	.word	0x7149f2ca
 8006e78:	f149f2ca 	.word	0xf149f2ca
 8006e7c:	0da24260 	.word	0x0da24260
 8006e80:	8da24260 	.word	0x8da24260
 8006e84:	33000000 	.word	0x33000000

08006e88 <floorf>:
 8006e88:	ee10 3a10 	vmov	r3, s0
 8006e8c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006e90:	3a7f      	subs	r2, #127	@ 0x7f
 8006e92:	2a16      	cmp	r2, #22
 8006e94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006e98:	dc2b      	bgt.n	8006ef2 <floorf+0x6a>
 8006e9a:	2a00      	cmp	r2, #0
 8006e9c:	da12      	bge.n	8006ec4 <floorf+0x3c>
 8006e9e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006f04 <floorf+0x7c>
 8006ea2:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006ea6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eae:	dd06      	ble.n	8006ebe <floorf+0x36>
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	da24      	bge.n	8006efe <floorf+0x76>
 8006eb4:	2900      	cmp	r1, #0
 8006eb6:	4b14      	ldr	r3, [pc, #80]	@ (8006f08 <floorf+0x80>)
 8006eb8:	bf08      	it	eq
 8006eba:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8006ebe:	ee00 3a10 	vmov	s0, r3
 8006ec2:	4770      	bx	lr
 8006ec4:	4911      	ldr	r1, [pc, #68]	@ (8006f0c <floorf+0x84>)
 8006ec6:	4111      	asrs	r1, r2
 8006ec8:	420b      	tst	r3, r1
 8006eca:	d0fa      	beq.n	8006ec2 <floorf+0x3a>
 8006ecc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8006f04 <floorf+0x7c>
 8006ed0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006ed4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006edc:	ddef      	ble.n	8006ebe <floorf+0x36>
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bfbe      	ittt	lt
 8006ee2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8006ee6:	fa40 f202 	asrlt.w	r2, r0, r2
 8006eea:	189b      	addlt	r3, r3, r2
 8006eec:	ea23 0301 	bic.w	r3, r3, r1
 8006ef0:	e7e5      	b.n	8006ebe <floorf+0x36>
 8006ef2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006ef6:	d3e4      	bcc.n	8006ec2 <floorf+0x3a>
 8006ef8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006efc:	4770      	bx	lr
 8006efe:	2300      	movs	r3, #0
 8006f00:	e7dd      	b.n	8006ebe <floorf+0x36>
 8006f02:	bf00      	nop
 8006f04:	7149f2ca 	.word	0x7149f2ca
 8006f08:	bf800000 	.word	0xbf800000
 8006f0c:	007fffff 	.word	0x007fffff

08006f10 <_init>:
 8006f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f12:	bf00      	nop
 8006f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f16:	bc08      	pop	{r3}
 8006f18:	469e      	mov	lr, r3
 8006f1a:	4770      	bx	lr

08006f1c <_fini>:
 8006f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1e:	bf00      	nop
 8006f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f22:	bc08      	pop	{r3}
 8006f24:	469e      	mov	lr, r3
 8006f26:	4770      	bx	lr
