// Seed: 2991567516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'h0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    output logic id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13
);
  assign id_9 = 1;
  reg id_15;
  assign id_5 = 1;
  always begin : LABEL_0
    id_15 <= 1;
  end
  assign id_15 = 1;
  always_comb id_9 <= 1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
