.ALIASES
R_R1            R1(1=N14360 2=N14340 ) CN @CADENCE_VOLTAGE_DIVIDE.SCHEMATIC1(sch_1):INS14342@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N14360 ) CN @CADENCE_VOLTAGE_DIVIDE.SCHEMATIC1(sch_1):INS14362@ANALOG.R.Normal(chips)
V_V1            V1(+=N14340 -=0 ) CN @CADENCE_VOLTAGE_DIVIDE.SCHEMATIC1(sch_1):INS14406@SOURCE.VDC.Normal(chips)
X_D1            D1(1=N14340 2=N14947 ) CN @CADENCE_VOLTAGE_DIVIDE.SCHEMATIC1(sch_1):INS14892@LED.LED.Normal(chips)
M_M1            M1(d=N14947 g=N14360 s=0 s=0 ) CN
+@CADENCE_VOLTAGE_DIVIDE.SCHEMATIC1(sch_1):INS14929@BREAKOUT.MbreakN3.Normal(chips)
_    _(GND_0=0)
.ENDALIASES
