/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__DM__MASK, 0x1C0000
.set LED__0__DM__SHIFT, 18
.set LED__0__DR, CYREG_PRT1_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED__0__HSIOM_MASK, 0x0F000000
.set LED__0__HSIOM_SHIFT, 24
.set LED__0__INTCFG, CYREG_PRT1_INTCFG
.set LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__0__MASK, 0x40
.set LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__0__PC, CYREG_PRT1_PC
.set LED__0__PC2, CYREG_PRT1_PC2
.set LED__0__PORT, 1
.set LED__0__PS, CYREG_PRT1_PS
.set LED__0__SHIFT, 6
.set LED__DR, CYREG_PRT1_DR
.set LED__INTCFG, CYREG_PRT1_INTCFG
.set LED__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__MASK, 0x40
.set LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__PC, CYREG_PRT1_PC
.set LED__PC2, CYREG_PRT1_PC2
.set LED__PORT, 1
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 6

/* PWM */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* FECH */
.set FECH_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set FECH_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set FECH_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set FECH_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set FECH_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set FECH_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set FECH_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set FECH_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set FECH_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set FECH_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set FECH_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set FECH_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set FECH_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set FECH_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set FECH_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x400
.set UART_SCB_IRQ__INTC_NUMBER, 10
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A01
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A01
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* Speed */
.set Speed_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set Speed_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set Speed_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set Speed_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set Speed_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set Speed_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set Speed_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set Speed_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set Speed_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set Speed_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set Speed_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set Speed_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set Speed_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set Speed_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set Speed_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* DI_ATU */
.set DI_ATU__0__DM__MASK, 0x07
.set DI_ATU__0__DM__SHIFT, 0
.set DI_ATU__0__DR, CYREG_PRT0_DR
.set DI_ATU__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_ATU__0__HSIOM_MASK, 0x0000000F
.set DI_ATU__0__HSIOM_SHIFT, 0
.set DI_ATU__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_ATU__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_ATU__0__MASK, 0x01
.set DI_ATU__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_ATU__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_ATU__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_ATU__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_ATU__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_ATU__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_ATU__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_ATU__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_ATU__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_ATU__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_ATU__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_ATU__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_ATU__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_ATU__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_ATU__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_ATU__0__PC, CYREG_PRT0_PC
.set DI_ATU__0__PC2, CYREG_PRT0_PC2
.set DI_ATU__0__PORT, 0
.set DI_ATU__0__PS, CYREG_PRT0_PS
.set DI_ATU__0__SHIFT, 0
.set DI_ATU__DR, CYREG_PRT0_DR
.set DI_ATU__INTCFG, CYREG_PRT0_INTCFG
.set DI_ATU__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_ATU__MASK, 0x01
.set DI_ATU__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_ATU__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_ATU__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_ATU__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_ATU__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_ATU__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_ATU__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_ATU__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_ATU__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_ATU__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_ATU__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_ATU__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_ATU__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_ATU__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_ATU__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_ATU__PC, CYREG_PRT0_PC
.set DI_ATU__PC2, CYREG_PRT0_PC2
.set DI_ATU__PORT, 0
.set DI_ATU__PS, CYREG_PRT0_PS
.set DI_ATU__SHIFT, 0

/* DI_Fdd */
.set DI_Fdd__0__DM__MASK, 0x38
.set DI_Fdd__0__DM__SHIFT, 3
.set DI_Fdd__0__DR, CYREG_PRT0_DR
.set DI_Fdd__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_Fdd__0__HSIOM_MASK, 0x000000F0
.set DI_Fdd__0__HSIOM_SHIFT, 4
.set DI_Fdd__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_Fdd__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Fdd__0__MASK, 0x02
.set DI_Fdd__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Fdd__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Fdd__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Fdd__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Fdd__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Fdd__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Fdd__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Fdd__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Fdd__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Fdd__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Fdd__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Fdd__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Fdd__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Fdd__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Fdd__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Fdd__0__PC, CYREG_PRT0_PC
.set DI_Fdd__0__PC2, CYREG_PRT0_PC2
.set DI_Fdd__0__PORT, 0
.set DI_Fdd__0__PS, CYREG_PRT0_PS
.set DI_Fdd__0__SHIFT, 1
.set DI_Fdd__DR, CYREG_PRT0_DR
.set DI_Fdd__INTCFG, CYREG_PRT0_INTCFG
.set DI_Fdd__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Fdd__MASK, 0x02
.set DI_Fdd__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Fdd__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Fdd__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Fdd__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Fdd__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Fdd__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Fdd__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Fdd__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Fdd__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Fdd__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Fdd__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Fdd__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Fdd__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Fdd__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Fdd__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Fdd__PC, CYREG_PRT0_PC
.set DI_Fdd__PC2, CYREG_PRT0_PC2
.set DI_Fdd__PORT, 0
.set DI_Fdd__PS, CYREG_PRT0_PS
.set DI_Fdd__SHIFT, 1

/* DI_Fdg */
.set DI_Fdg__0__DM__MASK, 0x1C0
.set DI_Fdg__0__DM__SHIFT, 6
.set DI_Fdg__0__DR, CYREG_PRT0_DR
.set DI_Fdg__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_Fdg__0__HSIOM_MASK, 0x00000F00
.set DI_Fdg__0__HSIOM_SHIFT, 8
.set DI_Fdg__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_Fdg__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Fdg__0__MASK, 0x04
.set DI_Fdg__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Fdg__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Fdg__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Fdg__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Fdg__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Fdg__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Fdg__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Fdg__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Fdg__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Fdg__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Fdg__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Fdg__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Fdg__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Fdg__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Fdg__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Fdg__0__PC, CYREG_PRT0_PC
.set DI_Fdg__0__PC2, CYREG_PRT0_PC2
.set DI_Fdg__0__PORT, 0
.set DI_Fdg__0__PS, CYREG_PRT0_PS
.set DI_Fdg__0__SHIFT, 2
.set DI_Fdg__DR, CYREG_PRT0_DR
.set DI_Fdg__INTCFG, CYREG_PRT0_INTCFG
.set DI_Fdg__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Fdg__MASK, 0x04
.set DI_Fdg__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Fdg__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Fdg__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Fdg__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Fdg__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Fdg__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Fdg__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Fdg__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Fdg__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Fdg__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Fdg__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Fdg__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Fdg__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Fdg__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Fdg__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Fdg__PC, CYREG_PRT0_PC
.set DI_Fdg__PC2, CYREG_PRT0_PC2
.set DI_Fdg__PORT, 0
.set DI_Fdg__PS, CYREG_PRT0_PS
.set DI_Fdg__SHIFT, 2

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B01

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A00

/* Clock_4 */
.set Clock_4__DIVIDER_MASK, 0x0000FFFF
.set Clock_4__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_4__ENABLE_MASK, 0x80000000
.set Clock_4__MASK, 0x80000000
.set Clock_4__REGISTER, CYREG_CLK_DIVIDER_B00

/* DI_PhiA */
.set DI_PhiA__0__DM__MASK, 0x38000
.set DI_PhiA__0__DM__SHIFT, 15
.set DI_PhiA__0__DR, CYREG_PRT0_DR
.set DI_PhiA__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_PhiA__0__HSIOM_MASK, 0x00F00000
.set DI_PhiA__0__HSIOM_SHIFT, 20
.set DI_PhiA__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_PhiA__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_PhiA__0__MASK, 0x20
.set DI_PhiA__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_PhiA__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_PhiA__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_PhiA__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_PhiA__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_PhiA__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_PhiA__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_PhiA__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_PhiA__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_PhiA__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_PhiA__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_PhiA__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_PhiA__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_PhiA__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_PhiA__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_PhiA__0__PC, CYREG_PRT0_PC
.set DI_PhiA__0__PC2, CYREG_PRT0_PC2
.set DI_PhiA__0__PORT, 0
.set DI_PhiA__0__PS, CYREG_PRT0_PS
.set DI_PhiA__0__SHIFT, 5
.set DI_PhiA__DR, CYREG_PRT0_DR
.set DI_PhiA__INTCFG, CYREG_PRT0_INTCFG
.set DI_PhiA__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_PhiA__MASK, 0x20
.set DI_PhiA__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_PhiA__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_PhiA__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_PhiA__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_PhiA__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_PhiA__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_PhiA__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_PhiA__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_PhiA__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_PhiA__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_PhiA__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_PhiA__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_PhiA__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_PhiA__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_PhiA__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_PhiA__PC, CYREG_PRT0_PC
.set DI_PhiA__PC2, CYREG_PRT0_PC2
.set DI_PhiA__PORT, 0
.set DI_PhiA__PS, CYREG_PRT0_PS
.set DI_PhiA__SHIFT, 5

/* DI_PhiB */
.set DI_PhiB__0__DM__MASK, 0x1C0000
.set DI_PhiB__0__DM__SHIFT, 18
.set DI_PhiB__0__DR, CYREG_PRT0_DR
.set DI_PhiB__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_PhiB__0__HSIOM_MASK, 0x0F000000
.set DI_PhiB__0__HSIOM_SHIFT, 24
.set DI_PhiB__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_PhiB__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_PhiB__0__MASK, 0x40
.set DI_PhiB__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_PhiB__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_PhiB__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_PhiB__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_PhiB__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_PhiB__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_PhiB__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_PhiB__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_PhiB__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_PhiB__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_PhiB__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_PhiB__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_PhiB__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_PhiB__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_PhiB__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_PhiB__0__PC, CYREG_PRT0_PC
.set DI_PhiB__0__PC2, CYREG_PRT0_PC2
.set DI_PhiB__0__PORT, 0
.set DI_PhiB__0__PS, CYREG_PRT0_PS
.set DI_PhiB__0__SHIFT, 6
.set DI_PhiB__DR, CYREG_PRT0_DR
.set DI_PhiB__INTCFG, CYREG_PRT0_INTCFG
.set DI_PhiB__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_PhiB__MASK, 0x40
.set DI_PhiB__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_PhiB__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_PhiB__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_PhiB__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_PhiB__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_PhiB__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_PhiB__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_PhiB__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_PhiB__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_PhiB__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_PhiB__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_PhiB__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_PhiB__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_PhiB__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_PhiB__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_PhiB__PC, CYREG_PRT0_PC
.set DI_PhiB__PC2, CYREG_PRT0_PC2
.set DI_PhiB__PORT, 0
.set DI_PhiB__PS, CYREG_PRT0_PS
.set DI_PhiB__SHIFT, 6

/* QuadDec */
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set QuadDec_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set QuadDec_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set QuadDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set QuadDec_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set QuadDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set QuadDec_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set QuadDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set QuadDec_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01

/* DI_Index */
.set DI_Index__0__DM__MASK, 0x7000
.set DI_Index__0__DM__SHIFT, 12
.set DI_Index__0__DR, CYREG_PRT0_DR
.set DI_Index__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DI_Index__0__HSIOM_MASK, 0x000F0000
.set DI_Index__0__HSIOM_SHIFT, 16
.set DI_Index__0__INTCFG, CYREG_PRT0_INTCFG
.set DI_Index__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Index__0__MASK, 0x10
.set DI_Index__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Index__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Index__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Index__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Index__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Index__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Index__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Index__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Index__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Index__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Index__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Index__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Index__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Index__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Index__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Index__0__PC, CYREG_PRT0_PC
.set DI_Index__0__PC2, CYREG_PRT0_PC2
.set DI_Index__0__PORT, 0
.set DI_Index__0__PS, CYREG_PRT0_PS
.set DI_Index__0__SHIFT, 4
.set DI_Index__DR, CYREG_PRT0_DR
.set DI_Index__INTCFG, CYREG_PRT0_INTCFG
.set DI_Index__INTSTAT, CYREG_PRT0_INTSTAT
.set DI_Index__MASK, 0x10
.set DI_Index__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DI_Index__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DI_Index__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DI_Index__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DI_Index__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DI_Index__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DI_Index__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DI_Index__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DI_Index__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DI_Index__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DI_Index__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DI_Index__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DI_Index__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DI_Index__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DI_Index__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DI_Index__PC, CYREG_PRT0_PC
.set DI_Index__PC2, CYREG_PRT0_PC2
.set DI_Index__PORT, 0
.set DI_Index__PS, CYREG_PRT0_PS
.set DI_Index__SHIFT, 4

/* ENA_L298 */
.set ENA_L298__0__DM__MASK, 0xE00
.set ENA_L298__0__DM__SHIFT, 9
.set ENA_L298__0__DR, CYREG_PRT1_DR
.set ENA_L298__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ENA_L298__0__HSIOM_MASK, 0x0000F000
.set ENA_L298__0__HSIOM_SHIFT, 12
.set ENA_L298__0__INTCFG, CYREG_PRT1_INTCFG
.set ENA_L298__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ENA_L298__0__MASK, 0x08
.set ENA_L298__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set ENA_L298__0__OUT_SEL_SHIFT, 6
.set ENA_L298__0__OUT_SEL_VAL, 3
.set ENA_L298__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENA_L298__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENA_L298__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENA_L298__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENA_L298__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENA_L298__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENA_L298__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENA_L298__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENA_L298__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENA_L298__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENA_L298__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENA_L298__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENA_L298__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENA_L298__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENA_L298__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENA_L298__0__PC, CYREG_PRT1_PC
.set ENA_L298__0__PC2, CYREG_PRT1_PC2
.set ENA_L298__0__PORT, 1
.set ENA_L298__0__PS, CYREG_PRT1_PS
.set ENA_L298__0__SHIFT, 3
.set ENA_L298__DR, CYREG_PRT1_DR
.set ENA_L298__INTCFG, CYREG_PRT1_INTCFG
.set ENA_L298__INTSTAT, CYREG_PRT1_INTSTAT
.set ENA_L298__MASK, 0x08
.set ENA_L298__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENA_L298__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENA_L298__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENA_L298__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENA_L298__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENA_L298__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENA_L298__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENA_L298__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENA_L298__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENA_L298__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENA_L298__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENA_L298__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENA_L298__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENA_L298__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENA_L298__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENA_L298__PC, CYREG_PRT1_PC
.set ENA_L298__PC2, CYREG_PRT1_PC2
.set ENA_L298__PORT, 1
.set ENA_L298__PS, CYREG_PRT1_PS
.set ENA_L298__SHIFT, 3

/* IN1_L298 */
.set IN1_L298__0__DM__MASK, 0x7000
.set IN1_L298__0__DM__SHIFT, 12
.set IN1_L298__0__DR, CYREG_PRT1_DR
.set IN1_L298__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IN1_L298__0__HSIOM_MASK, 0x000F0000
.set IN1_L298__0__HSIOM_SHIFT, 16
.set IN1_L298__0__INTCFG, CYREG_PRT1_INTCFG
.set IN1_L298__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IN1_L298__0__MASK, 0x10
.set IN1_L298__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IN1_L298__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IN1_L298__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IN1_L298__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IN1_L298__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IN1_L298__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IN1_L298__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IN1_L298__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IN1_L298__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IN1_L298__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IN1_L298__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IN1_L298__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IN1_L298__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IN1_L298__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IN1_L298__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IN1_L298__0__PC, CYREG_PRT1_PC
.set IN1_L298__0__PC2, CYREG_PRT1_PC2
.set IN1_L298__0__PORT, 1
.set IN1_L298__0__PS, CYREG_PRT1_PS
.set IN1_L298__0__SHIFT, 4
.set IN1_L298__DR, CYREG_PRT1_DR
.set IN1_L298__INTCFG, CYREG_PRT1_INTCFG
.set IN1_L298__INTSTAT, CYREG_PRT1_INTSTAT
.set IN1_L298__MASK, 0x10
.set IN1_L298__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IN1_L298__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IN1_L298__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IN1_L298__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IN1_L298__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IN1_L298__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IN1_L298__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IN1_L298__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IN1_L298__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IN1_L298__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IN1_L298__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IN1_L298__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IN1_L298__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IN1_L298__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IN1_L298__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IN1_L298__PC, CYREG_PRT1_PC
.set IN1_L298__PC2, CYREG_PRT1_PC2
.set IN1_L298__PORT, 1
.set IN1_L298__PS, CYREG_PRT1_PS
.set IN1_L298__SHIFT, 4

/* IN2_L298 */
.set IN2_L298__0__DM__MASK, 0x38000
.set IN2_L298__0__DM__SHIFT, 15
.set IN2_L298__0__DR, CYREG_PRT1_DR
.set IN2_L298__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IN2_L298__0__HSIOM_MASK, 0x00F00000
.set IN2_L298__0__HSIOM_SHIFT, 20
.set IN2_L298__0__INTCFG, CYREG_PRT1_INTCFG
.set IN2_L298__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IN2_L298__0__MASK, 0x20
.set IN2_L298__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IN2_L298__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IN2_L298__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IN2_L298__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IN2_L298__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IN2_L298__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IN2_L298__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IN2_L298__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IN2_L298__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IN2_L298__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IN2_L298__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IN2_L298__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IN2_L298__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IN2_L298__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IN2_L298__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IN2_L298__0__PC, CYREG_PRT1_PC
.set IN2_L298__0__PC2, CYREG_PRT1_PC2
.set IN2_L298__0__PORT, 1
.set IN2_L298__0__PS, CYREG_PRT1_PS
.set IN2_L298__0__SHIFT, 5
.set IN2_L298__DR, CYREG_PRT1_DR
.set IN2_L298__INTCFG, CYREG_PRT1_INTCFG
.set IN2_L298__INTSTAT, CYREG_PRT1_INTSTAT
.set IN2_L298__MASK, 0x20
.set IN2_L298__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IN2_L298__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IN2_L298__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IN2_L298__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IN2_L298__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IN2_L298__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IN2_L298__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IN2_L298__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IN2_L298__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IN2_L298__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IN2_L298__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IN2_L298__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IN2_L298__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IN2_L298__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IN2_L298__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IN2_L298__PC, CYREG_PRT1_PC
.set IN2_L298__PC2, CYREG_PRT1_PC2
.set IN2_L298__PORT, 1
.set IN2_L298__PS, CYREG_PRT1_PS
.set IN2_L298__SHIFT, 5

/* Stat_dir */
.set Stat_dir_sts_sts_reg__0__MASK, 0x01
.set Stat_dir_sts_sts_reg__0__POS, 0
.set Stat_dir_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Stat_dir_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set Stat_dir_sts_sts_reg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set Stat_dir_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Stat_dir_sts_sts_reg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set Stat_dir_sts_sts_reg__MASK, 0x01
.set Stat_dir_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_00
.set Stat_dir_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Stat_dir_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Stat_dir_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Stat_dir_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Stat_dir_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Stat_dir_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_00

/* isr_fech */
.set isr_fech__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_fech__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_fech__INTC_MASK, 0x20000
.set isr_fech__INTC_NUMBER, 17
.set isr_fech__INTC_PRIOR_MASK, 0xC000
.set isr_fech__INTC_PRIOR_NUM, 0
.set isr_fech__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_fech__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_fech__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 33000000
.set CYDEV_BCLK__HFCLK__KHZ, 33000
.set CYDEV_BCLK__HFCLK__MHZ, 33
.set CYDEV_BCLK__SYSCLK__HZ, 33000000
.set CYDEV_BCLK__SYSCLK__KHZ, 33000
.set CYDEV_BCLK__SYSCLK__MHZ, 33
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
