// Seed: 3244684288
module module_0 ();
  logic [7:0] id_1 = id_1;
  assign module_2.id_10 = 0;
  assign id_2 = id_1[-1];
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
