\hypertarget{class_o_p_t3101_1_1registers}{}\section{O\+P\+T3101\+:\+:registers Class Reference}
\label{class_o_p_t3101_1_1registers}\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}


Class that enumerates all registers in \mbox{\hyperlink{namespace_o_p_t3101}{O\+P\+T3101}}.  




{\ttfamily \#include $<$O\+P\+T3101\+Register\+Definition.\+h$>$}



Collaboration diagram for O\+P\+T3101\+:\+:registers\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{class_o_p_t3101_1_1registers__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_o_p_t3101_1_1registers_ad17b048a9eb5a74b3fef29fb145a9e92}{registers}} ()
\begin{DoxyCompactList}\small\item\em Constructor for class \mbox{\hyperlink{class_o_p_t3101_1_1registers}{O\+P\+T3101\+::registers}} Constructor allocates \mbox{\hyperlink{class_o_p_t3101_1_1device_register_a058d48b4c23e22739b1c65d85367a0a8}{O\+P\+T3101\+::device\+Register\+::size}} to each \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} instance on construction. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a524961a20bb991dfedd371ad04106acb}{dig\+\_\+gpo\+\_\+sel0}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel0;Register Addresses\+: 11\mbox{[}3\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa4838268aa3b89fbd6e03d9f132072bb}{dig\+\_\+gpo\+\_\+sel1}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel1;Register Addresses\+: 11\mbox{[}7\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2274058727c99614f1eccf195ddccd6d}{dig\+\_\+gpo\+\_\+sel2}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel2;Register Addresses\+: 11\mbox{[}13\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a258c4f416a6c31685b3e66f1d75921e7}{dis\+\_\+ovl\+\_\+gating}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovl\+\_\+gating;Register Addresses\+: 17\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0b410cb503df506724a4b6a1da49ce1e}{phase\+\_\+out}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+out;Register Addresses\+: 8\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8d491306e0b4b6e323b09ee8d1c59016}{phase\+\_\+overflow}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+overflow;Register Addresses\+: 8\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a78e8bc6ad4a84c7d19974ba6c58e329e}{hdr\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+mode;Register Addresses\+: 8\mbox{[}17\+:17\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a53518f25f00a5926fda5f0d37ad82fcb}{tx\+\_\+channel}}
\begin{DoxyCompactList}\small\item\em tx\+\_\+channel;Register Addresses\+: 8\mbox{[}19\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab8c08b83252a06c3c59b4b33b4b1a8ba}{frame\+\_\+status}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+status;Register Addresses\+: 8\mbox{[}20\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad0a150fb8c5e1efeae026e76f2bdbc1f}{mod\+\_\+freq}}
\begin{DoxyCompactList}\small\item\em mod\+\_\+freq;Register Addresses\+: 8\mbox{[}21\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a93e937bf8d82f09a6024dd226118ef51}{frame\+\_\+count0}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count0;Register Addresses\+: 8\mbox{[}23\+:23\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a09663efd977de72bdf7820e0a8f92390}{amp\+\_\+out}}
\begin{DoxyCompactList}\small\item\em amp\+\_\+out;Register Addresses\+: 9\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a736858f4b79f2dd5444fc1938148d438}{frame\+\_\+count1}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count1;Register Addresses\+: 9\mbox{[}17\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad767a496a0cad5741d575a54a095add3}{sig\+\_\+ovl\+\_\+flag}}
\begin{DoxyCompactList}\small\item\em sig\+\_\+ovl\+\_\+flag;Register Addresses\+: 9\mbox{[}18\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1faab11698859e9d42e148c1d8cd5d1e}{dealias\+\_\+bin}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+bin;Register Addresses\+: 9\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1247368fca5573a9ab4b69d541c53a57}{frame\+\_\+count2}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count2;Register Addresses\+: 10\mbox{[}1\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae6b7c86e96cbfb1efe3263caed9de137}{amb\+\_\+data}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+data;Register Addresses\+: 10\mbox{[}11\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3dfd8d81d4cb04d274007deb7c6122fc}{tmain}}
\begin{DoxyCompactList}\small\item\em tmain;Register Addresses\+: 10\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abdb9db1e1ff8bda71eccaea718b116d0}{amplitude\+\_\+min\+\_\+thr}}
\begin{DoxyCompactList}\small\item\em amplitude\+\_\+min\+\_\+thr;Register Addresses\+: 16\mbox{[}23\+:16\mbox{]}, 17\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5ba6f5ef459327f64179b6d405dbd101}{amb\+\_\+ovl\+\_\+flag}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+ovl\+\_\+flag;Register Addresses\+: 8\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a63560e719cf9970bc83879a353b2dc9f}{phase\+\_\+overflow\+\_\+f2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+overflow\+\_\+f2;Register Addresses\+: 9\mbox{[}19\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac5c1fc72abe6fdd9a55ad01fd8116fd3}{ref\+\_\+count\+\_\+limit}}
\begin{DoxyCompactList}\small\item\em ref\+\_\+count\+\_\+limit;Register Addresses\+: 15\mbox{[}14\+:0\mbox{]};this sets the limit of ref-\/clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.\+768 Khz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a50515c2538c13c51a62485ee689c5e1c}{start\+\_\+freq\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em start\+\_\+freq\+\_\+calib;Register Addresses\+: 15\mbox{[}16\+:16\mbox{]};starts the freq\+\_\+calib \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af4ee9a8bd2c03f0045edee01b1a568ac}{sys\+\_\+clk\+\_\+divider}}
\begin{DoxyCompactList}\small\item\em sys\+\_\+clk\+\_\+divider;Register Addresses\+: 15\mbox{[}20\+:17\mbox{]};The divider can be set according to the ratio b/w ref\+\_\+clk and tg\+\_\+clk. The default is 2 which means default ref\+\_\+clk is assumed at 10 Mhz. ie 40\+Mhz/4 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0d343738560c0bc418f34b458735a811}{freq\+\_\+count\+\_\+read\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em freq\+\_\+count\+\_\+read\+\_\+reg;Register Addresses\+: 16\mbox{[}14\+:0\mbox{]};read register which holds the value of freq\+\_\+loop. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6b28826c31906dc3a27f33b015c4c4d8}{freq\+\_\+count\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em freq\+\_\+count\+\_\+reg;Register Addresses\+: 17\mbox{[}14\+:0\mbox{]};The register which is used for frequency correction when enable\+\_\+auto\+\_\+freq\+\_\+count = \textquotesingle{}0\textquotesingle{} \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1c8bf1bb8f6d672bf780e5f99698959d}{en\+\_\+auto\+\_\+freq\+\_\+count}}
\begin{DoxyCompactList}\small\item\em en\+\_\+auto\+\_\+freq\+\_\+count;Register Addresses\+: 15\mbox{[}21\+:21\mbox{]};When this is \textquotesingle{}1\textquotesingle{} internally computed values is used. Else register value is used. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_acac402a36d4a6b3e8447cbfea307f46e}{en\+\_\+floop}}
\begin{DoxyCompactList}\small\item\em en\+\_\+floop;Register Addresses\+: 15\mbox{[}22\+:22\mbox{]};Enables the freq\+\_\+loop block. If this is \textquotesingle{}0\textquotesingle{}, the clock to the freq\+\_\+loop is gated. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7d1b46e26e943ba29294904855c83871}{en\+\_\+freq\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+freq\+\_\+corr;Register Addresses\+: 15\mbox{[}23\+:23\mbox{]};This bit applies frequency correction on the phase data either from register or auto\+\_\+freq. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa138ff880edecfdc53ef83bf2cc0dcb8}{en\+\_\+cont\+\_\+fcalib}}
\begin{DoxyCompactList}\small\item\em en\+\_\+cont\+\_\+fcalib;Register Addresses\+: 16\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a158b270484e2829a304f13e30dec3390}{monoshot\+\_\+bit}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+bit;Register Addresses\+: 0\mbox{[}23\+:23\mbox{]};In monoshot mode the register to trigger a measurement. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adb2df2fa5f4a83807458958db5ee71eb}{monoshot\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+mode;Register Addresses\+: 39\mbox{[}1\+:0\mbox{]};L\+SB\+: Enters monoshot mode.;;M\+SB\+: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot\+\_\+mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad70826caf46b032bda2867212f4d2195}{powerup\+\_\+delay}}
\begin{DoxyCompactList}\small\item\em powerup\+\_\+delay;Register Addresses\+: 38\mbox{[}23\+:10\mbox{]};The synchronous counter delay after the ripple counter expires before ungating the clock. About 256$\ast$25ns$\ast$2$^\wedge$6 $\sim$ 400 us. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a88eb0b748ad9049d7c563196e7518f43}{monoshot\+\_\+numframe}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+numframe;Register Addresses\+: 39\mbox{[}7\+:2\mbox{]};The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7e608b657646a90dd8dfdc3dff0047fb}{monoshot\+\_\+fz\+\_\+clkcnt}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+fz\+\_\+clkcnt;Register Addresses\+: 39\mbox{[}23\+:8\mbox{]};The pix\+\_\+cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6186d62592ab031ce3a996942b739ab7}{en\+\_\+tx\+\_\+switch}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx\+\_\+switch;Register Addresses\+: 42\mbox{[}0\+:0\mbox{]};Enable switching of led drivers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af79e0b3cfd511e7aa03cf3e55774f0d0}{sel\+\_\+tx\+\_\+ch}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+tx\+\_\+ch;Register Addresses\+: 42\mbox{[}2\+:1\mbox{]};choses the fix\+\_\+reg value when switching is disabled. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6cd0b1e1ec6febc0e4ec775e4c639d4c}{tx\+\_\+seq\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em tx\+\_\+seq\+\_\+reg;Register Addresses\+: 42\mbox{[}14\+:3\mbox{]};Stores the sequence of led switching in this register.;2-\/1-\/0-\/2-\/1-\/0. The sequence will come as 0-\/1-\/2-\/0-\/1-\/2 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab14fd3da3a7aee59227f3a0b2c6ed653}{en\+\_\+adaptive\+\_\+hdr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+adaptive\+\_\+hdr;Register Addresses\+: 42\mbox{[}15\+:15\mbox{]};enable the adaptive hdr. The num\+\_\+avg\+\_\+frame in this case should be programmed one more than the normal case. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1f8f226c3e13479d0dafeb402d35d519}{sel\+\_\+hdr\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+hdr\+\_\+mode;Register Addresses\+: 42\mbox{[}16\+:16\mbox{]};choses which current to use when enable\+\_\+adaptive\+\_\+hdr = \textquotesingle{}0\textquotesingle{} \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a440d873648ba4fe03c3690e18953610d}{hdr\+\_\+thr\+\_\+low}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+thr\+\_\+low;Register Addresses\+: 44\mbox{[}15\+:0\mbox{]};The low threshold of the hysterisis loop. Equivalent to $\sim$64 confidence. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9f703a5eeb8b45b076487ee38f56c38b}{hdr\+\_\+thr\+\_\+high}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+thr\+\_\+high;Register Addresses\+: 43\mbox{[}15\+:0\mbox{]};the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a16c4b06813716b1a536015e7089c2d22}{illum\+\_\+scale\+\_\+l\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx0;Register Addresses\+: 43\mbox{[}18\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2bd8d2bb0c66cd151128107e2e7bdd02}{illum\+\_\+dac\+\_\+l\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx0;Register Addresses\+: 41\mbox{[}4\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a779e2ac88dbf024631877a8fe1446e25}{illum\+\_\+scale\+\_\+h\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx0;Register Addresses\+: 43\mbox{[}21\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a527fc5156f3e32d11843aaa7ef921612}{illum\+\_\+dac\+\_\+h\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx0;Register Addresses\+: 41\mbox{[}9\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aebec846336763223336cfe9673dbcda2}{illum\+\_\+scale\+\_\+l\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx1;Register Addresses\+: 44\mbox{[}18\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4af53c407da5606b0bf597fb0170903b}{illum\+\_\+dac\+\_\+l\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx1;Register Addresses\+: 41\mbox{[}14\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa21d0ddf413585c860657ced425be15f}{illum\+\_\+scale\+\_\+h\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx1;Register Addresses\+: 44\mbox{[}21\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af05dedee486d16e110ca46de40b41c71}{illum\+\_\+dac\+\_\+h\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx1;Register Addresses\+: 41\mbox{[}19\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aba9220e6abb4a85a6fba2bc848f347ba}{illum\+\_\+scale\+\_\+l\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx2;Register Addresses\+: 185\mbox{[}20\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a51185e0df51d058ec35728a4a067a075}{illum\+\_\+dac\+\_\+l\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx2;Register Addresses\+: 41\mbox{[}23\+:20\mbox{]}, 42\mbox{[}23\+:23\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a01e437455fdcf3e98fa2315da38afb48}{illum\+\_\+scale\+\_\+h\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx2;Register Addresses\+: 185\mbox{[}23\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adfe041f139afb2bc8ae662b5e3f4a630}{illum\+\_\+dac\+\_\+h\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx2;Register Addresses\+: 42\mbox{[}22\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a264eda6822d89e022cddb6f1c2217028}{amb\+\_\+adc\+\_\+in\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx0;Register Addresses\+: 185\mbox{[}13\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6f5ba848c54ce6b47d8364879358c31b}{amb\+\_\+adc\+\_\+in\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx1;Register Addresses\+: 185\mbox{[}15\+:14\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a585e9fc419172f85b90262871e40027b}{amb\+\_\+adc\+\_\+in\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx2;Register Addresses\+: 185\mbox{[}17\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5c5d2db376e2b9808805ab04660503d1}{give\+\_\+dealias\+\_\+data}}
\begin{DoxyCompactList}\small\item\em give\+\_\+dealias\+\_\+data;Register Addresses\+: 184\mbox{[}20\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0ada6bc0729541f5740281e93a12cc22}{en\+\_\+dealias\+\_\+meas}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dealias\+\_\+meas;Register Addresses\+: 64\mbox{[}0\+:0\mbox{]};enables dealias calculation.;Normally with enable\+\_\+dealiased\+\_\+measurement set and enable\+\_\+multi\+\_\+freq\+\_\+phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6a2fb5089cb59657163752ab2bc8fd0c}{ncr\+\_\+config}}
\begin{DoxyCompactList}\small\item\em ncr\+\_\+config;Register Addresses\+: 64\mbox{[}21\+:21\mbox{]};option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a29ac388846dfe0bbbdcee909aeb94b04}{alpha0\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em alpha0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}14\+:9\mbox{]};indicates the vector multiplication in intrinsic-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad825eb1e8381dd0aa83afcc9eef9c4a2}{beta0\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em beta0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}20\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a712fda429e950ee47aa365e4b7dfd1a8}{alpha1\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em alpha1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}5\+:0\mbox{]};indicates the vector multiplication in optical-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6d9fd3f6940ec2d1bc40b6eb672ad333}{beta1\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em beta1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}11\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0d7d9f45b7942f6913a4a57e9481beaf}{en\+\_\+multi\+\_\+freq\+\_\+phase}}
\begin{DoxyCompactList}\small\item\em en\+\_\+multi\+\_\+freq\+\_\+phase;Register Addresses\+: 64\mbox{[}22\+:22\mbox{]};With this bit set along with enable\+\_\+dealiased\+\_\+measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a111dc31dd6ec741a97786e5207b7bc7b}{temp\+\_\+avg\+\_\+main}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+avg\+\_\+main;Register Addresses\+: 3\mbox{[}23\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aadd456d05604771656442bf5f1ff0514}{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1;Register Addresses\+: 184\mbox{[}21\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3c076b5de6e72eff036b9371c91bfa3e}{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}}
\begin{DoxyCompactList}\small\item\em en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2;Register Addresses\+: 184\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a72ee56b2c4fc0d6b04e2edfbf036f8ec}{en\+\_\+tx1\+\_\+on\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx1\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}10\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abf81e8f737e0288f11211ecf48e698b7}{en\+\_\+tx2\+\_\+on\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx2\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7f492976fddcfa840372b5e531f7cf86}{clip\+\_\+mode\+\_\+fc}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+fc;Register Addresses\+: 80\mbox{[}0\+:0\mbox{]};chooses either rounding off or clipping or wrap around when applying freq-\/correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a50e6410737d9b479ceed94b6521b566d}{clip\+\_\+mode\+\_\+nl}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+nl;Register Addresses\+: 80\mbox{[}1\+:1\mbox{]};chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe6e94cb9cc2611cca3f47a29447b92c}{clip\+\_\+mode\+\_\+temp}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+temp;Register Addresses\+: 80\mbox{[}2\+:2\mbox{]};chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae4e6e6a2afdbe9aa78d7bef9f0937eb7}{clip\+\_\+mode\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+offset;Register Addresses\+: 80\mbox{[}3\+:3\mbox{]};chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab57b1df98f5f15dd8027331041bfcfa3}{disable\+\_\+syncing}}
\begin{DoxyCompactList}\small\item\em disable\+\_\+syncing;Register Addresses\+: 80\mbox{[}21\+:21\mbox{]};Normally calc clock and afe\+\_\+clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc\+\_\+clk). The default is now changed to \textquotesingle{}1\textquotesingle{} because we don\textquotesingle{}t use divided clock for calc-\/clk from P\+G3\+P0 by default. If syncing is used frequency loop will have issues. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a41a1c843f871b218c7ead6c8b4a4aca6}{force\+\_\+en\+\_\+slave}}
\begin{DoxyCompactList}\small\item\em force\+\_\+en\+\_\+slave;Register Addresses\+: 0\mbox{[}22\+:22\mbox{]};Enable i2c slave for any address forcefully. That is whether auto\+\_\+load completed or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8ce40d49958ba30cfd4f7072624072e4}{force\+\_\+en\+\_\+bypass}}
\begin{DoxyCompactList}\small\item\em force\+\_\+en\+\_\+bypass;Register Addresses\+: 0\mbox{[}21\+:21\mbox{]};This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a74924d92cebb360f0486813366722331}{override\+\_\+clkgen\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em override\+\_\+clkgen\+\_\+reg;Register Addresses\+: 80\mbox{[}22\+:22\mbox{]};Setting this register \textquotesingle{}1\textquotesingle{} allows user to independenly control tm\+\_\+clkgen(2\+:1) which controls dealias settings. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1223651c77a8bcf33f083b0d668f028d}{software\+\_\+reset}}
\begin{DoxyCompactList}\small\item\em software\+\_\+reset;Register Addresses\+: 0\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af37f171c335d8995b3ce666501c18dbe}{dis\+\_\+tg\+\_\+aconf}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+tg\+\_\+aconf;Register Addresses\+: 128\mbox{[}23\+:23\mbox{]};Some of the tg registers are automatically configured such as pdn$\ast$\+\_\+dyn\+\_\+tg signal, capture\+\_\+tg\+\_\+channel etc. if these signals need to be configured by user this bit may be used as an override. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a487fb0695a2b670e47f3a5d2a86099fe}{capture\+\_\+clk\+\_\+cnt}}
\begin{DoxyCompactList}\small\item\em capture\+\_\+clk\+\_\+cnt;Register Addresses\+: 160\mbox{[}15\+:0\mbox{]};This is where early\+\_\+fvd/svd starts. early\+\_\+fvd only comes in the frame which is equal num\+\_\+avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a89a7d424e929b98a2ebde2007943a84b}{tg\+\_\+en}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+en;Register Addresses\+: 128\mbox{[}0\+:0\mbox{]};gates the tg\+\_\+clk with this bit. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a580fcd93b67fc370744aa6f366a0cf27}{num\+\_\+sub\+\_\+frames}}
\begin{DoxyCompactList}\small\item\em num\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}11\+:0\mbox{]};The numbef of subframes in a frame. This number should be greater than or equal to num\+\_\+avg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9b89956eebb5258cbb968ba07182c98c}{num\+\_\+avg\+\_\+sub\+\_\+frames}}
\begin{DoxyCompactList}\small\item\em num\+\_\+avg\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}23\+:12\mbox{]};The number of averages for the iq. Used in TG to generate early\+\_\+fvd and some other TG signals. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abc883ba2fcc4156c6e28e3b673de0a1a}{sub\+\_\+vd\+\_\+clk\+\_\+cnt}}
\begin{DoxyCompactList}\small\item\em sub\+\_\+vd\+\_\+clk\+\_\+cnt;Register Addresses\+: 128\mbox{[}16\+:1\mbox{]};the number of pixels in a subframe. In P\+G3\+P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adf94f254c8aa46637771a1b01949d680}{tg\+\_\+illumen\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+start;Register Addresses\+: 143\mbox{[}15\+:0\mbox{]};spare2\+\_\+tg. This is used for illum\+\_\+en. Enabled throughout a subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a70082ca9b2affbe66ae355c3f66df5cb}{tg\+\_\+illumen\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+end;Register Addresses\+: 144\mbox{[}15\+:0\mbox{]};Ending after the 8192+ 250 samples apx. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5cf64985550cfe24cc722d40ab011be5}{tg\+\_\+illumen\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+mask\+\_\+start;Register Addresses\+: 156\mbox{[}11\+:0\mbox{]};spare2\+\_\+mask. By default the mask is programmed till num\+\_\+avg\+\_\+iq only. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af45af1b39e7f8d73bece88e66f68de06}{tg\+\_\+illumen\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+mask\+\_\+end;Register Addresses\+: 156\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe9a28eaeb59586d08377edb39dde6a8}{tg\+\_\+afe\+\_\+rst\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+afe\+\_\+rst\+\_\+start;Register Addresses\+: 131\mbox{[}15\+:0\mbox{]};demod\+\_\+reset. Mask is programmed such that it comes every subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abc508beaa4d4a7284b224406c1c97dee}{tg\+\_\+afe\+\_\+rst\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+afe\+\_\+rst\+\_\+end;Register Addresses\+: 132\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0a60b0f7f4db214f884dd21be76e47d1}{tg\+\_\+seq\+\_\+int\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+start;Register Addresses\+: 133\mbox{[}15\+:0\mbox{]};interrupt. Only happens in first subframe due to the mask programming \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5d64a1d13384ed3b40bab6024a15bb75}{tg\+\_\+seq\+\_\+int\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+end;Register Addresses\+: 134\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a54a3244c947bb01cc57e706cd81ec0e2}{tg\+\_\+capture\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+start;Register Addresses\+: 135\mbox{[}15\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a61bb2d508902da5f6189058aaa7a21d5}{tg\+\_\+capture\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+end;Register Addresses\+: 136\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0bb0bde768833ea431ed687d71f7b7cf}{tg\+\_\+ovl\+\_\+window\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+start;Register Addresses\+: 137\mbox{[}15\+:0\mbox{]};ovl\+\_\+sample. During this time period only ovl is sampled. This exists for only for subframes till the num\+\_\+avg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_afde33d8e7e972a532373fabf602af1e2}{tg\+\_\+ovl\+\_\+window\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+end;Register Addresses\+: 138\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab1ac2d988d3463d49c708505b9d10e38}{tg\+\_\+calc\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+start;Register Addresses\+: 145\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn\+\_\+tg. This signal exists roughly from early\+\_\+fvd start till end of the computation. The mask is programmed such that this only comes in the num\+\_\+avg sub-\/frame. Programmed such that it will work even if the frequency changes in both direction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a853eb6fac21dd74584680fe828477be8}{tg\+\_\+calc\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+end;Register Addresses\+: 146\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8e552798736ae98ba96bc672fc5f46d4}{tg\+\_\+dynpdn\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+start;Register Addresses\+: 147\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a97c8582f0bd644163e48032cf137ffc2}{tg\+\_\+dynpdn\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+end;Register Addresses\+: 148\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6a07f581e0aea372246d40ab03ef4b5d}{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start;Register Addresses\+: 151\mbox{[}11\+:0\mbox{]};interrupt. Comes only in first (num\+:0) subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a362b1ed95fa8607822bec7117134619c}{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end;Register Addresses\+: 151\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a943365fa49060742fa49602a1700821c}{tg\+\_\+capture\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+mask\+\_\+start;Register Addresses\+: 152\mbox{[}11\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. By default comes only in the num\+\_\+avg subchannel. This mask is configurable by user only if dis\+\_\+tg\+\_\+aconf = \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ade793e58a1728490c89346e2ecaf2914}{tg\+\_\+capture\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+mask\+\_\+end;Register Addresses\+: 152\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a990dca0856bffa9f6b8050a0630583bc}{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start;Register Addresses\+: 153\mbox{[}11\+:0\mbox{]};ovl\+\_\+sample. This exits till num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aec4f1ad9cea554d2ab16e0808ac25b49}{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end;Register Addresses\+: 153\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_afff23a0f85b17bf4808705d0231a719f}{tg\+\_\+calc\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+mask\+\_\+start;Register Addresses\+: 157\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn\+\_\+tg. Only enabled during num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac2457d824429320efe1f38d56ba0a17e}{tg\+\_\+calc\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+mask\+\_\+end;Register Addresses\+: 157\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a56cd0f8b97af20f554e11b34982aba81}{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+mask\+\_\+start;Register Addresses\+: 158\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. Enabled till num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4e0bc00c21546c38705ff42eba70230f}{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+mask\+\_\+end;Register Addresses\+: 158\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5aa127e2bb97659c3f7771f2caa204aa}{en\+\_\+sequencer}}
\begin{DoxyCompactList}\small\item\em en\+\_\+sequencer;Register Addresses\+: 20\mbox{[}16\+:16\mbox{]};clock gates the logic for sequencer normally. This bit is used to enable sequencer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac47b657b57e126c79e8ad13251ef8695}{en\+\_\+processor\+\_\+values}}
\begin{DoxyCompactList}\small\item\em en\+\_\+processor\+\_\+values;Register Addresses\+: 20\mbox{[}17\+:17\mbox{]};Uses processor values instead of register values. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a66aabf74083c7c779d82766da1c15fd3}{status\+\_\+in\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em status\+\_\+in\+\_\+reg;Register Addresses\+: 20\mbox{[}18\+:18\mbox{]};the register is used to control the program flow in C\+PU \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aaaa862ca09860e4a8cec1095a9fa0b01}{mux\+\_\+sel\+\_\+compin}}
\begin{DoxyCompactList}\small\item\em mux\+\_\+sel\+\_\+compin;Register Addresses\+: 19\mbox{[}2\+:0\mbox{]};choses the value used for comp\+\_\+a register in cpu.;Following are the choices.;phase\+\_\+out\+\_\+fsm;dealiased\+\_\+kb\+\_\+fsm;dealiased\+\_\+distance;confidence \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a66b3c106a182638bcba57fce98249057}{compare\+\_\+reg1}}
\begin{DoxyCompactList}\small\item\em compare\+\_\+reg1;Register Addresses\+: 19\mbox{[}18\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad0464b8aa844fc67e319b0d41a599d92}{compare\+\_\+reg2}}
\begin{DoxyCompactList}\small\item\em compare\+\_\+reg2;Register Addresses\+: 20\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2db3e8eb7993d00d2969311c9407e4f0}{dis\+\_\+interrupt}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+interrupt;Register Addresses\+: 20\mbox{[}19\+:19\mbox{]};Disables the interrupt which triggers processor. Does not clock gate processor though. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8f0a2183e0efe165980fcf47ffeeec76}{command0}}
\begin{DoxyCompactList}\small\item\em command0;Register Addresses\+: 21\mbox{[}11\+:0\mbox{]};N\+OP for 99 cycles \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab467fd102aeb9c253099fcc2dadf1b50}{command1}}
\begin{DoxyCompactList}\small\item\em command1;Register Addresses\+: 21\mbox{[}23\+:12\mbox{]};enable intrinsic-\/xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aed26bc378310752c75ab2a494d349a7e}{command2}}
\begin{DoxyCompactList}\small\item\em command2;Register Addresses\+: 22\mbox{[}11\+:0\mbox{]};disable intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a89699ece57124e83677abb74fc6e12ed}{command3}}
\begin{DoxyCompactList}\small\item\em command3;Register Addresses\+: 22\mbox{[}23\+:12\mbox{]};Direct go to the first line \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6d75c4085fce9ed59248333a9794f598}{command4}}
\begin{DoxyCompactList}\small\item\em command4;Register Addresses\+: 23\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3bf72d48f4b09c4ae74943640c21e7f2}{command5}}
\begin{DoxyCompactList}\small\item\em command5;Register Addresses\+: 23\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa0a0ddc43fbfdd673bfd3fd794e6205c}{command6}}
\begin{DoxyCompactList}\small\item\em command6;Register Addresses\+: 24\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5f75ef646ef57b564c401756f6a32531}{command7}}
\begin{DoxyCompactList}\small\item\em command7;Register Addresses\+: 24\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ace1ee1c323057d120e63bdc578a077c5}{command8}}
\begin{DoxyCompactList}\small\item\em command8;Register Addresses\+: 25\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5b64854b22e45043f666d9c7857b2b56}{command9}}
\begin{DoxyCompactList}\small\item\em command9;Register Addresses\+: 25\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9bfb55fd85ac862b110a12f2f23eb699}{command10}}
\begin{DoxyCompactList}\small\item\em command10;Register Addresses\+: 26\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a680960aa51d5071409841500cf79fac7}{command11}}
\begin{DoxyCompactList}\small\item\em command11;Register Addresses\+: 26\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a263ffae0bb0286bbacaa5000628f41df}{command12}}
\begin{DoxyCompactList}\small\item\em command12;Register Addresses\+: 27\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a074ece9b8b246318b5f57448d29c1474}{command13}}
\begin{DoxyCompactList}\small\item\em command13;Register Addresses\+: 27\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae5cea2e83529be09c4cb484edc3a8163}{command14}}
\begin{DoxyCompactList}\small\item\em command14;Register Addresses\+: 28\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6b7f9c4279808c041096d4b2b7f3d44a}{command15}}
\begin{DoxyCompactList}\small\item\em command15;Register Addresses\+: 28\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa1165c37fd9c29c5d036651597fee639}{command16}}
\begin{DoxyCompactList}\small\item\em command16;Register Addresses\+: 29\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3ed3c3a38ee26317db4c08fd08bf58c3}{command17}}
\begin{DoxyCompactList}\small\item\em command17;Register Addresses\+: 29\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6a1a67503b4b7b9e5de9035c105615ca}{command18}}
\begin{DoxyCompactList}\small\item\em command18;Register Addresses\+: 30\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac78d7ff66db69a0ae173890e9e777b2f}{command19}}
\begin{DoxyCompactList}\small\item\em command19;Register Addresses\+: 30\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_afe99c7a5fffb295c9922f8c28ab99a96}{force\+\_\+scale\+\_\+val}}
\begin{DoxyCompactList}\small\item\em force\+\_\+scale\+\_\+val;Register Addresses\+: 46\mbox{[}2\+:0\mbox{]};Uses this scale value if disable\+\_\+auto\+\_\+scale is programmed. This scale value is also used during any xtalk calibration even if disable\+\_\+auto\+\_\+scale is not applied. Default is \textquotesingle{}0\textquotesingle{}, which means 24bit demod is taken as it is giving maximum accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7a537a29f35952186fdc28d06cee3529}{dis\+\_\+auto\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+auto\+\_\+scale;Register Addresses\+: 46\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2cf64206b57b26fb7a65e15dc2e6ccda}{disable\+\_\+conf\+\_\+rescale}}
\begin{DoxyCompactList}\small\item\em disable\+\_\+conf\+\_\+rescale;Register Addresses\+: 46\mbox{[}13\+:13\mbox{]};This a mostly a debug register.. When this is set auto\+\_\+scaled confidence doesn\textquotesingle{}t rescale back. Even when force\+\_\+scale\+\_\+val is there, it doesn\textquotesingle{}t rescale. This bit may be set along with force\+\_\+scale\+\_\+val to see the effect of confidence scaling. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a60e7f3df0ffecc327ff9c141797a523a}{int\+\_\+xtalk\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em int\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}4\+:4\mbox{]};Puts the device into intrinsic calibration mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a83b64e27fde47db7e3553055be4a2328}{xtalk\+\_\+filt\+\_\+time\+\_\+const}}
\begin{DoxyCompactList}\small\item\em xtalk\+\_\+filt\+\_\+time\+\_\+const;Register Addresses\+: 46\mbox{[}23\+:20\mbox{]};Time constant during crosstalk filtering. Higher the time constant slower the filtering is. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a202e9df2cea455c7912307966fcc55ec}{use\+\_\+xtalk\+\_\+filt\+\_\+int}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+filt\+\_\+int;Register Addresses\+: 46\mbox{[}5\+:5\mbox{]};Whehter to use filter or direct sampling for intrinsic crosstalk. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad52eabf99587324f45d95c70ed4b2b2e}{use\+\_\+xtalk\+\_\+reg\+\_\+int}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+reg\+\_\+int;Register Addresses\+: 46\mbox{[}6\+:6\mbox{]};Whether to use register or filter/sample for intrinsic. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aae2f6aa9624f013658f7cf7a08d1f0a9}{iq\+\_\+read\+\_\+data\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em iq\+\_\+read\+\_\+data\+\_\+sel;Register Addresses\+: 46\mbox{[}11\+:9\mbox{]};mux used to chose which of the xtalk register is being read out.;;010 -- raw\+\_\+i/q;000 -- intrinsic\+\_\+xtalk;001 -- optical\+\_\+xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae87864da6c35bed7c34ebf5f26ba4513}{iphase\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk;Register Addresses\+: 59\mbox{[}23\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad94d98dfb26313a9d32c5c2c0c673693}{qphase\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk;Register Addresses\+: 60\mbox{[}23\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_acff4e2c6f9916202d0e3d82974b15e92}{int\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em int\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}16\+:14\mbox{]};allows scaling of the meaning of ixtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$1, 2$^\wedge$2, 2$^\wedge$3 etc. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af885fac652ff2f4e994d1b3a5284dca1}{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 61\mbox{[}15\+:0\mbox{]};inphase component for intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae7d09c6f98abea5bc6b0712eb5218453}{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 62\mbox{[}15\+:0\mbox{]};quadrature component for intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9beada413a32d63b80f9bf3630045eef}{illum\+\_\+xtalk\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}12\+:12\mbox{]};puts the device into optical calibration mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a92394965d2a4ebd5a540ae43a9a19403}{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}19\+:17\mbox{]};allows scaling of the meaning of oxtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$2, 2$^\wedge$4, 2$^\wedge$8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9096cc1e59abbb9f3c021e1a9f48e254}{use\+\_\+xtalk\+\_\+filt\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+filt\+\_\+illum;Register Addresses\+: 46\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac7e814f9c862979bd9134cbe3cd740d1}{use\+\_\+xtalk\+\_\+reg\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+reg\+\_\+illum;Register Addresses\+: 46\mbox{[}8\+:8\mbox{]};For optical default is to use the register values. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a08d4c916abb826b6bb45114cca2ebe96}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 47\mbox{[}15\+:0\mbox{]};inphase component of the xtalk for hdr0/led0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a37008e1b0c91614c3aa483d683d20f93}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 48\mbox{[}15\+:0\mbox{]};quadrature component of the xtalk for hdr0/led0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7fab5a5b19baca26a16000bf2df02002}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 49\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_afa43b99529475a32879117d1a05285ca}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 50\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a897d8a5ef0a4d37b24e20276eb51a952}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 51\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a52319d30260b679a9d5f7cdbba2a02c8}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 52\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af9c224172ff25332ec86b202ce405407}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 53\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0d5f4bb0aaa58ed3a96bb2740eb6287e}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 54\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a22ff46f9ece016455819cf6c05e64274}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 55\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae1b46ec8ae50fe43135774870ab5d5b7}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 56\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a396303672400989a1aecc7b79386b681}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 57\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aae788b0ecb140f7ed12299e7f353440f}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 58\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5fa5b3119e4fa416a86a3ed22090c1c3}{en\+\_\+temp\+\_\+xtalk\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+xtalk\+\_\+corr;Register Addresses\+: 58\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a056d6a7717acab1d8915fc3977c0d130}{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+temp\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}19\+:17\mbox{]};Allows programmability on the temp\+\_\+coefficients range and precision. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa50f56c0dff1f2313613badd2e6fc79c}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 56\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a89fdd9ab86cb15957795111bcf351329}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 57\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4bb62ec5e255c1e55d840526c7708628}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 94\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a23ed1ca5150b80c321433123e0b518c7}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 96\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2dff104599587cc06b51acc7dbf06270}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 94\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af9e734f02f4167d52f64655999810b36}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 96\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a33bb24e516c2fb48e04788bf256465b5}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 95\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a96e7e9ccc4101a8a7e5295f6d412e93b}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 96\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a824c1488c767ae6ddb8b967d61b8c8b3}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 95\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a78cc3027c311e7e089ffc80aace9aba7}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 97\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7b269ecdb6950ec969bb44bf9628a0a2}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 95\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4bb6fd155228499f01bfe1cdbce10dec}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 97\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9f6d8fb387fbdb1313cd6342e17fd7c1}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 54\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3077f7cdab46f4b2474567d610139551}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 55\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab0a97abdf69f3ae0a0b5720cb62f541f}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 91\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad570d0656637d6f3284a3de33d4a6f33}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 91\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a67341013712bd314b9a3366a0e44eb90}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 91\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a462c6bb266cdb9cc36554177f6151c3f}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 92\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4a58b09e744e6b03b116457d005ae826}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 92\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac5de758e638084d01705bd583054e534}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 92\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a20f6c572d3a82036d95d59755de1b38e}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 93\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab5488b3b70c9ab0de936c2c3db408c25}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 93\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7f84efb8fc4a32aa3b42881c0467b2db}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 93\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3ce19350fe264d7d75766a2acc679925}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 94\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3dce7bd901ac52a70ba9830dbf010e5f}{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}15\+:8\mbox{]};reflects the variation of quad component. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a14655b9b47629fcc2a1240b9c6abec0d}{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}7\+:0\mbox{]};reflect the variation of optical crosstalk inphase component. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac4a29475ab04f87654c275469b3611c8}{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+amb\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}22\+:20\mbox{]};Ambient xtalk mode. Provides range/precision for ambient correction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a66984616af1af7f24eaf7226e8d64c11}{en\+\_\+phase\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+phase\+\_\+corr;Register Addresses\+: 67\mbox{[}0\+:0\mbox{]};enables phase correction from the values programmed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af079839b4c86061e23aeec6d3dd1727b}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 66\mbox{[}15\+:0\mbox{]};phase\+\_\+offset for freq1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa8cb1dd2f5eff88842c6adbcb51f529a}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4097670bfd34c50f64b7644626bb3390}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 82\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab8e2d3debdf4530c6e5fe8067bce8d96}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 83\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0d0a60da10be596de1ef5b9d69e14812}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 84\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a93c4864a0cb0b3ff977feb3616602d88}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 85\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aebfa1d50fe62568c3121d3399e717893}{reverse\+\_\+phase\+\_\+before\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em reverse\+\_\+phase\+\_\+before\+\_\+offset;Register Addresses\+: 67\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_afbc8fd08fff8b8dc10f7a71965ffadcf}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 68\mbox{[}15\+:0\mbox{]};phase offset for freq2 \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab0add9e2d51e615979fe97bf69669795}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 86\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a36f5ab204e85f8e82fa6fea617a86df2}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 87\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4b97d39be310c02495db73d06e5aa58a}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 88\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2933b108b9d6edf0dfdc94da6d65afb1}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 89\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a98c752b2fc2d618901f4ae877539847b}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 90\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa14680f50f347cb771067cd833720963}{en\+\_\+temp\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+corr;Register Addresses\+: 67\mbox{[}1\+:1\mbox{]};enables temperature correction for phase \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0e1ab2b8fda7b67d1d83606b2a5af70f}{scale\+\_\+phase\+\_\+temp\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+phase\+\_\+temp\+\_\+coeff;Register Addresses\+: 67\mbox{[}8\+:6\mbox{]};changes the meaning of coefficients related to phase correction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8fae5df61376ad2ea79bb9b35ff75bed}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}11\+:0\mbox{]};calibrated temperature for main temp sensor.\+Default is 2048 because internally it is treated as offset binary \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aafdc1b5540b6e0bb2ce2284f0b5206f1}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 69\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8014e98d54c2e1a92a2535da74900b37}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa6168acee7052f09cb874ecd4480b697}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 45\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a68724aced807ba68873f5a6375bb611e}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0ce99967b663007766113d06d946b28f}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 45\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a167239301374a042530aecc8a88bc795}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 65\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a59dcda2fcbc9a2faa4b62e1c982578c3}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 47\mbox{[}23\+:16\mbox{]}, 48\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3ba1ce14ec5570b329925e06b7c96438}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a602644cf2ed2fbb0cd711f07cc19bf6e}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 49\mbox{[}23\+:16\mbox{]}, 50\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a755672a04b425f526e780aca79a01183}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 69\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a75b5aeda756442dd022a9af3dae14850}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 51\mbox{[}23\+:16\mbox{]}, 52\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab99a33d2813594b5b1351e92ea43df6a}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}23\+:12\mbox{]};calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad588b454c66e64ee8b5ecfe608534974}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 70\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0dafe331584ae9d58e692f33e5b7350b}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a587a6142ddb574def867aa9f545a8d9c}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}23\+:16\mbox{]}, 82\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aaa41e9820a7a006305ef538a8e3ac657}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa8aaf83fcdf6038175fa7e43458b86b6}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 83\mbox{[}23\+:16\mbox{]}, 84\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe0e3301fc50b5584dbf6c420114f274}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 67\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4c2057d1c2f04ad96359441cdaaecf57}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 85\mbox{[}23\+:16\mbox{]}, 86\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aef1c6804438384ec503ad3e8d688424a}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa4d94f77eab25d1a5f8c2ade09b16885}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 87\mbox{[}23\+:16\mbox{]}, 88\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a52d7fbbebd3883af090f932aef0987cc}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 70\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5220d0e7faf65fac80f305b87c6cb078}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 89\mbox{[}23\+:16\mbox{]}, 90\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a12bd5d02a0a04d12708531dd59c13542}{amb\+\_\+sat\+\_\+thr}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+sat\+\_\+thr;Register Addresses\+: 13\mbox{[}16\+:7\mbox{]};the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8x\+IR. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a445694de6c4a8e73fbcb18d8a0b66292}{amb\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+calib;Register Addresses\+: 11\mbox{[}23\+:14\mbox{]};the ambient at which device is calibrated for optical xtalk/phase offset etc. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3a959d073208e7bc1859551052620c33}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0;Register Addresses\+: 12\mbox{[}23\+:16\mbox{]};Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2$^\wedge$5 to get the actual value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a73d0efc733832f3ba5a6dc62af43ef2b}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0;Register Addresses\+: 184\mbox{[}9\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a13de3ddef57db197debf1e4b8977503a}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1;Register Addresses\+: 184\mbox{[}19\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a6820d23f7f547d0303e4581a9b2b5a78}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2;Register Addresses\+: 185\mbox{[}9\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa5317aa50442b1842ac91e54626e0455}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1;Register Addresses\+: 180\mbox{[}7\+:0\mbox{]};The first coefficient is assumed to be the original one \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a78d8ae98dcec8298b440c6a9fa80d863}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2;Register Addresses\+: 180\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af68b44c4a39c4da06bb75304d85e9ab2}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3;Register Addresses\+: 180\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa72ff09dcba134f78340ba3cd9b1fa07}{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff;Register Addresses\+: 181\mbox{[}2\+:0\mbox{]};Scales the gain/vs accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aab5bd42698b3df11e7587bfca290183c}{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0;Register Addresses\+: 182\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a46159e2f1912ecb2c4a0ebd69600adec}{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1;Register Addresses\+: 182\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0798dc0d4aa811871f1c69208b2774ef}{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0;Register Addresses\+: 183\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a12d86592df5e69945fb4a2571b18f4ec}{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1;Register Addresses\+: 183\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa08e058cdd46d26b6321687bcc62aab7}{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square;Register Addresses\+: 181\mbox{[}5\+:3\mbox{]};scales square correction range/accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a280b2058efcda6af421ff2b96e0f576a}{en\+\_\+nl\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+nl\+\_\+corr;Register Addresses\+: 74\mbox{[}0\+:0\mbox{]};enables harmonic/nonlinear correction for phase. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aef8ec6287aba1f316f417cb1b5fb2250}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 75\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_acc1559c33ebacbd59d615e1b98837801}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 76\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adbf1d99edfca7b9865f3fc8cdbc71db1}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 77\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_acb5016f7bbd2532a8273d3257addb1cd}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 78\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8be7ea17637153d221e4198caea67452}{scale\+\_\+nl\+\_\+corr\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+nl\+\_\+corr\+\_\+coeff;Register Addresses\+: 74\mbox{[}19\+:18\mbox{]};changes the meaning of the nonlinear coefficients.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac9bd91107a6b02c8a5eef960a5d72e2c}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 74\mbox{[}17\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac8f0a935f80bb0dc046857f60a7fc516}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 162\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a733f21a2ae70f6d7f9d75c0c8c32c46d}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 163\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a49aa0acbf16b96f8ce10641c088c89fa}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abc01841339867911f94e68223a50b6f3}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 165\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abbec983e74f5790b541e49432c9e5765}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 166\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5a9b90a370d47f3d9b2ab598ab31033c}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 167\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af52c791e2ec0d9c47fbeb0b5f60eded2}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 168\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa9c09eefe2e5a2a493ec8ff446e7b4de}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 169\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a28620ff58d7654e8c337405c8adca382}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 170\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a76eac6ba3b74c0d12ad8f586cc35d3cf}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 171\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0e7b936dff92577b0167b0d3e8a42827}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 172\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7e97aec69ecbe00c5b35ef15d3abca3c}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 173\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af692ae28d704077d2340a8002606256d}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a51cd64111761c38c6cf6d842077bd8b0}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 175\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a344c7afc60d213572a4fa428e4f1566d}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 176\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4d71ddf517bc042fc30fd79e1bbdfb4b}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 177\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5064513c00e66a11d753f92993feada6}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 162\mbox{[}23\+:16\mbox{]}, 163\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a41edd1d9914ee0b1d44f31e8d11839b0}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}23\+:16\mbox{]}, 165\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae18029c6c47acc178d77fa2e70d40a58}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 166\mbox{[}23\+:16\mbox{]}, 167\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af4b788f16904aaeb7d0a4bf1cd6e6f4f}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 168\mbox{[}23\+:16\mbox{]}, 169\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8ca6cd189271ae5efde999e39da9fce3}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 170\mbox{[}23\+:16\mbox{]}, 171\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aaf1ee1fcc051862860288ee037e606e1}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 172\mbox{[}23\+:16\mbox{]}, 173\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa839a019d58e2ae0e6556aea0e0f8c18}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}23\+:16\mbox{]}, 175\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a25698ff7ff078e3594747f81fb86dcb8}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 176\mbox{[}23\+:16\mbox{]}, 177\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac956c3bd4cd5c475c5f515cd969ab90a}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 178\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8a097a41ecdf2b98226c4a3a92121c12}{tillum}}
\begin{DoxyCompactList}\small\item\em tillum;Register Addresses\+: 4\mbox{[}19\+:8\mbox{]};The value of illum-\/temperature register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a514790a474a760e4f219616fb9e9d31e}{tsens\+\_\+slave0}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave0;Register Addresses\+: 2\mbox{[}6\+:0\mbox{]};slave address of the led0 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a94012adba7928a2dd4f764efcf8ad177}{tsens\+\_\+slave1}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave1;Register Addresses\+: 2\mbox{[}13\+:7\mbox{]};slave address of the led1 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab50ce258e2b0c94a27d84ee66f69d683}{tsens\+\_\+slave2}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave2;Register Addresses\+: 2\mbox{[}20\+:14\mbox{]};slave address of the led2 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aff40151c7529d843cff4dc85778231e1}{config\+\_\+tillum\+\_\+msb}}
\begin{DoxyCompactList}\small\item\em config\+\_\+tillum\+\_\+msb;Register Addresses\+: 7\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe4ccad679c565e56f9c88de42904ef8}{en\+\_\+tillum\+\_\+12b}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tillum\+\_\+12b;Register Addresses\+: 13\mbox{[}23\+:23\mbox{]};While interfacing with the T\+M\+P02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a13fb1e740a9537844a283a66981406ad}{tillum\+\_\+unsigned}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+unsigned;Register Addresses\+: 4\mbox{[}23\+:23\mbox{]};This bit is set \textquotesingle{}1\textquotesingle{} when temperature given by tmain/tillum sensor is in unsigned format. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af8a6681cc72c45378bd2d170f593e362}{temp\+\_\+avg\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+avg\+\_\+illum;Register Addresses\+: 2\mbox{[}23\+:22\mbox{]};Based on this, temperature is averaged to remove quantization errors on temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a791fa84b502f2801766fd8fd6429c4db}{en\+\_\+tsens\+\_\+read\+\_\+fvd}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tsens\+\_\+read\+\_\+fvd;Register Addresses\+: 3\mbox{[}18\+:18\mbox{]};If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad766b216bd75f0e6099f28f6d8ace68f}{en\+\_\+tillum\+\_\+read}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tillum\+\_\+read;Register Addresses\+: 2\mbox{[}21\+:21\mbox{]};Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a881601f10b346c3724003a0721bd221a}{eeprom\+\_\+read\+\_\+trig}}
\begin{DoxyCompactList}\small\item\em eeprom\+\_\+read\+\_\+trig;Register Addresses\+: 1\mbox{[}0\+:0\mbox{]};Used to read efuse values into the chain using register trigger \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a23607ef6535360d4ff1264f6249b65c0}{swap\+\_\+read\+\_\+data}}
\begin{DoxyCompactList}\small\item\em swap\+\_\+read\+\_\+data;Register Addresses\+: 1\mbox{[}1\+:1\mbox{]};swaps/reverse the data read by i2c-\/host. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_acc74ed36bdb89a844459ded9baea62c8}{eeprom\+\_\+start\+\_\+reg\+\_\+addr}}
\begin{DoxyCompactList}\small\item\em eeprom\+\_\+start\+\_\+reg\+\_\+addr;Register Addresses\+: 1\mbox{[}16\+:9\mbox{]};The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a853a700e44ec7b0eceb21f2c5d03a37a}{frame\+\_\+vd\+\_\+trig}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+vd\+\_\+trig;Register Addresses\+: 1\mbox{[}17\+:17\mbox{]};when this bit is \textquotesingle{}1\textquotesingle{} i2c host is triggered every frame vd. Else it is triggered based on the i2c\+\_\+trig\+\_\+reg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a45c7b0357126b98470aac2dd8d577ddb}{i2c\+\_\+trig\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+trig\+\_\+reg;Register Addresses\+: 1\mbox{[}18\+:18\mbox{]};The trigger register for i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0bf477ba963f16f5ff32c9f3e33b279a}{i2c\+\_\+en}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+en;Register Addresses\+: 1\mbox{[}19\+:19\mbox{]};Enables the i2c host operation. Does not control the init load. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa7c611361794c31bdd274f9817401258}{i2c\+\_\+rw}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+rw;Register Addresses\+: 1\mbox{[}21\+:20\mbox{]};Choses the r/w for i2c host operation.;By default it reads temperature sensor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af7380f75d50a537df750a8039b4ecb53}{i2c\+\_\+read\+\_\+data}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+read\+\_\+data;Register Addresses\+: 3\mbox{[}7\+:0\mbox{]};The hosts read data. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adf24c56655b70ac41364ab30f75dc61c}{i2c\+\_\+write\+\_\+data1}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+write\+\_\+data1;Register Addresses\+: 3\mbox{[}16\+:9\mbox{]};The address where the read would start. Normally in temperature sensor read this is not required to be programmed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0c38b1f0e52b91fda5deaa74d588d4ee}{i2c\+\_\+num\+\_\+tran}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+tran;Register Addresses\+: 3\mbox{[}17\+:17\mbox{]};The number of transactions. Either 1 or 2. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad24b621b94dfb11b3ec3b36ea15c2c53}{en\+\_\+eeprom\+\_\+read}}
\begin{DoxyCompactList}\small\item\em en\+\_\+eeprom\+\_\+read;Register Addresses\+: 1\mbox{[}23\+:23\mbox{]};Disables the gating of auto\+\_\+load clock after init\+\_\+load\+\_\+done. Should be used if register triggering has to work. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a84cc130f6ccf0b2827e17528cb9b0855}{init\+\_\+load\+\_\+done}}
\begin{DoxyCompactList}\small\item\em init\+\_\+load\+\_\+done;Register Addresses\+: 3\mbox{[}8\+:8\mbox{]};Can be used to check whether initial auto\+\_\+load is successful or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1001b38cef654c20b8ef7c3fb4b3e106}{addr\+\_\+slave\+\_\+eeprom}}
\begin{DoxyCompactList}\small\item\em addr\+\_\+slave\+\_\+eeprom;Register Addresses\+: 1\mbox{[}8\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1f94d89df7b946472aa65f09dc36f984}{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+bytes\+\_\+tran1;Register Addresses\+: 7\mbox{[}17\+:16\mbox{]};Number of bytes used in the tran2 of i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a664868970effaa22e41d7c6e346f8794}{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+bytes\+\_\+tran2;Register Addresses\+: 5\mbox{[}23\+:22\mbox{]};Number of bytes used in the tran2 of i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a7405a3e25e7f825958b7d271cb183d56}{i2c\+\_\+write\+\_\+data2}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+write\+\_\+data2;Register Addresses\+: 7\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae3cafcbc6dbd88c078e92f49b54d9407}{i2c\+\_\+sel\+\_\+read\+\_\+bytes}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+sel\+\_\+read\+\_\+bytes;Register Addresses\+: 7\mbox{[}19\+:18\mbox{]};choses which byte of i2c\+\_\+read register to be read. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adbdf84416c91cc053a4b1a62ed6bea9e}{i2c\+\_\+cont\+\_\+rw}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+cont\+\_\+rw;Register Addresses\+: 0\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8f0c7bef103e7aa4efd1c18239fbef37}{dis\+\_\+ovldet}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovldet;Register Addresses\+: 101\mbox{[}23\+:23\mbox{]};to disable overload detection \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5a2861d0fdb55bb7b6fb2460e1e043df}{prog\+\_\+ovldet\+\_\+refp}}
\begin{DoxyCompactList}\small\item\em prog\+\_\+ovldet\+\_\+refp;Register Addresses\+: 100\mbox{[}20\+:18\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FP \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4ae7fee3fc50dfe0b8db37304a02adf4}{prog\+\_\+ovldet\+\_\+refm}}
\begin{DoxyCompactList}\small\item\em prog\+\_\+ovldet\+\_\+refm;Register Addresses\+: 100\mbox{[}23\+:21\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FM \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a328356a6de5554db76c6f85b26e1aac4}{iamb\+\_\+max\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em iamb\+\_\+max\+\_\+sel;Register Addresses\+: 114\mbox{[}7\+:4\mbox{]};selects the value of D\+AC resistor \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe55d5504aa2cdceab7586e85926d607}{tm\+\_\+vrefp\+\_\+diode}}
\begin{DoxyCompactList}\small\item\em tm\+\_\+vrefp\+\_\+diode;Register Addresses\+: 109\mbox{[}2\+:0\mbox{]};To program the bias voltage I\+NP \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5d168998fa7b8866919cc41cafde1356}{tm\+\_\+vrefm\+\_\+diode}}
\begin{DoxyCompactList}\small\item\em tm\+\_\+vrefm\+\_\+diode;Register Addresses\+: 109\mbox{[}5\+:3\mbox{]};To program the bias voltage I\+NM \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5249126def563a037c9db68539a49775}{gpo1\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo1\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}8\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aaae22c5096e95c010520ac9e810540b1}{gpio1\+\_\+obuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio1\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}12\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4941abf69a5c7d40800bb34b9ee2471f}{gpio1\+\_\+ibuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio1\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}13\+:13\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8ec82d04684d9ac714f5f65581b2b26e}{gpo2\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo2\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}11\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a368d0649a8a17b1088e860ce0916f854}{gpio2\+\_\+obuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio2\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1416f61431e4cc51c6ea6118747d0fe3}{gpio2\+\_\+ibuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio2\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab22a909059e064027f01864e2db58eb4}{gpo3\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo3\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}2\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2c3f2cecfca84f9cc11dde779753bb17}{sel\+\_\+gp3\+\_\+on\+\_\+sdam}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+gp3\+\_\+on\+\_\+sdam;Register Addresses\+: 120\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac752e847ca54073862f6c642bd83790a}{dealias\+\_\+en}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+en;Register Addresses\+: 113\mbox{[}1\+:1\mbox{]};To enable Dealias mode to get different Modulation freq close to 40\+M\+Hz, ;34.\+3 M\+Hz \& 48 M\+Hz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab12f738990fa7202d760daca80be5e22}{dealias\+\_\+freq}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+freq;Register Addresses\+: 113\mbox{[}2\+:2\mbox{]};Changes o/p freq in dealias mode;-\/ only when dealais mode is enabled (T\+M\+\_\+\+C\+L\+K\+G\+E\+Nless than2greater than is set to \textquotesingle{}1\textquotesingle{}). \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a18539cc6fd63ce4f504fcf16b1e48f31}{shift\+\_\+illum\+\_\+phase}}
\begin{DoxyCompactList}\small\item\em shift\+\_\+illum\+\_\+phase;Register Addresses\+: 113\mbox{[}6\+:3\mbox{]};Shift bits to get different L\+E\+D\+\_\+\+C\+LK phases in calib mode.;;80M mode\+:16phases, 22.\+5 deg separation(360/16)-\/6.\+25n separation;;40M mode\+:16phases, 45 deg separation(360/8)-\/12.\+5n separation;;Basically 40M mode M\+SB bit is unused. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac3c618465f11b7742d57a755528163f6}{shut\+\_\+clocks}}
\begin{DoxyCompactList}\small\item\em shut\+\_\+clocks;Register Addresses\+: 113\mbox{[}8\+:8\mbox{]};to shut down all 20M, 10M clock switching \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a58c0441a1f64e43e1ca7225dbb6da367}{invert\+\_\+tg\+\_\+clk}}
\begin{DoxyCompactList}\small\item\em invert\+\_\+tg\+\_\+clk;Register Addresses\+: 113\mbox{[}9\+:9\mbox{]};to invert tg\+\_\+clk for timing requirements \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a268d16eaac8153c1d761d26f704dadfa}{invert\+\_\+afe\+\_\+clk}}
\begin{DoxyCompactList}\small\item\em invert\+\_\+afe\+\_\+clk;Register Addresses\+: 113\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac9ceab4db2106751addab3a041dcb858}{dis\+\_\+illum\+\_\+clk\+\_\+tx}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+illum\+\_\+clk\+\_\+tx;Register Addresses\+: 113\mbox{[}12\+:12\mbox{]};Disable L\+ED clk going to transmitter \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a98029ccfd8f7c1c326f30f0d4e96eee2}{en\+\_\+illum\+\_\+clk\+\_\+gpio}}
\begin{DoxyCompactList}\small\item\em en\+\_\+illum\+\_\+clk\+\_\+gpio;Register Addresses\+: 113\mbox{[}16\+:16\mbox{]};Disable L\+ED C\+LK going to G\+P\+IO \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a96d3a8085b94d0560f8e8c8f7611aaab}{illum\+\_\+clk\+\_\+gpio\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+clk\+\_\+gpio\+\_\+mode;Register Addresses\+: 113\mbox{[}15\+:15\mbox{]};When this bit is \textquotesingle{}1\textquotesingle{}, illum\+\_\+en gating led\+\_\+clk going to G\+P\+IO is masked.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a08f87e1e66f332f99a6410f1c3ddd845}{unmask\+\_\+illumen\+\_\+intxtalk}}
\begin{DoxyCompactList}\small\item\em unmask\+\_\+illumen\+\_\+intxtalk;Register Addresses\+: 113\mbox{[}17\+:17\mbox{]};Mask internal crosstalk signal gating illum\+\_\+en. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adc72f1720585bde4904a093fa4e7e45a}{temp\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+offset;Register Addresses\+: 110\mbox{[}16\+:8\mbox{]};temperature offset \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ad173e07a43ed5567cae02a49dd9ffdeb}{en\+\_\+temp\+\_\+conv}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+conv;Register Addresses\+: 110\mbox{[}19\+:19\mbox{]};To enable temperature conversion \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5cbda22710d9853c8d94b559fdaf44c6}{dis\+\_\+glb\+\_\+pd\+\_\+refsys}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+refsys;Register Addresses\+: 118\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa3b8febd4cfdb709dca4027e389b5c58}{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 118\mbox{[}1\+:1\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a9557e8aacd96cbfd2421ed895d56abb3}{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 118\mbox{[}2\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abb5ba013372994b83ebb79f3a71eaaa4}{dis\+\_\+glb\+\_\+pd\+\_\+afe}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+afe;Register Addresses\+: 118\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a0ee2968d370dd91f801c426a63d1bd0d}{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 118\mbox{[}4\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a84c0c760189050ec68794f4b1e44e45f}{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 118\mbox{[}5\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1ac58d06b3afba34d8901fc8c36a80df}{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 118\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a20a9e4cfd48ff6cd09f970d07f769438}{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 118\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a2790406acd1e5fcd1f07ebb6a2066a35}{dis\+\_\+glb\+\_\+pd\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+osc;Register Addresses\+: 118\mbox{[}8\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a5c05d396e84e3a0a6b62da8de4986002}{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+i2chost;Register Addresses\+: 118\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab8f03a92cac033306d1b5639a9a41061}{pdn\+\_\+global}}
\begin{DoxyCompactList}\small\item\em pdn\+\_\+global;Register Addresses\+: 118\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab81d9bb9c0d94666f5d526a379539047}{en\+\_\+dyn\+\_\+pd\+\_\+refsys}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+refsys;Register Addresses\+: 119\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab70be3f12be865ebe8c093f18959f813}{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 119\mbox{[}1\+:1\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a3d35466027ea9481c01cfd02807cb0b1}{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 119\mbox{[}2\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a78ff3c5f329d4fc1c2a716b84489e16b}{en\+\_\+dyn\+\_\+pd\+\_\+afe}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+afe;Register Addresses\+: 119\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab40ca42c0183dabd4627e21d37b032b8}{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 119\mbox{[}4\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ab88e46689a8ad54e1cd9f2a74916efd4}{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 119\mbox{[}5\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa1e39ebb068de61f66df1b25a6d2551b}{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 119\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a1dd4f120fd54b75ee11b2749c9572fc7}{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 119\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a531bbd358fefe3feca48a12938b7ef11}{en\+\_\+dyn\+\_\+pd\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+osc;Register Addresses\+: 119\mbox{[}8\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ac3f0387e577070854f43aa27e5b86020}{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc;Register Addresses\+: 119\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a8621153128a560a191346df43fa28c3c}{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}5\+:4\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aacb755066f8b0cf7969d733c61b1cb68}{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}1\+:0\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_adf50de39484054133ba31e7bfdfe88df}{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}3\+:2\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae8ad9016ffaf4e1c06c5ea4ae9f51c1f}{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB;Register Addresses\+: 121\mbox{[}0\+:0\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4e2f7a1b4a9ff27b0f338539597dac8d}{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ;Register Addresses\+: 121\mbox{[}2\+:2\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_ae39eb9cd24f72ea82c91602018f2cf04}{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1;Register Addresses\+: 121\mbox{[}3\+:3\mbox{]};Force I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+0 (T\+X0) onto I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+1 (T\+X1). This mode is required to enable static L\+ED drive mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abe86782b42774ec90ca0511b44d87f82}{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}}
\begin{DoxyCompactList}\small\item\em I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC;Register Addresses\+: 121\mbox{[}11\+:8\mbox{]};0.\+5mA$\ast$register setting. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_abfb024eafa0195cb9601486b03eb8f3d}{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}}
\begin{DoxyCompactList}\small\item\em P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR;Register Addresses\+: 121\mbox{[}12\+:12\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_aa633043881c8918ff9713cc0371f6b70}{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}}
\begin{DoxyCompactList}\small\item\em F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE;Register Addresses\+: 121\mbox{[}13\+:13\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_af52ec58afe469144cebcd4617790b066}{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}}
\begin{DoxyCompactList}\small\item\em P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV;Register Addresses\+: 121\mbox{[}19\+:19\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} \mbox{\hyperlink{class_o_p_t3101_1_1registers_a4f79290093776d006e9d295134fe5a12}{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL;Register Addresses\+: 121\mbox{[}4\+:4\mbox{]};. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Class that enumerates all registers in \mbox{\hyperlink{namespace_o_p_t3101}{O\+P\+T3101}}. 

Class that enlists and declares all \mbox{\hyperlink{namespace_o_p_t3101}{O\+P\+T3101}} registers accesible to user. The names of the registers match with names in the \href{http://www.ti.com/lit/ds/symlink/opt3101.pdf}{\tt datasheet} These registers are directly accesible to the user in the program. ~\newline
 For example\+: \mbox{\hyperlink{class_o_p_t3101_1_1registers_a78e8bc6ad4a84c7d19974ba6c58e329e}{O\+P\+T3101\+::registers\+::hdr\+\_\+mode}} = 1 would set the register hdr\+\_\+mode to 1 ~\newline
 Similarly to read the value of the register users need to call the \mbox{\hyperlink{class_o_p_t3101_1_1device_register_a7092e4906eaff27555bc589eaf737493}{O\+P\+T3101\+::device\+Register\+::read()}} function like O\+P\+T3101\+::registers\+::hdr\+\_\+mode\+::read() 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad17b048a9eb5a74b3fef29fb145a9e92}\label{class_o_p_t3101_1_1registers_ad17b048a9eb5a74b3fef29fb145a9e92}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!registers@{registers}}
\index{registers@{registers}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{registers()}{registers()}}
{\footnotesize\ttfamily O\+P\+T3101\+::registers\+::registers (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Constructor for class \mbox{\hyperlink{class_o_p_t3101_1_1registers}{O\+P\+T3101\+::registers}} Constructor allocates \mbox{\hyperlink{class_o_p_t3101_1_1device_register_a058d48b4c23e22739b1c65d85367a0a8}{O\+P\+T3101\+::device\+Register\+::size}} to each \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} instance on construction. 

$<$ Address=11

$<$ Address=11

$<$ Address=11

$<$ Address=17

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=9

$<$ Address=9

$<$ Address=9

$<$ Address=9

$<$ Address=10

$<$ Address=10

$<$ Address=10

$<$ Address=16

$<$ Address=17

$<$ Address=8

$<$ Address=9

$<$ Address=15

$<$ Address=15

$<$ Address=15

$<$ Address=16

$<$ Address=17

$<$ Address=15

$<$ Address=15

$<$ Address=15

$<$ Address=16

$<$ Address=0

$<$ Address=39

$<$ Address=38

$<$ Address=39

$<$ Address=39

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=44

$<$ Address=43

$<$ Address=43

$<$ Address=41

$<$ Address=43

$<$ Address=41

$<$ Address=44

$<$ Address=41

$<$ Address=44

$<$ Address=41

$<$ Address=185

$<$ Address=41

$<$ Address=42

$<$ Address=185

$<$ Address=42

$<$ Address=185

$<$ Address=185

$<$ Address=185

$<$ Address=184

$<$ Address=64

$<$ Address=64

$<$ Address=64

$<$ Address=64

$<$ Address=65

$<$ Address=65

$<$ Address=64

$<$ Address=3

$<$ Address=184

$<$ Address=184

$<$ Address=185

$<$ Address=185

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=0

$<$ Address=0

$<$ Address=80

$<$ Address=0

$<$ Address=128

$<$ Address=160

$<$ Address=128

$<$ Address=159

$<$ Address=159

$<$ Address=128

$<$ Address=143

$<$ Address=144

$<$ Address=156

$<$ Address=156

$<$ Address=131

$<$ Address=132

$<$ Address=133

$<$ Address=134

$<$ Address=135

$<$ Address=136

$<$ Address=137

$<$ Address=138

$<$ Address=145

$<$ Address=146

$<$ Address=147

$<$ Address=148

$<$ Address=151

$<$ Address=151

$<$ Address=152

$<$ Address=152

$<$ Address=153

$<$ Address=153

$<$ Address=157

$<$ Address=157

$<$ Address=158

$<$ Address=158

$<$ Address=20

$<$ Address=20

$<$ Address=20

$<$ Address=19

$<$ Address=19

$<$ Address=20

$<$ Address=20

$<$ Address=21

$<$ Address=21

$<$ Address=22

$<$ Address=22

$<$ Address=23

$<$ Address=23

$<$ Address=24

$<$ Address=24

$<$ Address=25

$<$ Address=25

$<$ Address=26

$<$ Address=26

$<$ Address=27

$<$ Address=27

$<$ Address=28

$<$ Address=28

$<$ Address=29

$<$ Address=29

$<$ Address=30

$<$ Address=30

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=59

$<$ Address=60

$<$ Address=46

$<$ Address=61

$<$ Address=62

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=47

$<$ Address=48

$<$ Address=49

$<$ Address=50

$<$ Address=51

$<$ Address=52

$<$ Address=53

$<$ Address=54

$<$ Address=55

$<$ Address=56

$<$ Address=57

$<$ Address=58

$<$ Address=58

$<$ Address=58

$<$ Address=56

$<$ Address=57

$<$ Address=94

$<$ Address=96

$<$ Address=94

$<$ Address=96

$<$ Address=95

$<$ Address=96

$<$ Address=95

$<$ Address=97

$<$ Address=95

$<$ Address=97

$<$ Address=54

$<$ Address=55

$<$ Address=91

$<$ Address=91

$<$ Address=91

$<$ Address=92

$<$ Address=92

$<$ Address=92

$<$ Address=93

$<$ Address=93

$<$ Address=93

$<$ Address=94

$<$ Address=12

$<$ Address=12

$<$ Address=58

$<$ Address=67

$<$ Address=66

$<$ Address=81

$<$ Address=82

$<$ Address=83

$<$ Address=84

$<$ Address=85

$<$ Address=67

$<$ Address=68

$<$ Address=86

$<$ Address=87

$<$ Address=88

$<$ Address=89

$<$ Address=90

$<$ Address=67

$<$ Address=67

$<$ Address=71

$<$ Address=69

$<$ Address=72

$<$ Address=45

$<$ Address=73

$<$ Address=45

$<$ Address=65

$<$ Address=47

$<$ Address=48

$<$ Address=63

$<$ Address=49

$<$ Address=50

$<$ Address=69

$<$ Address=51

$<$ Address=52

$<$ Address=71

$<$ Address=70

$<$ Address=72

$<$ Address=81

$<$ Address=82

$<$ Address=73

$<$ Address=83

$<$ Address=84

$<$ Address=67

$<$ Address=85

$<$ Address=86

$<$ Address=63

$<$ Address=87

$<$ Address=88

$<$ Address=70

$<$ Address=89

$<$ Address=90

$<$ Address=13

$<$ Address=11

$<$ Address=12

$<$ Address=184

$<$ Address=184

$<$ Address=185

$<$ Address=180

$<$ Address=180

$<$ Address=180

$<$ Address=181

$<$ Address=182

$<$ Address=182

$<$ Address=183

$<$ Address=183

$<$ Address=181

$<$ Address=74

$<$ Address=75

$<$ Address=76

$<$ Address=77

$<$ Address=78

$<$ Address=74

$<$ Address=74

$<$ Address=162

$<$ Address=163

$<$ Address=164

$<$ Address=165

$<$ Address=166

$<$ Address=167

$<$ Address=168

$<$ Address=169

$<$ Address=170

$<$ Address=171

$<$ Address=172

$<$ Address=173

$<$ Address=174

$<$ Address=175

$<$ Address=176

$<$ Address=177

$<$ Address=162

$<$ Address=163

$<$ Address=164

$<$ Address=165

$<$ Address=166

$<$ Address=167

$<$ Address=168

$<$ Address=169

$<$ Address=170

$<$ Address=171

$<$ Address=172

$<$ Address=173

$<$ Address=174

$<$ Address=175

$<$ Address=176

$<$ Address=177

$<$ Address=178

$<$ Address=4

$<$ Address=2

$<$ Address=2

$<$ Address=2

$<$ Address=7

$<$ Address=13

$<$ Address=4

$<$ Address=2

$<$ Address=3

$<$ Address=2

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=3

$<$ Address=3

$<$ Address=3

$<$ Address=1

$<$ Address=3

$<$ Address=1

$<$ Address=7

$<$ Address=5

$<$ Address=7

$<$ Address=7

$<$ Address=0

$<$ Address=101

$<$ Address=100

$<$ Address=100

$<$ Address=114

$<$ Address=109

$<$ Address=109

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=110

$<$ Address=110

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=122

$<$ Address=122

$<$ Address=122

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac9bd91107a6b02c8a5eef960a5d72e2c}\label{class_o_p_t3101_1_1registers_ac9bd91107a6b02c8a5eef960a5d72e2c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a0\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 74\mbox{[}17\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a733f21a2ae70f6d7f9d75c0c8c32c46d}\label{class_o_p_t3101_1_1registers_a733f21a2ae70f6d7f9d75c0c8c32c46d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a0\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 163\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abc01841339867911f94e68223a50b6f3}\label{class_o_p_t3101_1_1registers_abc01841339867911f94e68223a50b6f3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a0\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 165\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac8f0a935f80bb0dc046857f60a7fc516}\label{class_o_p_t3101_1_1registers_ac8f0a935f80bb0dc046857f60a7fc516}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a0\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 162\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a49aa0acbf16b96f8ce10641c088c89fa}\label{class_o_p_t3101_1_1registers_a49aa0acbf16b96f8ce10641c088c89fa}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a0\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abbec983e74f5790b541e49432c9e5765}\label{class_o_p_t3101_1_1registers_abbec983e74f5790b541e49432c9e5765}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a0\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 166\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aef8ec6287aba1f316f417cb1b5fb2250}\label{class_o_p_t3101_1_1registers_aef8ec6287aba1f316f417cb1b5fb2250}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a1\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 75\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af52c791e2ec0d9c47fbeb0b5f60eded2}\label{class_o_p_t3101_1_1registers_af52c791e2ec0d9c47fbeb0b5f60eded2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a1\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 168\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a28620ff58d7654e8c337405c8adca382}\label{class_o_p_t3101_1_1registers_a28620ff58d7654e8c337405c8adca382}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a1\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 170\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5a9b90a370d47f3d9b2ab598ab31033c}\label{class_o_p_t3101_1_1registers_a5a9b90a370d47f3d9b2ab598ab31033c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a1\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 167\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa9c09eefe2e5a2a493ec8ff446e7b4de}\label{class_o_p_t3101_1_1registers_aa9c09eefe2e5a2a493ec8ff446e7b4de}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a1\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 169\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a76eac6ba3b74c0d12ad8f586cc35d3cf}\label{class_o_p_t3101_1_1registers_a76eac6ba3b74c0d12ad8f586cc35d3cf}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a1\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 171\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_acc1559c33ebacbd59d615e1b98837801}\label{class_o_p_t3101_1_1registers_acc1559c33ebacbd59d615e1b98837801}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a2\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 76\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7e97aec69ecbe00c5b35ef15d3abca3c}\label{class_o_p_t3101_1_1registers_a7e97aec69ecbe00c5b35ef15d3abca3c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a2\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 173\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a51cd64111761c38c6cf6d842077bd8b0}\label{class_o_p_t3101_1_1registers_a51cd64111761c38c6cf6d842077bd8b0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a2\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 175\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0e7b936dff92577b0167b0d3e8a42827}\label{class_o_p_t3101_1_1registers_a0e7b936dff92577b0167b0d3e8a42827}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a2\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 172\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af692ae28d704077d2340a8002606256d}\label{class_o_p_t3101_1_1registers_af692ae28d704077d2340a8002606256d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a2\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a344c7afc60d213572a4fa428e4f1566d}\label{class_o_p_t3101_1_1registers_a344c7afc60d213572a4fa428e4f1566d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a2\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 176\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adbf1d99edfca7b9865f3fc8cdbc71db1}\label{class_o_p_t3101_1_1registers_adbf1d99edfca7b9865f3fc8cdbc71db1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a3\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 77\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5064513c00e66a11d753f92993feada6}\label{class_o_p_t3101_1_1registers_a5064513c00e66a11d753f92993feada6}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a3\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 162\mbox{[}23\+:16\mbox{]}, 163\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae18029c6c47acc178d77fa2e70d40a58}\label{class_o_p_t3101_1_1registers_ae18029c6c47acc178d77fa2e70d40a58}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a3\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 166\mbox{[}23\+:16\mbox{]}, 167\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4d71ddf517bc042fc30fd79e1bbdfb4b}\label{class_o_p_t3101_1_1registers_a4d71ddf517bc042fc30fd79e1bbdfb4b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a3\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 177\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a41edd1d9914ee0b1d44f31e8d11839b0}\label{class_o_p_t3101_1_1registers_a41edd1d9914ee0b1d44f31e8d11839b0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a3\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}23\+:16\mbox{]}, 165\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af4b788f16904aaeb7d0a4bf1cd6e6f4f}\label{class_o_p_t3101_1_1registers_af4b788f16904aaeb7d0a4bf1cd6e6f4f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a3\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 168\mbox{[}23\+:16\mbox{]}, 169\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_acb5016f7bbd2532a8273d3257addb1cd}\label{class_o_p_t3101_1_1registers_acb5016f7bbd2532a8273d3257addb1cd}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a4\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 78\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aaf1ee1fcc051862860288ee037e606e1}\label{class_o_p_t3101_1_1registers_aaf1ee1fcc051862860288ee037e606e1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a4\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 172\mbox{[}23\+:16\mbox{]}, 173\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a25698ff7ff078e3594747f81fb86dcb8}\label{class_o_p_t3101_1_1registers_a25698ff7ff078e3594747f81fb86dcb8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a4\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 176\mbox{[}23\+:16\mbox{]}, 177\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8ca6cd189271ae5efde999e39da9fce3}\label{class_o_p_t3101_1_1registers_a8ca6cd189271ae5efde999e39da9fce3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a4\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 170\mbox{[}23\+:16\mbox{]}, 171\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa839a019d58e2ae0e6556aea0e0f8c18}\label{class_o_p_t3101_1_1registers_aa839a019d58e2ae0e6556aea0e0f8c18}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a4\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}23\+:16\mbox{]}, 175\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac956c3bd4cd5c475c5f515cd969ab90a}\label{class_o_p_t3101_1_1registers_ac956c3bd4cd5c475c5f515cd969ab90a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a4\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 178\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1001b38cef654c20b8ef7c3fb4b3e106}\label{class_o_p_t3101_1_1registers_a1001b38cef654c20b8ef7c3fb4b3e106}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!addr\+\_\+slave\+\_\+eeprom@{addr\+\_\+slave\+\_\+eeprom}}
\index{addr\+\_\+slave\+\_\+eeprom@{addr\+\_\+slave\+\_\+eeprom}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{addr\+\_\+slave\+\_\+eeprom}{addr\_slave\_eeprom}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::addr\+\_\+slave\+\_\+eeprom}



addr\+\_\+slave\+\_\+eeprom;Register Addresses\+: 1\mbox{[}8\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a29ac388846dfe0bbbdcee909aeb94b04}\label{class_o_p_t3101_1_1registers_a29ac388846dfe0bbbdcee909aeb94b04}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!alpha0\+\_\+dealias\+\_\+scale@{alpha0\+\_\+dealias\+\_\+scale}}
\index{alpha0\+\_\+dealias\+\_\+scale@{alpha0\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{alpha0\+\_\+dealias\+\_\+scale}{alpha0\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::alpha0\+\_\+dealias\+\_\+scale}



alpha0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}14\+:9\mbox{]};indicates the vector multiplication in intrinsic-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a712fda429e950ee47aa365e4b7dfd1a8}\label{class_o_p_t3101_1_1registers_a712fda429e950ee47aa365e4b7dfd1a8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!alpha1\+\_\+dealias\+\_\+scale@{alpha1\+\_\+dealias\+\_\+scale}}
\index{alpha1\+\_\+dealias\+\_\+scale@{alpha1\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{alpha1\+\_\+dealias\+\_\+scale}{alpha1\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::alpha1\+\_\+dealias\+\_\+scale}



alpha1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}5\+:0\mbox{]};indicates the vector multiplication in optical-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a264eda6822d89e022cddb6f1c2217028}\label{class_o_p_t3101_1_1registers_a264eda6822d89e022cddb6f1c2217028}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+adc\+\_\+in\+\_\+tx0@{amb\+\_\+adc\+\_\+in\+\_\+tx0}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx0@{amb\+\_\+adc\+\_\+in\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx0}{amb\_adc\_in\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx0}



amb\+\_\+adc\+\_\+in\+\_\+tx0;Register Addresses\+: 185\mbox{[}13\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6f5ba848c54ce6b47d8364879358c31b}\label{class_o_p_t3101_1_1registers_a6f5ba848c54ce6b47d8364879358c31b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+adc\+\_\+in\+\_\+tx1@{amb\+\_\+adc\+\_\+in\+\_\+tx1}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx1@{amb\+\_\+adc\+\_\+in\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx1}{amb\_adc\_in\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx1}



amb\+\_\+adc\+\_\+in\+\_\+tx1;Register Addresses\+: 185\mbox{[}15\+:14\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a585e9fc419172f85b90262871e40027b}\label{class_o_p_t3101_1_1registers_a585e9fc419172f85b90262871e40027b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+adc\+\_\+in\+\_\+tx2@{amb\+\_\+adc\+\_\+in\+\_\+tx2}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx2@{amb\+\_\+adc\+\_\+in\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx2}{amb\_adc\_in\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx2}



amb\+\_\+adc\+\_\+in\+\_\+tx2;Register Addresses\+: 185\mbox{[}17\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a445694de6c4a8e73fbcb18d8a0b66292}\label{class_o_p_t3101_1_1registers_a445694de6c4a8e73fbcb18d8a0b66292}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+calib@{amb\+\_\+calib}}
\index{amb\+\_\+calib@{amb\+\_\+calib}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+calib}{amb\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+calib}



amb\+\_\+calib;Register Addresses\+: 11\mbox{[}23\+:14\mbox{]};the ambient at which device is calibrated for optical xtalk/phase offset etc. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae6b7c86e96cbfb1efe3263caed9de137}\label{class_o_p_t3101_1_1registers_ae6b7c86e96cbfb1efe3263caed9de137}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+data@{amb\+\_\+data}}
\index{amb\+\_\+data@{amb\+\_\+data}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+data}{amb\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+data}



amb\+\_\+data;Register Addresses\+: 10\mbox{[}11\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5ba6f5ef459327f64179b6d405dbd101}\label{class_o_p_t3101_1_1registers_a5ba6f5ef459327f64179b6d405dbd101}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+ovl\+\_\+flag@{amb\+\_\+ovl\+\_\+flag}}
\index{amb\+\_\+ovl\+\_\+flag@{amb\+\_\+ovl\+\_\+flag}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+ovl\+\_\+flag}{amb\_ovl\_flag}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+ovl\+\_\+flag}



amb\+\_\+ovl\+\_\+flag;Register Addresses\+: 8\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3a959d073208e7bc1859551052620c33}\label{class_o_p_t3101_1_1registers_a3a959d073208e7bc1859551052620c33}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}{amb\_phase\_corr\_pwl\_coeff0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0;Register Addresses\+: 12\mbox{[}23\+:16\mbox{]};Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2$^\wedge$5 to get the actual value. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa5317aa50442b1842ac91e54626e0455}\label{class_o_p_t3101_1_1registers_aa5317aa50442b1842ac91e54626e0455}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}{amb\_phase\_corr\_pwl\_coeff1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1;Register Addresses\+: 180\mbox{[}7\+:0\mbox{]};The first coefficient is assumed to be the original one 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a78d8ae98dcec8298b440c6a9fa80d863}\label{class_o_p_t3101_1_1registers_a78d8ae98dcec8298b440c6a9fa80d863}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}{amb\_phase\_corr\_pwl\_coeff2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2;Register Addresses\+: 180\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af68b44c4a39c4da06bb75304d85e9ab2}\label{class_o_p_t3101_1_1registers_af68b44c4a39c4da06bb75304d85e9ab2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}{amb\_phase\_corr\_pwl\_coeff3}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3;Register Addresses\+: 180\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a73d0efc733832f3ba5a6dc62af43ef2b}\label{class_o_p_t3101_1_1registers_a73d0efc733832f3ba5a6dc62af43ef2b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}{amb\_phase\_corr\_pwl\_x0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0;Register Addresses\+: 184\mbox{[}9\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a13de3ddef57db197debf1e4b8977503a}\label{class_o_p_t3101_1_1registers_a13de3ddef57db197debf1e4b8977503a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}{amb\_phase\_corr\_pwl\_x1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1;Register Addresses\+: 184\mbox{[}19\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6820d23f7f547d0303e4581a9b2b5a78}\label{class_o_p_t3101_1_1registers_a6820d23f7f547d0303e4581a9b2b5a78}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}{amb\_phase\_corr\_pwl\_x2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2;Register Addresses\+: 185\mbox{[}9\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a12bd5d02a0a04d12708531dd59c13542}\label{class_o_p_t3101_1_1registers_a12bd5d02a0a04d12708531dd59c13542}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+sat\+\_\+thr@{amb\+\_\+sat\+\_\+thr}}
\index{amb\+\_\+sat\+\_\+thr@{amb\+\_\+sat\+\_\+thr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+sat\+\_\+thr}{amb\_sat\_thr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+sat\+\_\+thr}



amb\+\_\+sat\+\_\+thr;Register Addresses\+: 13\mbox{[}16\+:7\mbox{]};the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8x\+IR. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a14655b9b47629fcc2a1240b9c6abec0d}\label{class_o_p_t3101_1_1registers_a14655b9b47629fcc2a1240b9c6abec0d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}}
\index{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}{amb\_xtalk\_iphase\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}



amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}7\+:0\mbox{]};reflect the variation of optical crosstalk inphase component. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3dce7bd901ac52a70ba9830dbf010e5f}\label{class_o_p_t3101_1_1registers_a3dce7bd901ac52a70ba9830dbf010e5f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}}
\index{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}{amb\_xtalk\_qphase\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}



amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}15\+:8\mbox{]};reflects the variation of quad component. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a09663efd977de72bdf7820e0a8f92390}\label{class_o_p_t3101_1_1registers_a09663efd977de72bdf7820e0a8f92390}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amp\+\_\+out@{amp\+\_\+out}}
\index{amp\+\_\+out@{amp\+\_\+out}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amp\+\_\+out}{amp\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amp\+\_\+out}



amp\+\_\+out;Register Addresses\+: 9\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abdb9db1e1ff8bda71eccaea718b116d0}\label{class_o_p_t3101_1_1registers_abdb9db1e1ff8bda71eccaea718b116d0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!amplitude\+\_\+min\+\_\+thr@{amplitude\+\_\+min\+\_\+thr}}
\index{amplitude\+\_\+min\+\_\+thr@{amplitude\+\_\+min\+\_\+thr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{amplitude\+\_\+min\+\_\+thr}{amplitude\_min\_thr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::amplitude\+\_\+min\+\_\+thr}



amplitude\+\_\+min\+\_\+thr;Register Addresses\+: 16\mbox{[}23\+:16\mbox{]}, 17\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad825eb1e8381dd0aa83afcc9eef9c4a2}\label{class_o_p_t3101_1_1registers_ad825eb1e8381dd0aa83afcc9eef9c4a2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!beta0\+\_\+dealias\+\_\+scale@{beta0\+\_\+dealias\+\_\+scale}}
\index{beta0\+\_\+dealias\+\_\+scale@{beta0\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{beta0\+\_\+dealias\+\_\+scale}{beta0\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::beta0\+\_\+dealias\+\_\+scale}



beta0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}20\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6d9fd3f6940ec2d1bc40b6eb672ad333}\label{class_o_p_t3101_1_1registers_a6d9fd3f6940ec2d1bc40b6eb672ad333}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!beta1\+\_\+dealias\+\_\+scale@{beta1\+\_\+dealias\+\_\+scale}}
\index{beta1\+\_\+dealias\+\_\+scale@{beta1\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{beta1\+\_\+dealias\+\_\+scale}{beta1\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::beta1\+\_\+dealias\+\_\+scale}



beta1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}11\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a487fb0695a2b670e47f3a5d2a86099fe}\label{class_o_p_t3101_1_1registers_a487fb0695a2b670e47f3a5d2a86099fe}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!capture\+\_\+clk\+\_\+cnt@{capture\+\_\+clk\+\_\+cnt}}
\index{capture\+\_\+clk\+\_\+cnt@{capture\+\_\+clk\+\_\+cnt}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{capture\+\_\+clk\+\_\+cnt}{capture\_clk\_cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::capture\+\_\+clk\+\_\+cnt}



capture\+\_\+clk\+\_\+cnt;Register Addresses\+: 160\mbox{[}15\+:0\mbox{]};This is where early\+\_\+fvd/svd starts. early\+\_\+fvd only comes in the frame which is equal num\+\_\+avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7f492976fddcfa840372b5e531f7cf86}\label{class_o_p_t3101_1_1registers_a7f492976fddcfa840372b5e531f7cf86}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!clip\+\_\+mode\+\_\+fc@{clip\+\_\+mode\+\_\+fc}}
\index{clip\+\_\+mode\+\_\+fc@{clip\+\_\+mode\+\_\+fc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+fc}{clip\_mode\_fc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::clip\+\_\+mode\+\_\+fc}



clip\+\_\+mode\+\_\+fc;Register Addresses\+: 80\mbox{[}0\+:0\mbox{]};chooses either rounding off or clipping or wrap around when applying freq-\/correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a50e6410737d9b479ceed94b6521b566d}\label{class_o_p_t3101_1_1registers_a50e6410737d9b479ceed94b6521b566d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!clip\+\_\+mode\+\_\+nl@{clip\+\_\+mode\+\_\+nl}}
\index{clip\+\_\+mode\+\_\+nl@{clip\+\_\+mode\+\_\+nl}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+nl}{clip\_mode\_nl}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::clip\+\_\+mode\+\_\+nl}



clip\+\_\+mode\+\_\+nl;Register Addresses\+: 80\mbox{[}1\+:1\mbox{]};chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae4e6e6a2afdbe9aa78d7bef9f0937eb7}\label{class_o_p_t3101_1_1registers_ae4e6e6a2afdbe9aa78d7bef9f0937eb7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!clip\+\_\+mode\+\_\+offset@{clip\+\_\+mode\+\_\+offset}}
\index{clip\+\_\+mode\+\_\+offset@{clip\+\_\+mode\+\_\+offset}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+offset}{clip\_mode\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::clip\+\_\+mode\+\_\+offset}



clip\+\_\+mode\+\_\+offset;Register Addresses\+: 80\mbox{[}3\+:3\mbox{]};chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe6e94cb9cc2611cca3f47a29447b92c}\label{class_o_p_t3101_1_1registers_abe6e94cb9cc2611cca3f47a29447b92c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!clip\+\_\+mode\+\_\+temp@{clip\+\_\+mode\+\_\+temp}}
\index{clip\+\_\+mode\+\_\+temp@{clip\+\_\+mode\+\_\+temp}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+temp}{clip\_mode\_temp}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::clip\+\_\+mode\+\_\+temp}



clip\+\_\+mode\+\_\+temp;Register Addresses\+: 80\mbox{[}2\+:2\mbox{]};chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8f0a2183e0efe165980fcf47ffeeec76}\label{class_o_p_t3101_1_1registers_a8f0a2183e0efe165980fcf47ffeeec76}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command0@{command0}}
\index{command0@{command0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command0}{command0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command0}



command0;Register Addresses\+: 21\mbox{[}11\+:0\mbox{]};N\+OP for 99 cycles 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab467fd102aeb9c253099fcc2dadf1b50}\label{class_o_p_t3101_1_1registers_ab467fd102aeb9c253099fcc2dadf1b50}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command1@{command1}}
\index{command1@{command1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command1}{command1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command1}



command1;Register Addresses\+: 21\mbox{[}23\+:12\mbox{]};enable intrinsic-\/xtalk 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9bfb55fd85ac862b110a12f2f23eb699}\label{class_o_p_t3101_1_1registers_a9bfb55fd85ac862b110a12f2f23eb699}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command10@{command10}}
\index{command10@{command10}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command10}{command10}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command10}



command10;Register Addresses\+: 26\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a680960aa51d5071409841500cf79fac7}\label{class_o_p_t3101_1_1registers_a680960aa51d5071409841500cf79fac7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command11@{command11}}
\index{command11@{command11}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command11}{command11}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command11}



command11;Register Addresses\+: 26\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a263ffae0bb0286bbacaa5000628f41df}\label{class_o_p_t3101_1_1registers_a263ffae0bb0286bbacaa5000628f41df}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command12@{command12}}
\index{command12@{command12}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command12}{command12}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command12}



command12;Register Addresses\+: 27\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a074ece9b8b246318b5f57448d29c1474}\label{class_o_p_t3101_1_1registers_a074ece9b8b246318b5f57448d29c1474}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command13@{command13}}
\index{command13@{command13}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command13}{command13}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command13}



command13;Register Addresses\+: 27\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae5cea2e83529be09c4cb484edc3a8163}\label{class_o_p_t3101_1_1registers_ae5cea2e83529be09c4cb484edc3a8163}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command14@{command14}}
\index{command14@{command14}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command14}{command14}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command14}



command14;Register Addresses\+: 28\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6b7f9c4279808c041096d4b2b7f3d44a}\label{class_o_p_t3101_1_1registers_a6b7f9c4279808c041096d4b2b7f3d44a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command15@{command15}}
\index{command15@{command15}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command15}{command15}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command15}



command15;Register Addresses\+: 28\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa1165c37fd9c29c5d036651597fee639}\label{class_o_p_t3101_1_1registers_aa1165c37fd9c29c5d036651597fee639}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command16@{command16}}
\index{command16@{command16}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command16}{command16}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command16}



command16;Register Addresses\+: 29\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3ed3c3a38ee26317db4c08fd08bf58c3}\label{class_o_p_t3101_1_1registers_a3ed3c3a38ee26317db4c08fd08bf58c3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command17@{command17}}
\index{command17@{command17}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command17}{command17}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command17}



command17;Register Addresses\+: 29\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6a1a67503b4b7b9e5de9035c105615ca}\label{class_o_p_t3101_1_1registers_a6a1a67503b4b7b9e5de9035c105615ca}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command18@{command18}}
\index{command18@{command18}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command18}{command18}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command18}



command18;Register Addresses\+: 30\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac78d7ff66db69a0ae173890e9e777b2f}\label{class_o_p_t3101_1_1registers_ac78d7ff66db69a0ae173890e9e777b2f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command19@{command19}}
\index{command19@{command19}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command19}{command19}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command19}



command19;Register Addresses\+: 30\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aed26bc378310752c75ab2a494d349a7e}\label{class_o_p_t3101_1_1registers_aed26bc378310752c75ab2a494d349a7e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command2@{command2}}
\index{command2@{command2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command2}{command2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command2}



command2;Register Addresses\+: 22\mbox{[}11\+:0\mbox{]};disable intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a89699ece57124e83677abb74fc6e12ed}\label{class_o_p_t3101_1_1registers_a89699ece57124e83677abb74fc6e12ed}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command3@{command3}}
\index{command3@{command3}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command3}{command3}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command3}



command3;Register Addresses\+: 22\mbox{[}23\+:12\mbox{]};Direct go to the first line 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6d75c4085fce9ed59248333a9794f598}\label{class_o_p_t3101_1_1registers_a6d75c4085fce9ed59248333a9794f598}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command4@{command4}}
\index{command4@{command4}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command4}{command4}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command4}



command4;Register Addresses\+: 23\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3bf72d48f4b09c4ae74943640c21e7f2}\label{class_o_p_t3101_1_1registers_a3bf72d48f4b09c4ae74943640c21e7f2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command5@{command5}}
\index{command5@{command5}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command5}{command5}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command5}



command5;Register Addresses\+: 23\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa0a0ddc43fbfdd673bfd3fd794e6205c}\label{class_o_p_t3101_1_1registers_aa0a0ddc43fbfdd673bfd3fd794e6205c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command6@{command6}}
\index{command6@{command6}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command6}{command6}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command6}



command6;Register Addresses\+: 24\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5f75ef646ef57b564c401756f6a32531}\label{class_o_p_t3101_1_1registers_a5f75ef646ef57b564c401756f6a32531}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command7@{command7}}
\index{command7@{command7}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command7}{command7}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command7}



command7;Register Addresses\+: 24\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ace1ee1c323057d120e63bdc578a077c5}\label{class_o_p_t3101_1_1registers_ace1ee1c323057d120e63bdc578a077c5}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command8@{command8}}
\index{command8@{command8}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command8}{command8}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command8}



command8;Register Addresses\+: 25\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5b64854b22e45043f666d9c7857b2b56}\label{class_o_p_t3101_1_1registers_a5b64854b22e45043f666d9c7857b2b56}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!command9@{command9}}
\index{command9@{command9}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{command9}{command9}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::command9}



command9;Register Addresses\+: 25\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a66b3c106a182638bcba57fce98249057}\label{class_o_p_t3101_1_1registers_a66b3c106a182638bcba57fce98249057}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!compare\+\_\+reg1@{compare\+\_\+reg1}}
\index{compare\+\_\+reg1@{compare\+\_\+reg1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{compare\+\_\+reg1}{compare\_reg1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::compare\+\_\+reg1}



compare\+\_\+reg1;Register Addresses\+: 19\mbox{[}18\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad0464b8aa844fc67e319b0d41a599d92}\label{class_o_p_t3101_1_1registers_ad0464b8aa844fc67e319b0d41a599d92}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!compare\+\_\+reg2@{compare\+\_\+reg2}}
\index{compare\+\_\+reg2@{compare\+\_\+reg2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{compare\+\_\+reg2}{compare\_reg2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::compare\+\_\+reg2}



compare\+\_\+reg2;Register Addresses\+: 20\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aff40151c7529d843cff4dc85778231e1}\label{class_o_p_t3101_1_1registers_aff40151c7529d843cff4dc85778231e1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!config\+\_\+tillum\+\_\+msb@{config\+\_\+tillum\+\_\+msb}}
\index{config\+\_\+tillum\+\_\+msb@{config\+\_\+tillum\+\_\+msb}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{config\+\_\+tillum\+\_\+msb}{config\_tillum\_msb}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::config\+\_\+tillum\+\_\+msb}



config\+\_\+tillum\+\_\+msb;Register Addresses\+: 7\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1faab11698859e9d42e148c1d8cd5d1e}\label{class_o_p_t3101_1_1registers_a1faab11698859e9d42e148c1d8cd5d1e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dealias\+\_\+bin@{dealias\+\_\+bin}}
\index{dealias\+\_\+bin@{dealias\+\_\+bin}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+bin}{dealias\_bin}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dealias\+\_\+bin}



dealias\+\_\+bin;Register Addresses\+: 9\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac752e847ca54073862f6c642bd83790a}\label{class_o_p_t3101_1_1registers_ac752e847ca54073862f6c642bd83790a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dealias\+\_\+en@{dealias\+\_\+en}}
\index{dealias\+\_\+en@{dealias\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+en}{dealias\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dealias\+\_\+en}



dealias\+\_\+en;Register Addresses\+: 113\mbox{[}1\+:1\mbox{]};To enable Dealias mode to get different Modulation freq close to 40\+M\+Hz, ;34.\+3 M\+Hz \& 48 M\+Hz. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab12f738990fa7202d760daca80be5e22}\label{class_o_p_t3101_1_1registers_ab12f738990fa7202d760daca80be5e22}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dealias\+\_\+freq@{dealias\+\_\+freq}}
\index{dealias\+\_\+freq@{dealias\+\_\+freq}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+freq}{dealias\_freq}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dealias\+\_\+freq}



dealias\+\_\+freq;Register Addresses\+: 113\mbox{[}2\+:2\mbox{]};Changes o/p freq in dealias mode;-\/ only when dealais mode is enabled (T\+M\+\_\+\+C\+L\+K\+G\+E\+Nless than2greater than is set to \textquotesingle{}1\textquotesingle{}). 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a524961a20bb991dfedd371ad04106acb}\label{class_o_p_t3101_1_1registers_a524961a20bb991dfedd371ad04106acb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dig\+\_\+gpo\+\_\+sel0@{dig\+\_\+gpo\+\_\+sel0}}
\index{dig\+\_\+gpo\+\_\+sel0@{dig\+\_\+gpo\+\_\+sel0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel0}{dig\_gpo\_sel0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dig\+\_\+gpo\+\_\+sel0}



dig\+\_\+gpo\+\_\+sel0;Register Addresses\+: 11\mbox{[}3\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa4838268aa3b89fbd6e03d9f132072bb}\label{class_o_p_t3101_1_1registers_aa4838268aa3b89fbd6e03d9f132072bb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dig\+\_\+gpo\+\_\+sel1@{dig\+\_\+gpo\+\_\+sel1}}
\index{dig\+\_\+gpo\+\_\+sel1@{dig\+\_\+gpo\+\_\+sel1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel1}{dig\_gpo\_sel1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dig\+\_\+gpo\+\_\+sel1}



dig\+\_\+gpo\+\_\+sel1;Register Addresses\+: 11\mbox{[}7\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2274058727c99614f1eccf195ddccd6d}\label{class_o_p_t3101_1_1registers_a2274058727c99614f1eccf195ddccd6d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dig\+\_\+gpo\+\_\+sel2@{dig\+\_\+gpo\+\_\+sel2}}
\index{dig\+\_\+gpo\+\_\+sel2@{dig\+\_\+gpo\+\_\+sel2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel2}{dig\_gpo\_sel2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dig\+\_\+gpo\+\_\+sel2}



dig\+\_\+gpo\+\_\+sel2;Register Addresses\+: 11\mbox{[}13\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7a537a29f35952186fdc28d06cee3529}\label{class_o_p_t3101_1_1registers_a7a537a29f35952186fdc28d06cee3529}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+auto\+\_\+scale@{dis\+\_\+auto\+\_\+scale}}
\index{dis\+\_\+auto\+\_\+scale@{dis\+\_\+auto\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+auto\+\_\+scale}{dis\_auto\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+auto\+\_\+scale}



dis\+\_\+auto\+\_\+scale;Register Addresses\+: 46\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abb5ba013372994b83ebb79f3a71eaaa4}\label{class_o_p_t3101_1_1registers_abb5ba013372994b83ebb79f3a71eaaa4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+afe@{dis\+\_\+glb\+\_\+pd\+\_\+afe}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+afe@{dis\+\_\+glb\+\_\+pd\+\_\+afe}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+afe}{dis\_glb\_pd\_afe}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+afe}



dis\+\_\+glb\+\_\+pd\+\_\+afe;Register Addresses\+: 118\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0ee2968d370dd91f801c426a63d1bd0d}\label{class_o_p_t3101_1_1registers_a0ee2968d370dd91f801c426a63d1bd0d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}{dis\_glb\_pd\_afe\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}



dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 118\mbox{[}4\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1ac58d06b3afba34d8901fc8c36a80df}\label{class_o_p_t3101_1_1registers_a1ac58d06b3afba34d8901fc8c36a80df}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}{dis\_glb\_pd\_amb\_adc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}



dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 118\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a84c0c760189050ec68794f4b1e44e45f}\label{class_o_p_t3101_1_1registers_a84c0c760189050ec68794f4b1e44e45f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}{dis\_glb\_pd\_amb\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}



dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 118\mbox{[}5\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5c05d396e84e3a0a6b62da8de4986002}\label{class_o_p_t3101_1_1registers_a5c05d396e84e3a0a6b62da8de4986002}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+i2chost@{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+i2chost@{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}{dis\_glb\_pd\_i2chost}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+i2chost}



dis\+\_\+glb\+\_\+pd\+\_\+i2chost;Register Addresses\+: 118\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9557e8aacd96cbfd2421ed895d56abb3}\label{class_o_p_t3101_1_1registers_a9557e8aacd96cbfd2421ed895d56abb3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv@{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv@{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}{dis\_glb\_pd\_illum\_drv}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}



dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 118\mbox{[}2\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2790406acd1e5fcd1f07ebb6a2066a35}\label{class_o_p_t3101_1_1registers_a2790406acd1e5fcd1f07ebb6a2066a35}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+osc@{dis\+\_\+glb\+\_\+pd\+\_\+osc}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+osc@{dis\+\_\+glb\+\_\+pd\+\_\+osc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+osc}{dis\_glb\_pd\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+osc}



dis\+\_\+glb\+\_\+pd\+\_\+osc;Register Addresses\+: 118\mbox{[}8\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5cbda22710d9853c8d94b559fdaf44c6}\label{class_o_p_t3101_1_1registers_a5cbda22710d9853c8d94b559fdaf44c6}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+refsys@{dis\+\_\+glb\+\_\+pd\+\_\+refsys}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+refsys@{dis\+\_\+glb\+\_\+pd\+\_\+refsys}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+refsys}{dis\_glb\_pd\_refsys}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+refsys}



dis\+\_\+glb\+\_\+pd\+\_\+refsys;Register Addresses\+: 118\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa3b8febd4cfdb709dca4027e389b5c58}\label{class_o_p_t3101_1_1registers_aa3b8febd4cfdb709dca4027e389b5c58}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens@{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens@{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}{dis\_glb\_pd\_temp\_sens}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}



dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 118\mbox{[}1\+:1\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a20a9e4cfd48ff6cd09f970d07f769438}\label{class_o_p_t3101_1_1registers_a20a9e4cfd48ff6cd09f970d07f769438}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr@{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr@{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}{dis\_glb\_pd\_test\_curr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}



dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 118\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac9ceab4db2106751addab3a041dcb858}\label{class_o_p_t3101_1_1registers_ac9ceab4db2106751addab3a041dcb858}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+illum\+\_\+clk\+\_\+tx@{dis\+\_\+illum\+\_\+clk\+\_\+tx}}
\index{dis\+\_\+illum\+\_\+clk\+\_\+tx@{dis\+\_\+illum\+\_\+clk\+\_\+tx}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+illum\+\_\+clk\+\_\+tx}{dis\_illum\_clk\_tx}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+illum\+\_\+clk\+\_\+tx}



dis\+\_\+illum\+\_\+clk\+\_\+tx;Register Addresses\+: 113\mbox{[}12\+:12\mbox{]};Disable L\+ED clk going to transmitter 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2db3e8eb7993d00d2969311c9407e4f0}\label{class_o_p_t3101_1_1registers_a2db3e8eb7993d00d2969311c9407e4f0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+interrupt@{dis\+\_\+interrupt}}
\index{dis\+\_\+interrupt@{dis\+\_\+interrupt}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+interrupt}{dis\_interrupt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+interrupt}



dis\+\_\+interrupt;Register Addresses\+: 20\mbox{[}19\+:19\mbox{]};Disables the interrupt which triggers processor. Does not clock gate processor though. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aadd456d05604771656442bf5f1ff0514}\label{class_o_p_t3101_1_1registers_aadd456d05604771656442bf5f1ff0514}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1@{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}}
\index{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1@{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}{dis\_ovl\_for\_hdr\_meth1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}



dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1;Register Addresses\+: 184\mbox{[}21\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a258c4f416a6c31685b3e66f1d75921e7}\label{class_o_p_t3101_1_1registers_a258c4f416a6c31685b3e66f1d75921e7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+ovl\+\_\+gating@{dis\+\_\+ovl\+\_\+gating}}
\index{dis\+\_\+ovl\+\_\+gating@{dis\+\_\+ovl\+\_\+gating}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovl\+\_\+gating}{dis\_ovl\_gating}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+ovl\+\_\+gating}



dis\+\_\+ovl\+\_\+gating;Register Addresses\+: 17\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8f0c7bef103e7aa4efd1c18239fbef37}\label{class_o_p_t3101_1_1registers_a8f0c7bef103e7aa4efd1c18239fbef37}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+ovldet@{dis\+\_\+ovldet}}
\index{dis\+\_\+ovldet@{dis\+\_\+ovldet}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovldet}{dis\_ovldet}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+ovldet}



dis\+\_\+ovldet;Register Addresses\+: 101\mbox{[}23\+:23\mbox{]};to disable overload detection 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af37f171c335d8995b3ce666501c18dbe}\label{class_o_p_t3101_1_1registers_af37f171c335d8995b3ce666501c18dbe}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!dis\+\_\+tg\+\_\+aconf@{dis\+\_\+tg\+\_\+aconf}}
\index{dis\+\_\+tg\+\_\+aconf@{dis\+\_\+tg\+\_\+aconf}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{dis\+\_\+tg\+\_\+aconf}{dis\_tg\_aconf}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::dis\+\_\+tg\+\_\+aconf}



dis\+\_\+tg\+\_\+aconf;Register Addresses\+: 128\mbox{[}23\+:23\mbox{]};Some of the tg registers are automatically configured such as pdn$\ast$\+\_\+dyn\+\_\+tg signal, capture\+\_\+tg\+\_\+channel etc. if these signals need to be configured by user this bit may be used as an override. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2cf64206b57b26fb7a65e15dc2e6ccda}\label{class_o_p_t3101_1_1registers_a2cf64206b57b26fb7a65e15dc2e6ccda}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!disable\+\_\+conf\+\_\+rescale@{disable\+\_\+conf\+\_\+rescale}}
\index{disable\+\_\+conf\+\_\+rescale@{disable\+\_\+conf\+\_\+rescale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{disable\+\_\+conf\+\_\+rescale}{disable\_conf\_rescale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::disable\+\_\+conf\+\_\+rescale}



disable\+\_\+conf\+\_\+rescale;Register Addresses\+: 46\mbox{[}13\+:13\mbox{]};This a mostly a debug register.. When this is set auto\+\_\+scaled confidence doesn\textquotesingle{}t rescale back. Even when force\+\_\+scale\+\_\+val is there, it doesn\textquotesingle{}t rescale. This bit may be set along with force\+\_\+scale\+\_\+val to see the effect of confidence scaling. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab57b1df98f5f15dd8027331041bfcfa3}\label{class_o_p_t3101_1_1registers_ab57b1df98f5f15dd8027331041bfcfa3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!disable\+\_\+syncing@{disable\+\_\+syncing}}
\index{disable\+\_\+syncing@{disable\+\_\+syncing}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{disable\+\_\+syncing}{disable\_syncing}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::disable\+\_\+syncing}



disable\+\_\+syncing;Register Addresses\+: 80\mbox{[}21\+:21\mbox{]};Normally calc clock and afe\+\_\+clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc\+\_\+clk). The default is now changed to \textquotesingle{}1\textquotesingle{} because we don\textquotesingle{}t use divided clock for calc-\/clk from P\+G3\+P0 by default. If syncing is used frequency loop will have issues. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a881601f10b346c3724003a0721bd221a}\label{class_o_p_t3101_1_1registers_a881601f10b346c3724003a0721bd221a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!eeprom\+\_\+read\+\_\+trig@{eeprom\+\_\+read\+\_\+trig}}
\index{eeprom\+\_\+read\+\_\+trig@{eeprom\+\_\+read\+\_\+trig}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{eeprom\+\_\+read\+\_\+trig}{eeprom\_read\_trig}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::eeprom\+\_\+read\+\_\+trig}



eeprom\+\_\+read\+\_\+trig;Register Addresses\+: 1\mbox{[}0\+:0\mbox{]};Used to read efuse values into the chain using register trigger 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_acc74ed36bdb89a844459ded9baea62c8}\label{class_o_p_t3101_1_1registers_acc74ed36bdb89a844459ded9baea62c8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!eeprom\+\_\+start\+\_\+reg\+\_\+addr@{eeprom\+\_\+start\+\_\+reg\+\_\+addr}}
\index{eeprom\+\_\+start\+\_\+reg\+\_\+addr@{eeprom\+\_\+start\+\_\+reg\+\_\+addr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{eeprom\+\_\+start\+\_\+reg\+\_\+addr}{eeprom\_start\_reg\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::eeprom\+\_\+start\+\_\+reg\+\_\+addr}



eeprom\+\_\+start\+\_\+reg\+\_\+addr;Register Addresses\+: 1\mbox{[}16\+:9\mbox{]};The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab14fd3da3a7aee59227f3a0b2c6ed653}\label{class_o_p_t3101_1_1registers_ab14fd3da3a7aee59227f3a0b2c6ed653}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+adaptive\+\_\+hdr@{en\+\_\+adaptive\+\_\+hdr}}
\index{en\+\_\+adaptive\+\_\+hdr@{en\+\_\+adaptive\+\_\+hdr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+adaptive\+\_\+hdr}{en\_adaptive\_hdr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+adaptive\+\_\+hdr}



en\+\_\+adaptive\+\_\+hdr;Register Addresses\+: 42\mbox{[}15\+:15\mbox{]};enable the adaptive hdr. The num\+\_\+avg\+\_\+frame in this case should be programmed one more than the normal case. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1c8bf1bb8f6d672bf780e5f99698959d}\label{class_o_p_t3101_1_1registers_a1c8bf1bb8f6d672bf780e5f99698959d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+auto\+\_\+freq\+\_\+count@{en\+\_\+auto\+\_\+freq\+\_\+count}}
\index{en\+\_\+auto\+\_\+freq\+\_\+count@{en\+\_\+auto\+\_\+freq\+\_\+count}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+auto\+\_\+freq\+\_\+count}{en\_auto\_freq\_count}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+auto\+\_\+freq\+\_\+count}



en\+\_\+auto\+\_\+freq\+\_\+count;Register Addresses\+: 15\mbox{[}21\+:21\mbox{]};When this is \textquotesingle{}1\textquotesingle{} internally computed values is used. Else register value is used. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa138ff880edecfdc53ef83bf2cc0dcb8}\label{class_o_p_t3101_1_1registers_aa138ff880edecfdc53ef83bf2cc0dcb8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+cont\+\_\+fcalib@{en\+\_\+cont\+\_\+fcalib}}
\index{en\+\_\+cont\+\_\+fcalib@{en\+\_\+cont\+\_\+fcalib}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+cont\+\_\+fcalib}{en\_cont\_fcalib}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+cont\+\_\+fcalib}



en\+\_\+cont\+\_\+fcalib;Register Addresses\+: 16\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0ada6bc0729541f5740281e93a12cc22}\label{class_o_p_t3101_1_1registers_a0ada6bc0729541f5740281e93a12cc22}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dealias\+\_\+meas@{en\+\_\+dealias\+\_\+meas}}
\index{en\+\_\+dealias\+\_\+meas@{en\+\_\+dealias\+\_\+meas}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dealias\+\_\+meas}{en\_dealias\_meas}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dealias\+\_\+meas}



en\+\_\+dealias\+\_\+meas;Register Addresses\+: 64\mbox{[}0\+:0\mbox{]};enables dealias calculation.;Normally with enable\+\_\+dealiased\+\_\+measurement set and enable\+\_\+multi\+\_\+freq\+\_\+phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a78ff3c5f329d4fc1c2a716b84489e16b}\label{class_o_p_t3101_1_1registers_a78ff3c5f329d4fc1c2a716b84489e16b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+afe@{en\+\_\+dyn\+\_\+pd\+\_\+afe}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+afe@{en\+\_\+dyn\+\_\+pd\+\_\+afe}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+afe}{en\_dyn\_pd\_afe}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+afe}



en\+\_\+dyn\+\_\+pd\+\_\+afe;Register Addresses\+: 119\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab40ca42c0183dabd4627e21d37b032b8}\label{class_o_p_t3101_1_1registers_ab40ca42c0183dabd4627e21d37b032b8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}{en\_dyn\_pd\_afe\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}



en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 119\mbox{[}4\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa1e39ebb068de61f66df1b25a6d2551b}\label{class_o_p_t3101_1_1registers_aa1e39ebb068de61f66df1b25a6d2551b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}{en\_dyn\_pd\_amb\_adc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}



en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 119\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab88e46689a8ad54e1cd9f2a74916efd4}\label{class_o_p_t3101_1_1registers_ab88e46689a8ad54e1cd9f2a74916efd4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}{en\_dyn\_pd\_amb\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}



en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 119\mbox{[}5\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac3f0387e577070854f43aa27e5b86020}\label{class_o_p_t3101_1_1registers_ac3f0387e577070854f43aa27e5b86020}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}{en\_dyn\_pd\_i2chost\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}



en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc;Register Addresses\+: 119\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3d35466027ea9481c01cfd02807cb0b1}\label{class_o_p_t3101_1_1registers_a3d35466027ea9481c01cfd02807cb0b1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv@{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv@{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}{en\_dyn\_pd\_illum\_drv}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}



en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 119\mbox{[}2\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a531bbd358fefe3feca48a12938b7ef11}\label{class_o_p_t3101_1_1registers_a531bbd358fefe3feca48a12938b7ef11}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+osc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+osc}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+osc}{en\_dyn\_pd\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+osc}



en\+\_\+dyn\+\_\+pd\+\_\+osc;Register Addresses\+: 119\mbox{[}8\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab81d9bb9c0d94666f5d526a379539047}\label{class_o_p_t3101_1_1registers_ab81d9bb9c0d94666f5d526a379539047}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+refsys@{en\+\_\+dyn\+\_\+pd\+\_\+refsys}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+refsys@{en\+\_\+dyn\+\_\+pd\+\_\+refsys}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+refsys}{en\_dyn\_pd\_refsys}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+refsys}



en\+\_\+dyn\+\_\+pd\+\_\+refsys;Register Addresses\+: 119\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab70be3f12be865ebe8c093f18959f813}\label{class_o_p_t3101_1_1registers_ab70be3f12be865ebe8c093f18959f813}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens@{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens@{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}{en\_dyn\_pd\_temp\_sens}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}



en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 119\mbox{[}1\+:1\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1dd4f120fd54b75ee11b2749c9572fc7}\label{class_o_p_t3101_1_1registers_a1dd4f120fd54b75ee11b2749c9572fc7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr@{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr@{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}{en\_dyn\_pd\_test\_curr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}



en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 119\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad24b621b94dfb11b3ec3b36ea15c2c53}\label{class_o_p_t3101_1_1registers_ad24b621b94dfb11b3ec3b36ea15c2c53}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+eeprom\+\_\+read@{en\+\_\+eeprom\+\_\+read}}
\index{en\+\_\+eeprom\+\_\+read@{en\+\_\+eeprom\+\_\+read}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+eeprom\+\_\+read}{en\_eeprom\_read}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+eeprom\+\_\+read}



en\+\_\+eeprom\+\_\+read;Register Addresses\+: 1\mbox{[}23\+:23\mbox{]};Disables the gating of auto\+\_\+load clock after init\+\_\+load\+\_\+done. Should be used if register triggering has to work. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_acac402a36d4a6b3e8447cbfea307f46e}\label{class_o_p_t3101_1_1registers_acac402a36d4a6b3e8447cbfea307f46e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+floop@{en\+\_\+floop}}
\index{en\+\_\+floop@{en\+\_\+floop}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+floop}{en\_floop}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+floop}



en\+\_\+floop;Register Addresses\+: 15\mbox{[}22\+:22\mbox{]};Enables the freq\+\_\+loop block. If this is \textquotesingle{}0\textquotesingle{}, the clock to the freq\+\_\+loop is gated. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7d1b46e26e943ba29294904855c83871}\label{class_o_p_t3101_1_1registers_a7d1b46e26e943ba29294904855c83871}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+freq\+\_\+corr@{en\+\_\+freq\+\_\+corr}}
\index{en\+\_\+freq\+\_\+corr@{en\+\_\+freq\+\_\+corr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+freq\+\_\+corr}{en\_freq\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+freq\+\_\+corr}



en\+\_\+freq\+\_\+corr;Register Addresses\+: 15\mbox{[}23\+:23\mbox{]};This bit applies frequency correction on the phase data either from register or auto\+\_\+freq. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a98029ccfd8f7c1c326f30f0d4e96eee2}\label{class_o_p_t3101_1_1registers_a98029ccfd8f7c1c326f30f0d4e96eee2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+illum\+\_\+clk\+\_\+gpio@{en\+\_\+illum\+\_\+clk\+\_\+gpio}}
\index{en\+\_\+illum\+\_\+clk\+\_\+gpio@{en\+\_\+illum\+\_\+clk\+\_\+gpio}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+illum\+\_\+clk\+\_\+gpio}{en\_illum\_clk\_gpio}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+illum\+\_\+clk\+\_\+gpio}



en\+\_\+illum\+\_\+clk\+\_\+gpio;Register Addresses\+: 113\mbox{[}16\+:16\mbox{]};Disable L\+ED C\+LK going to G\+P\+IO 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0d7d9f45b7942f6913a4a57e9481beaf}\label{class_o_p_t3101_1_1registers_a0d7d9f45b7942f6913a4a57e9481beaf}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+multi\+\_\+freq\+\_\+phase@{en\+\_\+multi\+\_\+freq\+\_\+phase}}
\index{en\+\_\+multi\+\_\+freq\+\_\+phase@{en\+\_\+multi\+\_\+freq\+\_\+phase}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+multi\+\_\+freq\+\_\+phase}{en\_multi\_freq\_phase}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+multi\+\_\+freq\+\_\+phase}



en\+\_\+multi\+\_\+freq\+\_\+phase;Register Addresses\+: 64\mbox{[}22\+:22\mbox{]};With this bit set along with enable\+\_\+dealiased\+\_\+measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a280b2058efcda6af421ff2b96e0f576a}\label{class_o_p_t3101_1_1registers_a280b2058efcda6af421ff2b96e0f576a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+nl\+\_\+corr@{en\+\_\+nl\+\_\+corr}}
\index{en\+\_\+nl\+\_\+corr@{en\+\_\+nl\+\_\+corr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+nl\+\_\+corr}{en\_nl\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+nl\+\_\+corr}



en\+\_\+nl\+\_\+corr;Register Addresses\+: 74\mbox{[}0\+:0\mbox{]};enables harmonic/nonlinear correction for phase. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3c076b5de6e72eff036b9371c91bfa3e}\label{class_o_p_t3101_1_1registers_a3c076b5de6e72eff036b9371c91bfa3e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2@{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}}
\index{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2@{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}{en\_ovl\_for\_hdr\_meth2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}



en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2;Register Addresses\+: 184\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a66984616af1af7f24eaf7226e8d64c11}\label{class_o_p_t3101_1_1registers_a66984616af1af7f24eaf7226e8d64c11}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+phase\+\_\+corr@{en\+\_\+phase\+\_\+corr}}
\index{en\+\_\+phase\+\_\+corr@{en\+\_\+phase\+\_\+corr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+phase\+\_\+corr}{en\_phase\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+phase\+\_\+corr}



en\+\_\+phase\+\_\+corr;Register Addresses\+: 67\mbox{[}0\+:0\mbox{]};enables phase correction from the values programmed. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac47b657b57e126c79e8ad13251ef8695}\label{class_o_p_t3101_1_1registers_ac47b657b57e126c79e8ad13251ef8695}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+processor\+\_\+values@{en\+\_\+processor\+\_\+values}}
\index{en\+\_\+processor\+\_\+values@{en\+\_\+processor\+\_\+values}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+processor\+\_\+values}{en\_processor\_values}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+processor\+\_\+values}



en\+\_\+processor\+\_\+values;Register Addresses\+: 20\mbox{[}17\+:17\mbox{]};Uses processor values instead of register values. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5aa127e2bb97659c3f7771f2caa204aa}\label{class_o_p_t3101_1_1registers_a5aa127e2bb97659c3f7771f2caa204aa}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+sequencer@{en\+\_\+sequencer}}
\index{en\+\_\+sequencer@{en\+\_\+sequencer}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+sequencer}{en\_sequencer}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+sequencer}



en\+\_\+sequencer;Register Addresses\+: 20\mbox{[}16\+:16\mbox{]};clock gates the logic for sequencer normally. This bit is used to enable sequencer. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad173e07a43ed5567cae02a49dd9ffdeb}\label{class_o_p_t3101_1_1registers_ad173e07a43ed5567cae02a49dd9ffdeb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+temp\+\_\+conv@{en\+\_\+temp\+\_\+conv}}
\index{en\+\_\+temp\+\_\+conv@{en\+\_\+temp\+\_\+conv}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+conv}{en\_temp\_conv}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+temp\+\_\+conv}



en\+\_\+temp\+\_\+conv;Register Addresses\+: 110\mbox{[}19\+:19\mbox{]};To enable temperature conversion 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa14680f50f347cb771067cd833720963}\label{class_o_p_t3101_1_1registers_aa14680f50f347cb771067cd833720963}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+temp\+\_\+corr@{en\+\_\+temp\+\_\+corr}}
\index{en\+\_\+temp\+\_\+corr@{en\+\_\+temp\+\_\+corr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+corr}{en\_temp\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+temp\+\_\+corr}



en\+\_\+temp\+\_\+corr;Register Addresses\+: 67\mbox{[}1\+:1\mbox{]};enables temperature correction for phase 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5fa5b3119e4fa416a86a3ed22090c1c3}\label{class_o_p_t3101_1_1registers_a5fa5b3119e4fa416a86a3ed22090c1c3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+temp\+\_\+xtalk\+\_\+corr@{en\+\_\+temp\+\_\+xtalk\+\_\+corr}}
\index{en\+\_\+temp\+\_\+xtalk\+\_\+corr@{en\+\_\+temp\+\_\+xtalk\+\_\+corr}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+xtalk\+\_\+corr}{en\_temp\_xtalk\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+temp\+\_\+xtalk\+\_\+corr}



en\+\_\+temp\+\_\+xtalk\+\_\+corr;Register Addresses\+: 58\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe4ccad679c565e56f9c88de42904ef8}\label{class_o_p_t3101_1_1registers_abe4ccad679c565e56f9c88de42904ef8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tillum\+\_\+12b@{en\+\_\+tillum\+\_\+12b}}
\index{en\+\_\+tillum\+\_\+12b@{en\+\_\+tillum\+\_\+12b}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tillum\+\_\+12b}{en\_tillum\_12b}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tillum\+\_\+12b}



en\+\_\+tillum\+\_\+12b;Register Addresses\+: 13\mbox{[}23\+:23\mbox{]};While interfacing with the T\+M\+P02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad766b216bd75f0e6099f28f6d8ace68f}\label{class_o_p_t3101_1_1registers_ad766b216bd75f0e6099f28f6d8ace68f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tillum\+\_\+read@{en\+\_\+tillum\+\_\+read}}
\index{en\+\_\+tillum\+\_\+read@{en\+\_\+tillum\+\_\+read}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tillum\+\_\+read}{en\_tillum\_read}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tillum\+\_\+read}



en\+\_\+tillum\+\_\+read;Register Addresses\+: 2\mbox{[}21\+:21\mbox{]};Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a791fa84b502f2801766fd8fd6429c4db}\label{class_o_p_t3101_1_1registers_a791fa84b502f2801766fd8fd6429c4db}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tsens\+\_\+read\+\_\+fvd@{en\+\_\+tsens\+\_\+read\+\_\+fvd}}
\index{en\+\_\+tsens\+\_\+read\+\_\+fvd@{en\+\_\+tsens\+\_\+read\+\_\+fvd}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tsens\+\_\+read\+\_\+fvd}{en\_tsens\_read\_fvd}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tsens\+\_\+read\+\_\+fvd}



en\+\_\+tsens\+\_\+read\+\_\+fvd;Register Addresses\+: 3\mbox{[}18\+:18\mbox{]};If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a72ee56b2c4fc0d6b04e2edfbf036f8ec}\label{class_o_p_t3101_1_1registers_a72ee56b2c4fc0d6b04e2edfbf036f8ec}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tx1\+\_\+on\+\_\+tx0@{en\+\_\+tx1\+\_\+on\+\_\+tx0}}
\index{en\+\_\+tx1\+\_\+on\+\_\+tx0@{en\+\_\+tx1\+\_\+on\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx1\+\_\+on\+\_\+tx0}{en\_tx1\_on\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tx1\+\_\+on\+\_\+tx0}



en\+\_\+tx1\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}10\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abf81e8f737e0288f11211ecf48e698b7}\label{class_o_p_t3101_1_1registers_abf81e8f737e0288f11211ecf48e698b7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tx2\+\_\+on\+\_\+tx0@{en\+\_\+tx2\+\_\+on\+\_\+tx0}}
\index{en\+\_\+tx2\+\_\+on\+\_\+tx0@{en\+\_\+tx2\+\_\+on\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx2\+\_\+on\+\_\+tx0}{en\_tx2\_on\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tx2\+\_\+on\+\_\+tx0}



en\+\_\+tx2\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae8ad9016ffaf4e1c06c5ea4ae9f51c1f}\label{class_o_p_t3101_1_1registers_ae8ad9016ffaf4e1c06c5ea4ae9f51c1f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}{EN\_TX\_CLKB}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}



E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB;Register Addresses\+: 121\mbox{[}0\+:0\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4e2f7a1b4a9ff27b0f338539597dac8d}\label{class_o_p_t3101_1_1registers_a4e2f7a1b4a9ff27b0f338539597dac8d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}{EN\_TX\_CLKZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}



E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ;Register Addresses\+: 121\mbox{[}2\+:2\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4f79290093776d006e9d295134fe5a12}\label{class_o_p_t3101_1_1registers_a4f79290093776d006e9d295134fe5a12}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL@{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL@{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}{EN\_TX\_DC\_CURR\_ALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}



E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL;Register Addresses\+: 121\mbox{[}4\+:4\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6186d62592ab031ce3a996942b739ab7}\label{class_o_p_t3101_1_1registers_a6186d62592ab031ce3a996942b739ab7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!en\+\_\+tx\+\_\+switch@{en\+\_\+tx\+\_\+switch}}
\index{en\+\_\+tx\+\_\+switch@{en\+\_\+tx\+\_\+switch}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx\+\_\+switch}{en\_tx\_switch}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::en\+\_\+tx\+\_\+switch}



en\+\_\+tx\+\_\+switch;Register Addresses\+: 42\mbox{[}0\+:0\mbox{]};Enable switching of led drivers. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa633043881c8918ff9713cc0371f6b70}\label{class_o_p_t3101_1_1registers_aa633043881c8918ff9713cc0371f6b70}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE@{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}}
\index{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE@{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}{FEEDBACK\_CONT\_MODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}



F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE;Register Addresses\+: 121\mbox{[}13\+:13\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8ce40d49958ba30cfd4f7072624072e4}\label{class_o_p_t3101_1_1registers_a8ce40d49958ba30cfd4f7072624072e4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!force\+\_\+en\+\_\+bypass@{force\+\_\+en\+\_\+bypass}}
\index{force\+\_\+en\+\_\+bypass@{force\+\_\+en\+\_\+bypass}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{force\+\_\+en\+\_\+bypass}{force\_en\_bypass}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::force\+\_\+en\+\_\+bypass}



force\+\_\+en\+\_\+bypass;Register Addresses\+: 0\mbox{[}21\+:21\mbox{]};This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a41a1c843f871b218c7ead6c8b4a4aca6}\label{class_o_p_t3101_1_1registers_a41a1c843f871b218c7ead6c8b4a4aca6}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!force\+\_\+en\+\_\+slave@{force\+\_\+en\+\_\+slave}}
\index{force\+\_\+en\+\_\+slave@{force\+\_\+en\+\_\+slave}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{force\+\_\+en\+\_\+slave}{force\_en\_slave}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::force\+\_\+en\+\_\+slave}



force\+\_\+en\+\_\+slave;Register Addresses\+: 0\mbox{[}22\+:22\mbox{]};Enable i2c slave for any address forcefully. That is whether auto\+\_\+load completed or not. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_afe99c7a5fffb295c9922f8c28ab99a96}\label{class_o_p_t3101_1_1registers_afe99c7a5fffb295c9922f8c28ab99a96}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!force\+\_\+scale\+\_\+val@{force\+\_\+scale\+\_\+val}}
\index{force\+\_\+scale\+\_\+val@{force\+\_\+scale\+\_\+val}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{force\+\_\+scale\+\_\+val}{force\_scale\_val}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::force\+\_\+scale\+\_\+val}



force\+\_\+scale\+\_\+val;Register Addresses\+: 46\mbox{[}2\+:0\mbox{]};Uses this scale value if disable\+\_\+auto\+\_\+scale is programmed. This scale value is also used during any xtalk calibration even if disable\+\_\+auto\+\_\+scale is not applied. Default is \textquotesingle{}0\textquotesingle{}, which means 24bit demod is taken as it is giving maximum accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a93e937bf8d82f09a6024dd226118ef51}\label{class_o_p_t3101_1_1registers_a93e937bf8d82f09a6024dd226118ef51}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!frame\+\_\+count0@{frame\+\_\+count0}}
\index{frame\+\_\+count0@{frame\+\_\+count0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count0}{frame\_count0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::frame\+\_\+count0}



frame\+\_\+count0;Register Addresses\+: 8\mbox{[}23\+:23\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a736858f4b79f2dd5444fc1938148d438}\label{class_o_p_t3101_1_1registers_a736858f4b79f2dd5444fc1938148d438}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!frame\+\_\+count1@{frame\+\_\+count1}}
\index{frame\+\_\+count1@{frame\+\_\+count1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count1}{frame\_count1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::frame\+\_\+count1}



frame\+\_\+count1;Register Addresses\+: 9\mbox{[}17\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1247368fca5573a9ab4b69d541c53a57}\label{class_o_p_t3101_1_1registers_a1247368fca5573a9ab4b69d541c53a57}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!frame\+\_\+count2@{frame\+\_\+count2}}
\index{frame\+\_\+count2@{frame\+\_\+count2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count2}{frame\_count2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::frame\+\_\+count2}



frame\+\_\+count2;Register Addresses\+: 10\mbox{[}1\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab8c08b83252a06c3c59b4b33b4b1a8ba}\label{class_o_p_t3101_1_1registers_ab8c08b83252a06c3c59b4b33b4b1a8ba}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!frame\+\_\+status@{frame\+\_\+status}}
\index{frame\+\_\+status@{frame\+\_\+status}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{frame\+\_\+status}{frame\_status}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::frame\+\_\+status}



frame\+\_\+status;Register Addresses\+: 8\mbox{[}20\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a853a700e44ec7b0eceb21f2c5d03a37a}\label{class_o_p_t3101_1_1registers_a853a700e44ec7b0eceb21f2c5d03a37a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!frame\+\_\+vd\+\_\+trig@{frame\+\_\+vd\+\_\+trig}}
\index{frame\+\_\+vd\+\_\+trig@{frame\+\_\+vd\+\_\+trig}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{frame\+\_\+vd\+\_\+trig}{frame\_vd\_trig}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::frame\+\_\+vd\+\_\+trig}



frame\+\_\+vd\+\_\+trig;Register Addresses\+: 1\mbox{[}17\+:17\mbox{]};when this bit is \textquotesingle{}1\textquotesingle{} i2c host is triggered every frame vd. Else it is triggered based on the i2c\+\_\+trig\+\_\+reg. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0d343738560c0bc418f34b458735a811}\label{class_o_p_t3101_1_1registers_a0d343738560c0bc418f34b458735a811}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!freq\+\_\+count\+\_\+read\+\_\+reg@{freq\+\_\+count\+\_\+read\+\_\+reg}}
\index{freq\+\_\+count\+\_\+read\+\_\+reg@{freq\+\_\+count\+\_\+read\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{freq\+\_\+count\+\_\+read\+\_\+reg}{freq\_count\_read\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::freq\+\_\+count\+\_\+read\+\_\+reg}



freq\+\_\+count\+\_\+read\+\_\+reg;Register Addresses\+: 16\mbox{[}14\+:0\mbox{]};read register which holds the value of freq\+\_\+loop. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6b28826c31906dc3a27f33b015c4c4d8}\label{class_o_p_t3101_1_1registers_a6b28826c31906dc3a27f33b015c4c4d8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!freq\+\_\+count\+\_\+reg@{freq\+\_\+count\+\_\+reg}}
\index{freq\+\_\+count\+\_\+reg@{freq\+\_\+count\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{freq\+\_\+count\+\_\+reg}{freq\_count\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::freq\+\_\+count\+\_\+reg}



freq\+\_\+count\+\_\+reg;Register Addresses\+: 17\mbox{[}14\+:0\mbox{]};The register which is used for frequency correction when enable\+\_\+auto\+\_\+freq\+\_\+count = \textquotesingle{}0\textquotesingle{} 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5c5d2db376e2b9808805ab04660503d1}\label{class_o_p_t3101_1_1registers_a5c5d2db376e2b9808805ab04660503d1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!give\+\_\+dealias\+\_\+data@{give\+\_\+dealias\+\_\+data}}
\index{give\+\_\+dealias\+\_\+data@{give\+\_\+dealias\+\_\+data}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{give\+\_\+dealias\+\_\+data}{give\_dealias\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::give\+\_\+dealias\+\_\+data}



give\+\_\+dealias\+\_\+data;Register Addresses\+: 184\mbox{[}20\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4941abf69a5c7d40800bb34b9ee2471f}\label{class_o_p_t3101_1_1registers_a4941abf69a5c7d40800bb34b9ee2471f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpio1\+\_\+ibuf\+\_\+en@{gpio1\+\_\+ibuf\+\_\+en}}
\index{gpio1\+\_\+ibuf\+\_\+en@{gpio1\+\_\+ibuf\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpio1\+\_\+ibuf\+\_\+en}{gpio1\_ibuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpio1\+\_\+ibuf\+\_\+en}



gpio1\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}13\+:13\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aaae22c5096e95c010520ac9e810540b1}\label{class_o_p_t3101_1_1registers_aaae22c5096e95c010520ac9e810540b1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpio1\+\_\+obuf\+\_\+en@{gpio1\+\_\+obuf\+\_\+en}}
\index{gpio1\+\_\+obuf\+\_\+en@{gpio1\+\_\+obuf\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpio1\+\_\+obuf\+\_\+en}{gpio1\_obuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpio1\+\_\+obuf\+\_\+en}



gpio1\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}12\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1416f61431e4cc51c6ea6118747d0fe3}\label{class_o_p_t3101_1_1registers_a1416f61431e4cc51c6ea6118747d0fe3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpio2\+\_\+ibuf\+\_\+en@{gpio2\+\_\+ibuf\+\_\+en}}
\index{gpio2\+\_\+ibuf\+\_\+en@{gpio2\+\_\+ibuf\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpio2\+\_\+ibuf\+\_\+en}{gpio2\_ibuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpio2\+\_\+ibuf\+\_\+en}



gpio2\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a368d0649a8a17b1088e860ce0916f854}\label{class_o_p_t3101_1_1registers_a368d0649a8a17b1088e860ce0916f854}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpio2\+\_\+obuf\+\_\+en@{gpio2\+\_\+obuf\+\_\+en}}
\index{gpio2\+\_\+obuf\+\_\+en@{gpio2\+\_\+obuf\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpio2\+\_\+obuf\+\_\+en}{gpio2\_obuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpio2\+\_\+obuf\+\_\+en}



gpio2\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5249126def563a037c9db68539a49775}\label{class_o_p_t3101_1_1registers_a5249126def563a037c9db68539a49775}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpo1\+\_\+mux\+\_\+sel@{gpo1\+\_\+mux\+\_\+sel}}
\index{gpo1\+\_\+mux\+\_\+sel@{gpo1\+\_\+mux\+\_\+sel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpo1\+\_\+mux\+\_\+sel}{gpo1\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpo1\+\_\+mux\+\_\+sel}



gpo1\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}8\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8ec82d04684d9ac714f5f65581b2b26e}\label{class_o_p_t3101_1_1registers_a8ec82d04684d9ac714f5f65581b2b26e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpo2\+\_\+mux\+\_\+sel@{gpo2\+\_\+mux\+\_\+sel}}
\index{gpo2\+\_\+mux\+\_\+sel@{gpo2\+\_\+mux\+\_\+sel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpo2\+\_\+mux\+\_\+sel}{gpo2\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpo2\+\_\+mux\+\_\+sel}



gpo2\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}11\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab22a909059e064027f01864e2db58eb4}\label{class_o_p_t3101_1_1registers_ab22a909059e064027f01864e2db58eb4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!gpo3\+\_\+mux\+\_\+sel@{gpo3\+\_\+mux\+\_\+sel}}
\index{gpo3\+\_\+mux\+\_\+sel@{gpo3\+\_\+mux\+\_\+sel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{gpo3\+\_\+mux\+\_\+sel}{gpo3\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::gpo3\+\_\+mux\+\_\+sel}



gpo3\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}2\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a78e8bc6ad4a84c7d19974ba6c58e329e}\label{class_o_p_t3101_1_1registers_a78e8bc6ad4a84c7d19974ba6c58e329e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!hdr\+\_\+mode@{hdr\+\_\+mode}}
\index{hdr\+\_\+mode@{hdr\+\_\+mode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+mode}{hdr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::hdr\+\_\+mode}



hdr\+\_\+mode;Register Addresses\+: 8\mbox{[}17\+:17\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9f703a5eeb8b45b076487ee38f56c38b}\label{class_o_p_t3101_1_1registers_a9f703a5eeb8b45b076487ee38f56c38b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!hdr\+\_\+thr\+\_\+high@{hdr\+\_\+thr\+\_\+high}}
\index{hdr\+\_\+thr\+\_\+high@{hdr\+\_\+thr\+\_\+high}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+thr\+\_\+high}{hdr\_thr\_high}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::hdr\+\_\+thr\+\_\+high}



hdr\+\_\+thr\+\_\+high;Register Addresses\+: 43\mbox{[}15\+:0\mbox{]};the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a440d873648ba4fe03c3690e18953610d}\label{class_o_p_t3101_1_1registers_a440d873648ba4fe03c3690e18953610d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!hdr\+\_\+thr\+\_\+low@{hdr\+\_\+thr\+\_\+low}}
\index{hdr\+\_\+thr\+\_\+low@{hdr\+\_\+thr\+\_\+low}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+thr\+\_\+low}{hdr\_thr\_low}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::hdr\+\_\+thr\+\_\+low}



hdr\+\_\+thr\+\_\+low;Register Addresses\+: 44\mbox{[}15\+:0\mbox{]};The low threshold of the hysterisis loop. Equivalent to $\sim$64 confidence. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adbdf84416c91cc053a4b1a62ed6bea9e}\label{class_o_p_t3101_1_1registers_adbdf84416c91cc053a4b1a62ed6bea9e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+cont\+\_\+rw@{i2c\+\_\+cont\+\_\+rw}}
\index{i2c\+\_\+cont\+\_\+rw@{i2c\+\_\+cont\+\_\+rw}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+cont\+\_\+rw}{i2c\_cont\_rw}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+cont\+\_\+rw}



i2c\+\_\+cont\+\_\+rw;Register Addresses\+: 0\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0bf477ba963f16f5ff32c9f3e33b279a}\label{class_o_p_t3101_1_1registers_a0bf477ba963f16f5ff32c9f3e33b279a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+en@{i2c\+\_\+en}}
\index{i2c\+\_\+en@{i2c\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+en}{i2c\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+en}



i2c\+\_\+en;Register Addresses\+: 1\mbox{[}19\+:19\mbox{]};Enables the i2c host operation. Does not control the init load. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1f94d89df7b946472aa65f09dc36f984}\label{class_o_p_t3101_1_1registers_a1f94d89df7b946472aa65f09dc36f984}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+num\+\_\+bytes\+\_\+tran1@{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}}
\index{i2c\+\_\+num\+\_\+bytes\+\_\+tran1@{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}{i2c\_num\_bytes\_tran1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+num\+\_\+bytes\+\_\+tran1}



i2c\+\_\+num\+\_\+bytes\+\_\+tran1;Register Addresses\+: 7\mbox{[}17\+:16\mbox{]};Number of bytes used in the tran2 of i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a664868970effaa22e41d7c6e346f8794}\label{class_o_p_t3101_1_1registers_a664868970effaa22e41d7c6e346f8794}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+num\+\_\+bytes\+\_\+tran2@{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}}
\index{i2c\+\_\+num\+\_\+bytes\+\_\+tran2@{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}{i2c\_num\_bytes\_tran2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+num\+\_\+bytes\+\_\+tran2}



i2c\+\_\+num\+\_\+bytes\+\_\+tran2;Register Addresses\+: 5\mbox{[}23\+:22\mbox{]};Number of bytes used in the tran2 of i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0c38b1f0e52b91fda5deaa74d588d4ee}\label{class_o_p_t3101_1_1registers_a0c38b1f0e52b91fda5deaa74d588d4ee}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+num\+\_\+tran@{i2c\+\_\+num\+\_\+tran}}
\index{i2c\+\_\+num\+\_\+tran@{i2c\+\_\+num\+\_\+tran}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+tran}{i2c\_num\_tran}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+num\+\_\+tran}



i2c\+\_\+num\+\_\+tran;Register Addresses\+: 3\mbox{[}17\+:17\mbox{]};The number of transactions. Either 1 or 2. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af7380f75d50a537df750a8039b4ecb53}\label{class_o_p_t3101_1_1registers_af7380f75d50a537df750a8039b4ecb53}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+read\+\_\+data@{i2c\+\_\+read\+\_\+data}}
\index{i2c\+\_\+read\+\_\+data@{i2c\+\_\+read\+\_\+data}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+read\+\_\+data}{i2c\_read\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+read\+\_\+data}



i2c\+\_\+read\+\_\+data;Register Addresses\+: 3\mbox{[}7\+:0\mbox{]};The hosts read data. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa7c611361794c31bdd274f9817401258}\label{class_o_p_t3101_1_1registers_aa7c611361794c31bdd274f9817401258}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+rw@{i2c\+\_\+rw}}
\index{i2c\+\_\+rw@{i2c\+\_\+rw}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+rw}{i2c\_rw}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+rw}



i2c\+\_\+rw;Register Addresses\+: 1\mbox{[}21\+:20\mbox{]};Choses the r/w for i2c host operation.;By default it reads temperature sensor. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae3cafcbc6dbd88c078e92f49b54d9407}\label{class_o_p_t3101_1_1registers_ae3cafcbc6dbd88c078e92f49b54d9407}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+sel\+\_\+read\+\_\+bytes@{i2c\+\_\+sel\+\_\+read\+\_\+bytes}}
\index{i2c\+\_\+sel\+\_\+read\+\_\+bytes@{i2c\+\_\+sel\+\_\+read\+\_\+bytes}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+sel\+\_\+read\+\_\+bytes}{i2c\_sel\_read\_bytes}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+sel\+\_\+read\+\_\+bytes}



i2c\+\_\+sel\+\_\+read\+\_\+bytes;Register Addresses\+: 7\mbox{[}19\+:18\mbox{]};choses which byte of i2c\+\_\+read register to be read. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a45c7b0357126b98470aac2dd8d577ddb}\label{class_o_p_t3101_1_1registers_a45c7b0357126b98470aac2dd8d577ddb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+trig\+\_\+reg@{i2c\+\_\+trig\+\_\+reg}}
\index{i2c\+\_\+trig\+\_\+reg@{i2c\+\_\+trig\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+trig\+\_\+reg}{i2c\_trig\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+trig\+\_\+reg}



i2c\+\_\+trig\+\_\+reg;Register Addresses\+: 1\mbox{[}18\+:18\mbox{]};The trigger register for i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adf24c56655b70ac41364ab30f75dc61c}\label{class_o_p_t3101_1_1registers_adf24c56655b70ac41364ab30f75dc61c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+write\+\_\+data1@{i2c\+\_\+write\+\_\+data1}}
\index{i2c\+\_\+write\+\_\+data1@{i2c\+\_\+write\+\_\+data1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+write\+\_\+data1}{i2c\_write\_data1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+write\+\_\+data1}



i2c\+\_\+write\+\_\+data1;Register Addresses\+: 3\mbox{[}16\+:9\mbox{]};The address where the read would start. Normally in temperature sensor read this is not required to be programmed. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7405a3e25e7f825958b7d271cb183d56}\label{class_o_p_t3101_1_1registers_a7405a3e25e7f825958b7d271cb183d56}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!i2c\+\_\+write\+\_\+data2@{i2c\+\_\+write\+\_\+data2}}
\index{i2c\+\_\+write\+\_\+data2@{i2c\+\_\+write\+\_\+data2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+write\+\_\+data2}{i2c\_write\_data2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::i2c\+\_\+write\+\_\+data2}



i2c\+\_\+write\+\_\+data2;Register Addresses\+: 7\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a328356a6de5554db76c6f85b26e1aac4}\label{class_o_p_t3101_1_1registers_a328356a6de5554db76c6f85b26e1aac4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iamb\+\_\+max\+\_\+sel@{iamb\+\_\+max\+\_\+sel}}
\index{iamb\+\_\+max\+\_\+sel@{iamb\+\_\+max\+\_\+sel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iamb\+\_\+max\+\_\+sel}{iamb\_max\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iamb\+\_\+max\+\_\+sel}



iamb\+\_\+max\+\_\+sel;Register Addresses\+: 114\mbox{[}7\+:4\mbox{]};selects the value of D\+AC resistor 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a96d3a8085b94d0560f8e8c8f7611aaab}\label{class_o_p_t3101_1_1registers_a96d3a8085b94d0560f8e8c8f7611aaab}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+clk\+\_\+gpio\+\_\+mode@{illum\+\_\+clk\+\_\+gpio\+\_\+mode}}
\index{illum\+\_\+clk\+\_\+gpio\+\_\+mode@{illum\+\_\+clk\+\_\+gpio\+\_\+mode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+clk\+\_\+gpio\+\_\+mode}{illum\_clk\_gpio\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+clk\+\_\+gpio\+\_\+mode}



illum\+\_\+clk\+\_\+gpio\+\_\+mode;Register Addresses\+: 113\mbox{[}15\+:15\mbox{]};When this bit is \textquotesingle{}1\textquotesingle{}, illum\+\_\+en gating led\+\_\+clk going to G\+P\+IO is masked.; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a527fc5156f3e32d11843aaa7ef921612}\label{class_o_p_t3101_1_1registers_a527fc5156f3e32d11843aaa7ef921612}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+h\+\_\+tx0@{illum\+\_\+dac\+\_\+h\+\_\+tx0}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx0@{illum\+\_\+dac\+\_\+h\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx0}{illum\_dac\_h\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx0}



illum\+\_\+dac\+\_\+h\+\_\+tx0;Register Addresses\+: 41\mbox{[}9\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af05dedee486d16e110ca46de40b41c71}\label{class_o_p_t3101_1_1registers_af05dedee486d16e110ca46de40b41c71}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+h\+\_\+tx1@{illum\+\_\+dac\+\_\+h\+\_\+tx1}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx1@{illum\+\_\+dac\+\_\+h\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx1}{illum\_dac\_h\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx1}



illum\+\_\+dac\+\_\+h\+\_\+tx1;Register Addresses\+: 41\mbox{[}19\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adfe041f139afb2bc8ae662b5e3f4a630}\label{class_o_p_t3101_1_1registers_adfe041f139afb2bc8ae662b5e3f4a630}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+h\+\_\+tx2@{illum\+\_\+dac\+\_\+h\+\_\+tx2}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx2@{illum\+\_\+dac\+\_\+h\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx2}{illum\_dac\_h\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx2}



illum\+\_\+dac\+\_\+h\+\_\+tx2;Register Addresses\+: 42\mbox{[}22\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2bd8d2bb0c66cd151128107e2e7bdd02}\label{class_o_p_t3101_1_1registers_a2bd8d2bb0c66cd151128107e2e7bdd02}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+l\+\_\+tx0@{illum\+\_\+dac\+\_\+l\+\_\+tx0}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx0@{illum\+\_\+dac\+\_\+l\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx0}{illum\_dac\_l\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx0}



illum\+\_\+dac\+\_\+l\+\_\+tx0;Register Addresses\+: 41\mbox{[}4\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4af53c407da5606b0bf597fb0170903b}\label{class_o_p_t3101_1_1registers_a4af53c407da5606b0bf597fb0170903b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+l\+\_\+tx1@{illum\+\_\+dac\+\_\+l\+\_\+tx1}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx1@{illum\+\_\+dac\+\_\+l\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx1}{illum\_dac\_l\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx1}



illum\+\_\+dac\+\_\+l\+\_\+tx1;Register Addresses\+: 41\mbox{[}14\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a51185e0df51d058ec35728a4a067a075}\label{class_o_p_t3101_1_1registers_a51185e0df51d058ec35728a4a067a075}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+dac\+\_\+l\+\_\+tx2@{illum\+\_\+dac\+\_\+l\+\_\+tx2}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx2@{illum\+\_\+dac\+\_\+l\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx2}{illum\_dac\_l\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx2}



illum\+\_\+dac\+\_\+l\+\_\+tx2;Register Addresses\+: 41\mbox{[}23\+:20\mbox{]}, 42\mbox{[}23\+:23\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe86782b42774ec90ca0511b44d87f82}\label{class_o_p_t3101_1_1registers_abe86782b42774ec90ca0511b44d87f82}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC@{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}}
\index{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC@{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}{ILLUM\_DC\_CURR\_DAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}



I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC;Register Addresses\+: 121\mbox{[}11\+:8\mbox{]};0.\+5mA$\ast$register setting. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a779e2ac88dbf024631877a8fe1446e25}\label{class_o_p_t3101_1_1registers_a779e2ac88dbf024631877a8fe1446e25}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+h\+\_\+tx0@{illum\+\_\+scale\+\_\+h\+\_\+tx0}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx0@{illum\+\_\+scale\+\_\+h\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx0}{illum\_scale\_h\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx0}



illum\+\_\+scale\+\_\+h\+\_\+tx0;Register Addresses\+: 43\mbox{[}21\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa21d0ddf413585c860657ced425be15f}\label{class_o_p_t3101_1_1registers_aa21d0ddf413585c860657ced425be15f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+h\+\_\+tx1@{illum\+\_\+scale\+\_\+h\+\_\+tx1}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx1@{illum\+\_\+scale\+\_\+h\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx1}{illum\_scale\_h\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx1}



illum\+\_\+scale\+\_\+h\+\_\+tx1;Register Addresses\+: 44\mbox{[}21\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a01e437455fdcf3e98fa2315da38afb48}\label{class_o_p_t3101_1_1registers_a01e437455fdcf3e98fa2315da38afb48}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+h\+\_\+tx2@{illum\+\_\+scale\+\_\+h\+\_\+tx2}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx2@{illum\+\_\+scale\+\_\+h\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx2}{illum\_scale\_h\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx2}



illum\+\_\+scale\+\_\+h\+\_\+tx2;Register Addresses\+: 185\mbox{[}23\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a16c4b06813716b1a536015e7089c2d22}\label{class_o_p_t3101_1_1registers_a16c4b06813716b1a536015e7089c2d22}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+l\+\_\+tx0@{illum\+\_\+scale\+\_\+l\+\_\+tx0}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx0@{illum\+\_\+scale\+\_\+l\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx0}{illum\_scale\_l\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx0}



illum\+\_\+scale\+\_\+l\+\_\+tx0;Register Addresses\+: 43\mbox{[}18\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aebec846336763223336cfe9673dbcda2}\label{class_o_p_t3101_1_1registers_aebec846336763223336cfe9673dbcda2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+l\+\_\+tx1@{illum\+\_\+scale\+\_\+l\+\_\+tx1}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx1@{illum\+\_\+scale\+\_\+l\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx1}{illum\_scale\_l\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx1}



illum\+\_\+scale\+\_\+l\+\_\+tx1;Register Addresses\+: 44\mbox{[}18\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aba9220e6abb4a85a6fba2bc848f347ba}\label{class_o_p_t3101_1_1registers_aba9220e6abb4a85a6fba2bc848f347ba}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+scale\+\_\+l\+\_\+tx2@{illum\+\_\+scale\+\_\+l\+\_\+tx2}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx2@{illum\+\_\+scale\+\_\+l\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx2}{illum\_scale\_l\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx2}



illum\+\_\+scale\+\_\+l\+\_\+tx2;Register Addresses\+: 185\mbox{[}20\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9beada413a32d63b80f9bf3630045eef}\label{class_o_p_t3101_1_1registers_a9beada413a32d63b80f9bf3630045eef}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+xtalk\+\_\+calib@{illum\+\_\+xtalk\+\_\+calib}}
\index{illum\+\_\+xtalk\+\_\+calib@{illum\+\_\+xtalk\+\_\+calib}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+xtalk\+\_\+calib}{illum\_xtalk\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+xtalk\+\_\+calib}



illum\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}12\+:12\mbox{]};puts the device into optical calibration mode. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a92394965d2a4ebd5a540ae43a9a19403}\label{class_o_p_t3101_1_1registers_a92394965d2a4ebd5a540ae43a9a19403}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!illum\+\_\+xtalk\+\_\+reg\+\_\+scale@{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\index{illum\+\_\+xtalk\+\_\+reg\+\_\+scale@{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}{illum\_xtalk\_reg\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::illum\+\_\+xtalk\+\_\+reg\+\_\+scale}



illum\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}19\+:17\mbox{]};allows scaling of the meaning of oxtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$2, 2$^\wedge$4, 2$^\wedge$8. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a84cc130f6ccf0b2827e17528cb9b0855}\label{class_o_p_t3101_1_1registers_a84cc130f6ccf0b2827e17528cb9b0855}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!init\+\_\+load\+\_\+done@{init\+\_\+load\+\_\+done}}
\index{init\+\_\+load\+\_\+done@{init\+\_\+load\+\_\+done}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{init\+\_\+load\+\_\+done}{init\_load\_done}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::init\+\_\+load\+\_\+done}



init\+\_\+load\+\_\+done;Register Addresses\+: 3\mbox{[}8\+:8\mbox{]};Can be used to check whether initial auto\+\_\+load is successful or not. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a60e7f3df0ffecc327ff9c141797a523a}\label{class_o_p_t3101_1_1registers_a60e7f3df0ffecc327ff9c141797a523a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!int\+\_\+xtalk\+\_\+calib@{int\+\_\+xtalk\+\_\+calib}}
\index{int\+\_\+xtalk\+\_\+calib@{int\+\_\+xtalk\+\_\+calib}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{int\+\_\+xtalk\+\_\+calib}{int\_xtalk\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::int\+\_\+xtalk\+\_\+calib}



int\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}4\+:4\mbox{]};Puts the device into intrinsic calibration mode. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_acff4e2c6f9916202d0e3d82974b15e92}\label{class_o_p_t3101_1_1registers_acff4e2c6f9916202d0e3d82974b15e92}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!int\+\_\+xtalk\+\_\+reg\+\_\+scale@{int\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\index{int\+\_\+xtalk\+\_\+reg\+\_\+scale@{int\+\_\+xtalk\+\_\+reg\+\_\+scale}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{int\+\_\+xtalk\+\_\+reg\+\_\+scale}{int\_xtalk\_reg\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::int\+\_\+xtalk\+\_\+reg\+\_\+scale}



int\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}16\+:14\mbox{]};allows scaling of the meaning of ixtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$1, 2$^\wedge$2, 2$^\wedge$3 etc. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a268d16eaac8153c1d761d26f704dadfa}\label{class_o_p_t3101_1_1registers_a268d16eaac8153c1d761d26f704dadfa}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!invert\+\_\+afe\+\_\+clk@{invert\+\_\+afe\+\_\+clk}}
\index{invert\+\_\+afe\+\_\+clk@{invert\+\_\+afe\+\_\+clk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{invert\+\_\+afe\+\_\+clk}{invert\_afe\_clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::invert\+\_\+afe\+\_\+clk}



invert\+\_\+afe\+\_\+clk;Register Addresses\+: 113\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a58c0441a1f64e43e1ca7225dbb6da367}\label{class_o_p_t3101_1_1registers_a58c0441a1f64e43e1ca7225dbb6da367}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!invert\+\_\+tg\+\_\+clk@{invert\+\_\+tg\+\_\+clk}}
\index{invert\+\_\+tg\+\_\+clk@{invert\+\_\+tg\+\_\+clk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{invert\+\_\+tg\+\_\+clk}{invert\_tg\_clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::invert\+\_\+tg\+\_\+clk}



invert\+\_\+tg\+\_\+clk;Register Addresses\+: 113\mbox{[}9\+:9\mbox{]};to invert tg\+\_\+clk for timing requirements 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae87864da6c35bed7c34ebf5f26ba4513}\label{class_o_p_t3101_1_1registers_ae87864da6c35bed7c34ebf5f26ba4513}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk@{iphase\+\_\+xtalk}}
\index{iphase\+\_\+xtalk@{iphase\+\_\+xtalk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk}{iphase\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk}



iphase\+\_\+xtalk;Register Addresses\+: 59\mbox{[}23\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af885fac652ff2f4e994d1b3a5284dca1}\label{class_o_p_t3101_1_1registers_af885fac652ff2f4e994d1b3a5284dca1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+int\+\_\+reg@{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\index{iphase\+\_\+xtalk\+\_\+int\+\_\+reg@{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}{iphase\_xtalk\_int\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+int\+\_\+reg}



iphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 61\mbox{[}15\+:0\mbox{]};inphase component for intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a08d4c916abb826b6bb45114cca2ebe96}\label{class_o_p_t3101_1_1registers_a08d4c916abb826b6bb45114cca2ebe96}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}{iphase\_xtalk\_reg\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 47\mbox{[}15\+:0\mbox{]};inphase component of the xtalk for hdr0/led0 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a897d8a5ef0a4d37b24e20276eb51a952}\label{class_o_p_t3101_1_1registers_a897d8a5ef0a4d37b24e20276eb51a952}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}{iphase\_xtalk\_reg\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 51\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a22ff46f9ece016455819cf6c05e64274}\label{class_o_p_t3101_1_1registers_a22ff46f9ece016455819cf6c05e64274}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}{iphase\_xtalk\_reg\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 55\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7fab5a5b19baca26a16000bf2df02002}\label{class_o_p_t3101_1_1registers_a7fab5a5b19baca26a16000bf2df02002}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}{iphase\_xtalk\_reg\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 49\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af9c224172ff25332ec86b202ce405407}\label{class_o_p_t3101_1_1registers_af9c224172ff25332ec86b202ce405407}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}{iphase\_xtalk\_reg\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 53\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a396303672400989a1aecc7b79386b681}\label{class_o_p_t3101_1_1registers_a396303672400989a1aecc7b79386b681}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}{iphase\_xtalk\_reg\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 57\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aae2f6aa9624f013658f7cf7a08d1f0a9}\label{class_o_p_t3101_1_1registers_aae2f6aa9624f013658f7cf7a08d1f0a9}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!iq\+\_\+read\+\_\+data\+\_\+sel@{iq\+\_\+read\+\_\+data\+\_\+sel}}
\index{iq\+\_\+read\+\_\+data\+\_\+sel@{iq\+\_\+read\+\_\+data\+\_\+sel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{iq\+\_\+read\+\_\+data\+\_\+sel}{iq\_read\_data\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::iq\+\_\+read\+\_\+data\+\_\+sel}



iq\+\_\+read\+\_\+data\+\_\+sel;Register Addresses\+: 46\mbox{[}11\+:9\mbox{]};mux used to chose which of the xtalk register is being read out.;;010 -- raw\+\_\+i/q;000 -- intrinsic\+\_\+xtalk;001 -- optical\+\_\+xtalk 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad0a150fb8c5e1efeae026e76f2bdbc1f}\label{class_o_p_t3101_1_1registers_ad0a150fb8c5e1efeae026e76f2bdbc1f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!mod\+\_\+freq@{mod\+\_\+freq}}
\index{mod\+\_\+freq@{mod\+\_\+freq}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{mod\+\_\+freq}{mod\_freq}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::mod\+\_\+freq}



mod\+\_\+freq;Register Addresses\+: 8\mbox{[}21\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a158b270484e2829a304f13e30dec3390}\label{class_o_p_t3101_1_1registers_a158b270484e2829a304f13e30dec3390}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!monoshot\+\_\+bit@{monoshot\+\_\+bit}}
\index{monoshot\+\_\+bit@{monoshot\+\_\+bit}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+bit}{monoshot\_bit}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::monoshot\+\_\+bit}



monoshot\+\_\+bit;Register Addresses\+: 0\mbox{[}23\+:23\mbox{]};In monoshot mode the register to trigger a measurement. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7e608b657646a90dd8dfdc3dff0047fb}\label{class_o_p_t3101_1_1registers_a7e608b657646a90dd8dfdc3dff0047fb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!monoshot\+\_\+fz\+\_\+clkcnt@{monoshot\+\_\+fz\+\_\+clkcnt}}
\index{monoshot\+\_\+fz\+\_\+clkcnt@{monoshot\+\_\+fz\+\_\+clkcnt}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+fz\+\_\+clkcnt}{monoshot\_fz\_clkcnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::monoshot\+\_\+fz\+\_\+clkcnt}



monoshot\+\_\+fz\+\_\+clkcnt;Register Addresses\+: 39\mbox{[}23\+:8\mbox{]};The pix\+\_\+cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adb2df2fa5f4a83807458958db5ee71eb}\label{class_o_p_t3101_1_1registers_adb2df2fa5f4a83807458958db5ee71eb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!monoshot\+\_\+mode@{monoshot\+\_\+mode}}
\index{monoshot\+\_\+mode@{monoshot\+\_\+mode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+mode}{monoshot\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::monoshot\+\_\+mode}



monoshot\+\_\+mode;Register Addresses\+: 39\mbox{[}1\+:0\mbox{]};L\+SB\+: Enters monoshot mode.;;M\+SB\+: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot\+\_\+mode. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a88eb0b748ad9049d7c563196e7518f43}\label{class_o_p_t3101_1_1registers_a88eb0b748ad9049d7c563196e7518f43}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!monoshot\+\_\+numframe@{monoshot\+\_\+numframe}}
\index{monoshot\+\_\+numframe@{monoshot\+\_\+numframe}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+numframe}{monoshot\_numframe}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::monoshot\+\_\+numframe}



monoshot\+\_\+numframe;Register Addresses\+: 39\mbox{[}7\+:2\mbox{]};The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aaaa862ca09860e4a8cec1095a9fa0b01}\label{class_o_p_t3101_1_1registers_aaaa862ca09860e4a8cec1095a9fa0b01}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!mux\+\_\+sel\+\_\+compin@{mux\+\_\+sel\+\_\+compin}}
\index{mux\+\_\+sel\+\_\+compin@{mux\+\_\+sel\+\_\+compin}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{mux\+\_\+sel\+\_\+compin}{mux\_sel\_compin}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::mux\+\_\+sel\+\_\+compin}



mux\+\_\+sel\+\_\+compin;Register Addresses\+: 19\mbox{[}2\+:0\mbox{]};choses the value used for comp\+\_\+a register in cpu.;Following are the choices.;phase\+\_\+out\+\_\+fsm;dealiased\+\_\+kb\+\_\+fsm;dealiased\+\_\+distance;confidence 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6a2fb5089cb59657163752ab2bc8fd0c}\label{class_o_p_t3101_1_1registers_a6a2fb5089cb59657163752ab2bc8fd0c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!ncr\+\_\+config@{ncr\+\_\+config}}
\index{ncr\+\_\+config@{ncr\+\_\+config}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{ncr\+\_\+config}{ncr\_config}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::ncr\+\_\+config}



ncr\+\_\+config;Register Addresses\+: 64\mbox{[}21\+:21\mbox{]};option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9b89956eebb5258cbb968ba07182c98c}\label{class_o_p_t3101_1_1registers_a9b89956eebb5258cbb968ba07182c98c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!num\+\_\+avg\+\_\+sub\+\_\+frames@{num\+\_\+avg\+\_\+sub\+\_\+frames}}
\index{num\+\_\+avg\+\_\+sub\+\_\+frames@{num\+\_\+avg\+\_\+sub\+\_\+frames}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{num\+\_\+avg\+\_\+sub\+\_\+frames}{num\_avg\_sub\_frames}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::num\+\_\+avg\+\_\+sub\+\_\+frames}



num\+\_\+avg\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}23\+:12\mbox{]};The number of averages for the iq. Used in TG to generate early\+\_\+fvd and some other TG signals. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a580fcd93b67fc370744aa6f366a0cf27}\label{class_o_p_t3101_1_1registers_a580fcd93b67fc370744aa6f366a0cf27}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!num\+\_\+sub\+\_\+frames@{num\+\_\+sub\+\_\+frames}}
\index{num\+\_\+sub\+\_\+frames@{num\+\_\+sub\+\_\+frames}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{num\+\_\+sub\+\_\+frames}{num\_sub\_frames}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::num\+\_\+sub\+\_\+frames}



num\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}11\+:0\mbox{]};The numbef of subframes in a frame. This number should be greater than or equal to num\+\_\+avg. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a74924d92cebb360f0486813366722331}\label{class_o_p_t3101_1_1registers_a74924d92cebb360f0486813366722331}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!override\+\_\+clkgen\+\_\+reg@{override\+\_\+clkgen\+\_\+reg}}
\index{override\+\_\+clkgen\+\_\+reg@{override\+\_\+clkgen\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{override\+\_\+clkgen\+\_\+reg}{override\_clkgen\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::override\+\_\+clkgen\+\_\+reg}



override\+\_\+clkgen\+\_\+reg;Register Addresses\+: 80\mbox{[}22\+:22\mbox{]};Setting this register \textquotesingle{}1\textquotesingle{} allows user to independenly control tm\+\_\+clkgen(2\+:1) which controls dealias settings. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab8f03a92cac033306d1b5639a9a41061}\label{class_o_p_t3101_1_1registers_ab8f03a92cac033306d1b5639a9a41061}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!pdn\+\_\+global@{pdn\+\_\+global}}
\index{pdn\+\_\+global@{pdn\+\_\+global}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{pdn\+\_\+global}{pdn\_global}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::pdn\+\_\+global}



pdn\+\_\+global;Register Addresses\+: 118\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abfb024eafa0195cb9601486b03eb8f3d}\label{class_o_p_t3101_1_1registers_abfb024eafa0195cb9601486b03eb8f3d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}}
\index{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}{PDN\_ILLUM\_DC\_CURR}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}



P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR;Register Addresses\+: 121\mbox{[}12\+:12\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af52ec58afe469144cebcd4617790b066}\label{class_o_p_t3101_1_1registers_af52ec58afe469144cebcd4617790b066}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}}
\index{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}{PDN\_ILLUM\_DRV}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}



P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV;Register Addresses\+: 121\mbox{[}19\+:19\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_afbc8fd08fff8b8dc10f7a71965ffadcf}\label{class_o_p_t3101_1_1registers_afbc8fd08fff8b8dc10f7a71965ffadcf}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}{phase2\_offset\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 68\mbox{[}15\+:0\mbox{]};phase offset for freq2 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a36f5ab204e85f8e82fa6fea617a86df2}\label{class_o_p_t3101_1_1registers_a36f5ab204e85f8e82fa6fea617a86df2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}{phase2\_offset\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 87\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2933b108b9d6edf0dfdc94da6d65afb1}\label{class_o_p_t3101_1_1registers_a2933b108b9d6edf0dfdc94da6d65afb1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}{phase2\_offset\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 89\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab0add9e2d51e615979fe97bf69669795}\label{class_o_p_t3101_1_1registers_ab0add9e2d51e615979fe97bf69669795}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}{phase2\_offset\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 86\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4b97d39be310c02495db73d06e5aa58a}\label{class_o_p_t3101_1_1registers_a4b97d39be310c02495db73d06e5aa58a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}{phase2\_offset\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 88\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a98c752b2fc2d618901f4ae877539847b}\label{class_o_p_t3101_1_1registers_a98c752b2fc2d618901f4ae877539847b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}{phase2\_offset\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 90\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af079839b4c86061e23aeec6d3dd1727b}\label{class_o_p_t3101_1_1registers_af079839b4c86061e23aeec6d3dd1727b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}{phase\_offset\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 66\mbox{[}15\+:0\mbox{]};phase\+\_\+offset for freq1 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4097670bfd34c50f64b7644626bb3390}\label{class_o_p_t3101_1_1registers_a4097670bfd34c50f64b7644626bb3390}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}{phase\_offset\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 82\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0d0a60da10be596de1ef5b9d69e14812}\label{class_o_p_t3101_1_1registers_a0d0a60da10be596de1ef5b9d69e14812}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}{phase\_offset\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 84\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa8cb1dd2f5eff88842c6adbcb51f529a}\label{class_o_p_t3101_1_1registers_aa8cb1dd2f5eff88842c6adbcb51f529a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}{phase\_offset\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab8e2d3debdf4530c6e5fe8067bce8d96}\label{class_o_p_t3101_1_1registers_ab8e2d3debdf4530c6e5fe8067bce8d96}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}{phase\_offset\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 83\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a93c4864a0cb0b3ff977feb3616602d88}\label{class_o_p_t3101_1_1registers_a93c4864a0cb0b3ff977feb3616602d88}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}{phase\_offset\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 85\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0b410cb503df506724a4b6a1da49ce1e}\label{class_o_p_t3101_1_1registers_a0b410cb503df506724a4b6a1da49ce1e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+out@{phase\+\_\+out}}
\index{phase\+\_\+out@{phase\+\_\+out}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+out}{phase\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+out}



phase\+\_\+out;Register Addresses\+: 8\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8d491306e0b4b6e323b09ee8d1c59016}\label{class_o_p_t3101_1_1registers_a8d491306e0b4b6e323b09ee8d1c59016}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+overflow@{phase\+\_\+overflow}}
\index{phase\+\_\+overflow@{phase\+\_\+overflow}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+overflow}{phase\_overflow}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+overflow}



phase\+\_\+overflow;Register Addresses\+: 8\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a63560e719cf9970bc83879a353b2dc9f}\label{class_o_p_t3101_1_1registers_a63560e719cf9970bc83879a353b2dc9f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!phase\+\_\+overflow\+\_\+f2@{phase\+\_\+overflow\+\_\+f2}}
\index{phase\+\_\+overflow\+\_\+f2@{phase\+\_\+overflow\+\_\+f2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{phase\+\_\+overflow\+\_\+f2}{phase\_overflow\_f2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::phase\+\_\+overflow\+\_\+f2}



phase\+\_\+overflow\+\_\+f2;Register Addresses\+: 9\mbox{[}19\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad70826caf46b032bda2867212f4d2195}\label{class_o_p_t3101_1_1registers_ad70826caf46b032bda2867212f4d2195}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!powerup\+\_\+delay@{powerup\+\_\+delay}}
\index{powerup\+\_\+delay@{powerup\+\_\+delay}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{powerup\+\_\+delay}{powerup\_delay}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::powerup\+\_\+delay}



powerup\+\_\+delay;Register Addresses\+: 38\mbox{[}23\+:10\mbox{]};The synchronous counter delay after the ripple counter expires before ungating the clock. About 256$\ast$25ns$\ast$2$^\wedge$6 $\sim$ 400 us. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4ae7fee3fc50dfe0b8db37304a02adf4}\label{class_o_p_t3101_1_1registers_a4ae7fee3fc50dfe0b8db37304a02adf4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!prog\+\_\+ovldet\+\_\+refm@{prog\+\_\+ovldet\+\_\+refm}}
\index{prog\+\_\+ovldet\+\_\+refm@{prog\+\_\+ovldet\+\_\+refm}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{prog\+\_\+ovldet\+\_\+refm}{prog\_ovldet\_refm}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::prog\+\_\+ovldet\+\_\+refm}



prog\+\_\+ovldet\+\_\+refm;Register Addresses\+: 100\mbox{[}23\+:21\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FM 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5a2861d0fdb55bb7b6fb2460e1e043df}\label{class_o_p_t3101_1_1registers_a5a2861d0fdb55bb7b6fb2460e1e043df}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!prog\+\_\+ovldet\+\_\+refp@{prog\+\_\+ovldet\+\_\+refp}}
\index{prog\+\_\+ovldet\+\_\+refp@{prog\+\_\+ovldet\+\_\+refp}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{prog\+\_\+ovldet\+\_\+refp}{prog\_ovldet\_refp}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::prog\+\_\+ovldet\+\_\+refp}



prog\+\_\+ovldet\+\_\+refp;Register Addresses\+: 100\mbox{[}20\+:18\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FP 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad94d98dfb26313a9d32c5c2c0c673693}\label{class_o_p_t3101_1_1registers_ad94d98dfb26313a9d32c5c2c0c673693}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk@{qphase\+\_\+xtalk}}
\index{qphase\+\_\+xtalk@{qphase\+\_\+xtalk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk}{qphase\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk}



qphase\+\_\+xtalk;Register Addresses\+: 60\mbox{[}23\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae7d09c6f98abea5bc6b0712eb5218453}\label{class_o_p_t3101_1_1registers_ae7d09c6f98abea5bc6b0712eb5218453}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+int\+\_\+reg@{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\index{qphase\+\_\+xtalk\+\_\+int\+\_\+reg@{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}{qphase\_xtalk\_int\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+int\+\_\+reg}



qphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 62\mbox{[}15\+:0\mbox{]};quadrature component for intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a37008e1b0c91614c3aa483d683d20f93}\label{class_o_p_t3101_1_1registers_a37008e1b0c91614c3aa483d683d20f93}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}{qphase\_xtalk\_reg\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 48\mbox{[}15\+:0\mbox{]};quadrature component of the xtalk for hdr0/led0 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a52319d30260b679a9d5f7cdbba2a02c8}\label{class_o_p_t3101_1_1registers_a52319d30260b679a9d5f7cdbba2a02c8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}{qphase\_xtalk\_reg\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 52\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae1b46ec8ae50fe43135774870ab5d5b7}\label{class_o_p_t3101_1_1registers_ae1b46ec8ae50fe43135774870ab5d5b7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}{qphase\_xtalk\_reg\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 56\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_afa43b99529475a32879117d1a05285ca}\label{class_o_p_t3101_1_1registers_afa43b99529475a32879117d1a05285ca}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}{qphase\_xtalk\_reg\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 50\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0d5f4bb0aaa58ed3a96bb2740eb6287e}\label{class_o_p_t3101_1_1registers_a0d5f4bb0aaa58ed3a96bb2740eb6287e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}{qphase\_xtalk\_reg\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 54\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aae788b0ecb140f7ed12299e7f353440f}\label{class_o_p_t3101_1_1registers_aae788b0ecb140f7ed12299e7f353440f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}{qphase\_xtalk\_reg\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 58\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac5c1fc72abe6fdd9a55ad01fd8116fd3}\label{class_o_p_t3101_1_1registers_ac5c1fc72abe6fdd9a55ad01fd8116fd3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!ref\+\_\+count\+\_\+limit@{ref\+\_\+count\+\_\+limit}}
\index{ref\+\_\+count\+\_\+limit@{ref\+\_\+count\+\_\+limit}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{ref\+\_\+count\+\_\+limit}{ref\_count\_limit}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::ref\+\_\+count\+\_\+limit}



ref\+\_\+count\+\_\+limit;Register Addresses\+: 15\mbox{[}14\+:0\mbox{]};this sets the limit of ref-\/clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.\+768 Khz. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aebfa1d50fe62568c3121d3399e717893}\label{class_o_p_t3101_1_1registers_aebfa1d50fe62568c3121d3399e717893}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!reverse\+\_\+phase\+\_\+before\+\_\+offset@{reverse\+\_\+phase\+\_\+before\+\_\+offset}}
\index{reverse\+\_\+phase\+\_\+before\+\_\+offset@{reverse\+\_\+phase\+\_\+before\+\_\+offset}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{reverse\+\_\+phase\+\_\+before\+\_\+offset}{reverse\_phase\_before\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::reverse\+\_\+phase\+\_\+before\+\_\+offset}



reverse\+\_\+phase\+\_\+before\+\_\+offset;Register Addresses\+: 67\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac4a29475ab04f87654c275469b3611c8}\label{class_o_p_t3101_1_1registers_ac4a29475ab04f87654c275469b3611c8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+amb\+\_\+coeff\+\_\+xtalk@{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}}
\index{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk@{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}{scale\_amb\_coeff\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}



scale\+\_\+amb\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}22\+:20\mbox{]};Ambient xtalk mode. Provides range/precision for ambient correction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa72ff09dcba134f78340ba3cd9b1fa07}\label{class_o_p_t3101_1_1registers_aa72ff09dcba134f78340ba3cd9b1fa07}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff@{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}}
\index{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff@{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}{scale\_amb\_phase\_corr\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}



scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff;Register Addresses\+: 181\mbox{[}2\+:0\mbox{]};Scales the gain/vs accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8be7ea17637153d221e4198caea67452}\label{class_o_p_t3101_1_1registers_a8be7ea17637153d221e4198caea67452}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+nl\+\_\+corr\+\_\+coeff@{scale\+\_\+nl\+\_\+corr\+\_\+coeff}}
\index{scale\+\_\+nl\+\_\+corr\+\_\+coeff@{scale\+\_\+nl\+\_\+corr\+\_\+coeff}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+nl\+\_\+corr\+\_\+coeff}{scale\_nl\_corr\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+nl\+\_\+corr\+\_\+coeff}



scale\+\_\+nl\+\_\+corr\+\_\+coeff;Register Addresses\+: 74\mbox{[}19\+:18\mbox{]};changes the meaning of the nonlinear coefficients.; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0e1ab2b8fda7b67d1d83606b2a5af70f}\label{class_o_p_t3101_1_1registers_a0e1ab2b8fda7b67d1d83606b2a5af70f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+phase\+\_\+temp\+\_\+coeff@{scale\+\_\+phase\+\_\+temp\+\_\+coeff}}
\index{scale\+\_\+phase\+\_\+temp\+\_\+coeff@{scale\+\_\+phase\+\_\+temp\+\_\+coeff}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+phase\+\_\+temp\+\_\+coeff}{scale\_phase\_temp\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+phase\+\_\+temp\+\_\+coeff}



scale\+\_\+phase\+\_\+temp\+\_\+coeff;Register Addresses\+: 67\mbox{[}8\+:6\mbox{]};changes the meaning of coefficients related to phase correction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa08e058cdd46d26b6321687bcc62aab7}\label{class_o_p_t3101_1_1registers_aa08e058cdd46d26b6321687bcc62aab7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square@{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}}
\index{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square@{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}{scale\_phase\_temp\_corr\_square}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}



scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square;Register Addresses\+: 181\mbox{[}5\+:3\mbox{]};scales square correction range/accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a056d6a7717acab1d8915fc3977c0d130}\label{class_o_p_t3101_1_1registers_a056d6a7717acab1d8915fc3977c0d130}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!scale\+\_\+temp\+\_\+coeff\+\_\+xtalk@{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}}
\index{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk@{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}{scale\_temp\_coeff\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}



scale\+\_\+temp\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}19\+:17\mbox{]};Allows programmability on the temp\+\_\+coefficients range and precision. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2c3f2cecfca84f9cc11dde779753bb17}\label{class_o_p_t3101_1_1registers_a2c3f2cecfca84f9cc11dde779753bb17}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sel\+\_\+gp3\+\_\+on\+\_\+sdam@{sel\+\_\+gp3\+\_\+on\+\_\+sdam}}
\index{sel\+\_\+gp3\+\_\+on\+\_\+sdam@{sel\+\_\+gp3\+\_\+on\+\_\+sdam}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sel\+\_\+gp3\+\_\+on\+\_\+sdam}{sel\_gp3\_on\_sdam}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sel\+\_\+gp3\+\_\+on\+\_\+sdam}



sel\+\_\+gp3\+\_\+on\+\_\+sdam;Register Addresses\+: 120\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1f8f226c3e13479d0dafeb402d35d519}\label{class_o_p_t3101_1_1registers_a1f8f226c3e13479d0dafeb402d35d519}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sel\+\_\+hdr\+\_\+mode@{sel\+\_\+hdr\+\_\+mode}}
\index{sel\+\_\+hdr\+\_\+mode@{sel\+\_\+hdr\+\_\+mode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sel\+\_\+hdr\+\_\+mode}{sel\_hdr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sel\+\_\+hdr\+\_\+mode}



sel\+\_\+hdr\+\_\+mode;Register Addresses\+: 42\mbox{[}16\+:16\mbox{]};choses which current to use when enable\+\_\+adaptive\+\_\+hdr = \textquotesingle{}0\textquotesingle{} 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ae39eb9cd24f72ea82c91602018f2cf04}\label{class_o_p_t3101_1_1registers_ae39eb9cd24f72ea82c91602018f2cf04}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1@{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}}
\index{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1@{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}{sel\_illum\_tx0\_on\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}



sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1;Register Addresses\+: 121\mbox{[}3\+:3\mbox{]};Force I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+0 (T\+X0) onto I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+1 (T\+X1). This mode is required to enable static L\+ED drive mode. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af79e0b3cfd511e7aa03cf3e55774f0d0}\label{class_o_p_t3101_1_1registers_af79e0b3cfd511e7aa03cf3e55774f0d0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sel\+\_\+tx\+\_\+ch@{sel\+\_\+tx\+\_\+ch}}
\index{sel\+\_\+tx\+\_\+ch@{sel\+\_\+tx\+\_\+ch}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sel\+\_\+tx\+\_\+ch}{sel\_tx\_ch}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sel\+\_\+tx\+\_\+ch}



sel\+\_\+tx\+\_\+ch;Register Addresses\+: 42\mbox{[}2\+:1\mbox{]};choses the fix\+\_\+reg value when switching is disabled. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a18539cc6fd63ce4f504fcf16b1e48f31}\label{class_o_p_t3101_1_1registers_a18539cc6fd63ce4f504fcf16b1e48f31}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!shift\+\_\+illum\+\_\+phase@{shift\+\_\+illum\+\_\+phase}}
\index{shift\+\_\+illum\+\_\+phase@{shift\+\_\+illum\+\_\+phase}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{shift\+\_\+illum\+\_\+phase}{shift\_illum\_phase}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::shift\+\_\+illum\+\_\+phase}



shift\+\_\+illum\+\_\+phase;Register Addresses\+: 113\mbox{[}6\+:3\mbox{]};Shift bits to get different L\+E\+D\+\_\+\+C\+LK phases in calib mode.;;80M mode\+:16phases, 22.\+5 deg separation(360/16)-\/6.\+25n separation;;40M mode\+:16phases, 45 deg separation(360/8)-\/12.\+5n separation;;Basically 40M mode M\+SB bit is unused. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac3c618465f11b7742d57a755528163f6}\label{class_o_p_t3101_1_1registers_ac3c618465f11b7742d57a755528163f6}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!shut\+\_\+clocks@{shut\+\_\+clocks}}
\index{shut\+\_\+clocks@{shut\+\_\+clocks}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{shut\+\_\+clocks}{shut\_clocks}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::shut\+\_\+clocks}



shut\+\_\+clocks;Register Addresses\+: 113\mbox{[}8\+:8\mbox{]};to shut down all 20M, 10M clock switching 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad767a496a0cad5741d575a54a095add3}\label{class_o_p_t3101_1_1registers_ad767a496a0cad5741d575a54a095add3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sig\+\_\+ovl\+\_\+flag@{sig\+\_\+ovl\+\_\+flag}}
\index{sig\+\_\+ovl\+\_\+flag@{sig\+\_\+ovl\+\_\+flag}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sig\+\_\+ovl\+\_\+flag}{sig\_ovl\_flag}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sig\+\_\+ovl\+\_\+flag}



sig\+\_\+ovl\+\_\+flag;Register Addresses\+: 9\mbox{[}18\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a1223651c77a8bcf33f083b0d668f028d}\label{class_o_p_t3101_1_1registers_a1223651c77a8bcf33f083b0d668f028d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!software\+\_\+reset@{software\+\_\+reset}}
\index{software\+\_\+reset@{software\+\_\+reset}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{software\+\_\+reset}{software\_reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::software\+\_\+reset}



software\+\_\+reset;Register Addresses\+: 0\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a50515c2538c13c51a62485ee689c5e1c}\label{class_o_p_t3101_1_1registers_a50515c2538c13c51a62485ee689c5e1c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!start\+\_\+freq\+\_\+calib@{start\+\_\+freq\+\_\+calib}}
\index{start\+\_\+freq\+\_\+calib@{start\+\_\+freq\+\_\+calib}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{start\+\_\+freq\+\_\+calib}{start\_freq\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::start\+\_\+freq\+\_\+calib}



start\+\_\+freq\+\_\+calib;Register Addresses\+: 15\mbox{[}16\+:16\mbox{]};starts the freq\+\_\+calib 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a66aabf74083c7c779d82766da1c15fd3}\label{class_o_p_t3101_1_1registers_a66aabf74083c7c779d82766da1c15fd3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!status\+\_\+in\+\_\+reg@{status\+\_\+in\+\_\+reg}}
\index{status\+\_\+in\+\_\+reg@{status\+\_\+in\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{status\+\_\+in\+\_\+reg}{status\_in\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::status\+\_\+in\+\_\+reg}



status\+\_\+in\+\_\+reg;Register Addresses\+: 20\mbox{[}18\+:18\mbox{]};the register is used to control the program flow in C\+PU 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abc883ba2fcc4156c6e28e3b673de0a1a}\label{class_o_p_t3101_1_1registers_abc883ba2fcc4156c6e28e3b673de0a1a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sub\+\_\+vd\+\_\+clk\+\_\+cnt@{sub\+\_\+vd\+\_\+clk\+\_\+cnt}}
\index{sub\+\_\+vd\+\_\+clk\+\_\+cnt@{sub\+\_\+vd\+\_\+clk\+\_\+cnt}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sub\+\_\+vd\+\_\+clk\+\_\+cnt}{sub\_vd\_clk\_cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sub\+\_\+vd\+\_\+clk\+\_\+cnt}



sub\+\_\+vd\+\_\+clk\+\_\+cnt;Register Addresses\+: 128\mbox{[}16\+:1\mbox{]};the number of pixels in a subframe. In P\+G3\+P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a23607ef6535360d4ff1264f6249b65c0}\label{class_o_p_t3101_1_1registers_a23607ef6535360d4ff1264f6249b65c0}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!swap\+\_\+read\+\_\+data@{swap\+\_\+read\+\_\+data}}
\index{swap\+\_\+read\+\_\+data@{swap\+\_\+read\+\_\+data}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{swap\+\_\+read\+\_\+data}{swap\_read\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::swap\+\_\+read\+\_\+data}



swap\+\_\+read\+\_\+data;Register Addresses\+: 1\mbox{[}1\+:1\mbox{]};swaps/reverse the data read by i2c-\/host. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af4ee9a8bd2c03f0045edee01b1a568ac}\label{class_o_p_t3101_1_1registers_af4ee9a8bd2c03f0045edee01b1a568ac}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!sys\+\_\+clk\+\_\+divider@{sys\+\_\+clk\+\_\+divider}}
\index{sys\+\_\+clk\+\_\+divider@{sys\+\_\+clk\+\_\+divider}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{sys\+\_\+clk\+\_\+divider}{sys\_clk\_divider}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::sys\+\_\+clk\+\_\+divider}



sys\+\_\+clk\+\_\+divider;Register Addresses\+: 15\mbox{[}20\+:17\mbox{]};The divider can be set according to the ratio b/w ref\+\_\+clk and tg\+\_\+clk. The default is 2 which means default ref\+\_\+clk is assumed at 10 Mhz. ie 40\+Mhz/4 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af8a6681cc72c45378bd2d170f593e362}\label{class_o_p_t3101_1_1registers_af8a6681cc72c45378bd2d170f593e362}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+avg\+\_\+illum@{temp\+\_\+avg\+\_\+illum}}
\index{temp\+\_\+avg\+\_\+illum@{temp\+\_\+avg\+\_\+illum}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+avg\+\_\+illum}{temp\_avg\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+avg\+\_\+illum}



temp\+\_\+avg\+\_\+illum;Register Addresses\+: 2\mbox{[}23\+:22\mbox{]};Based on this, temperature is averaged to remove quantization errors on temperature. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a111dc31dd6ec741a97786e5207b7bc7b}\label{class_o_p_t3101_1_1registers_a111dc31dd6ec741a97786e5207b7bc7b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+avg\+\_\+main@{temp\+\_\+avg\+\_\+main}}
\index{temp\+\_\+avg\+\_\+main@{temp\+\_\+avg\+\_\+main}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+avg\+\_\+main}{temp\_avg\_main}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+avg\+\_\+main}



temp\+\_\+avg\+\_\+main;Register Addresses\+: 3\mbox{[}23\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad588b454c66e64ee8b5ecfe608534974}\label{class_o_p_t3101_1_1registers_ad588b454c66e64ee8b5ecfe608534974}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 70\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa8aaf83fcdf6038175fa7e43458b86b6}\label{class_o_p_t3101_1_1registers_aa8aaf83fcdf6038175fa7e43458b86b6}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 83\mbox{[}23\+:16\mbox{]}, 84\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa4d94f77eab25d1a5f8c2ade09b16885}\label{class_o_p_t3101_1_1registers_aa4d94f77eab25d1a5f8c2ade09b16885}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 87\mbox{[}23\+:16\mbox{]}, 88\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a587a6142ddb574def867aa9f545a8d9c}\label{class_o_p_t3101_1_1registers_a587a6142ddb574def867aa9f545a8d9c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}23\+:16\mbox{]}, 82\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4c2057d1c2f04ad96359441cdaaecf57}\label{class_o_p_t3101_1_1registers_a4c2057d1c2f04ad96359441cdaaecf57}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 85\mbox{[}23\+:16\mbox{]}, 86\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5220d0e7faf65fac80f305b87c6cb078}\label{class_o_p_t3101_1_1registers_a5220d0e7faf65fac80f305b87c6cb078}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 89\mbox{[}23\+:16\mbox{]}, 90\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aab5bd42698b3df11e7587bfca290183c}\label{class_o_p_t3101_1_1registers_aab5bd42698b3df11e7587bfca290183c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}{temp\_coeff\_illum\_square\_hdr0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}



temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0;Register Addresses\+: 182\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a46159e2f1912ecb2c4a0ebd69600adec}\label{class_o_p_t3101_1_1registers_a46159e2f1912ecb2c4a0ebd69600adec}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}{temp\_coeff\_illum\_square\_hdr1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}



temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1;Register Addresses\+: 182\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9f6d8fb387fbdb1313cd6342e17fd7c1}\label{class_o_p_t3101_1_1registers_a9f6d8fb387fbdb1313cd6342e17fd7c1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 54\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad570d0656637d6f3284a3de33d4a6f33}\label{class_o_p_t3101_1_1registers_ad570d0656637d6f3284a3de33d4a6f33}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 91\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a462c6bb266cdb9cc36554177f6151c3f}\label{class_o_p_t3101_1_1registers_a462c6bb266cdb9cc36554177f6151c3f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 92\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab0a97abdf69f3ae0a0b5720cb62f541f}\label{class_o_p_t3101_1_1registers_ab0a97abdf69f3ae0a0b5720cb62f541f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 91\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a67341013712bd314b9a3366a0e44eb90}\label{class_o_p_t3101_1_1registers_a67341013712bd314b9a3366a0e44eb90}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 91\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4a58b09e744e6b03b116457d005ae826}\label{class_o_p_t3101_1_1registers_a4a58b09e744e6b03b116457d005ae826}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 92\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3077f7cdab46f4b2474567d610139551}\label{class_o_p_t3101_1_1registers_a3077f7cdab46f4b2474567d610139551}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 55\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a20f6c572d3a82036d95d59755de1b38e}\label{class_o_p_t3101_1_1registers_a20f6c572d3a82036d95d59755de1b38e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 93\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7f84efb8fc4a32aa3b42881c0467b2db}\label{class_o_p_t3101_1_1registers_a7f84efb8fc4a32aa3b42881c0467b2db}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 93\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac5de758e638084d01705bd583054e534}\label{class_o_p_t3101_1_1registers_ac5de758e638084d01705bd583054e534}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 92\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab5488b3b70c9ab0de936c2c3db408c25}\label{class_o_p_t3101_1_1registers_ab5488b3b70c9ab0de936c2c3db408c25}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 93\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3ce19350fe264d7d75766a2acc679925}\label{class_o_p_t3101_1_1registers_a3ce19350fe264d7d75766a2acc679925}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 94\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aafdc1b5540b6e0bb2ce2284f0b5206f1}\label{class_o_p_t3101_1_1registers_aafdc1b5540b6e0bb2ce2284f0b5206f1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_main\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 69\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0ce99967b663007766113d06d946b28f}\label{class_o_p_t3101_1_1registers_a0ce99967b663007766113d06d946b28f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_main\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 45\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a602644cf2ed2fbb0cd711f07cc19bf6e}\label{class_o_p_t3101_1_1registers_a602644cf2ed2fbb0cd711f07cc19bf6e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_main\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 49\mbox{[}23\+:16\mbox{]}, 50\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa6168acee7052f09cb874ecd4480b697}\label{class_o_p_t3101_1_1registers_aa6168acee7052f09cb874ecd4480b697}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_main\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 45\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a59dcda2fcbc9a2faa4b62e1c982578c3}\label{class_o_p_t3101_1_1registers_a59dcda2fcbc9a2faa4b62e1c982578c3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_main\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 47\mbox{[}23\+:16\mbox{]}, 48\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a75b5aeda756442dd022a9af3dae14850}\label{class_o_p_t3101_1_1registers_a75b5aeda756442dd022a9af3dae14850}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_main\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 51\mbox{[}23\+:16\mbox{]}, 52\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0798dc0d4aa811871f1c69208b2774ef}\label{class_o_p_t3101_1_1registers_a0798dc0d4aa811871f1c69208b2774ef}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}{temp\_coeff\_main\_square\_hdr0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}



temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0;Register Addresses\+: 183\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a12d86592df5e69945fb4a2571b18f4ec}\label{class_o_p_t3101_1_1registers_a12d86592df5e69945fb4a2571b18f4ec}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}{temp\_coeff\_main\_square\_hdr1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}



temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1;Register Addresses\+: 183\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aa50f56c0dff1f2313613badd2e6fc79c}\label{class_o_p_t3101_1_1registers_aa50f56c0dff1f2313613badd2e6fc79c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 56\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a2dff104599587cc06b51acc7dbf06270}\label{class_o_p_t3101_1_1registers_a2dff104599587cc06b51acc7dbf06270}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 94\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a824c1488c767ae6ddb8b967d61b8c8b3}\label{class_o_p_t3101_1_1registers_a824c1488c767ae6ddb8b967d61b8c8b3}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 95\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4bb62ec5e255c1e55d840526c7708628}\label{class_o_p_t3101_1_1registers_a4bb62ec5e255c1e55d840526c7708628}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 94\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a33bb24e516c2fb48e04788bf256465b5}\label{class_o_p_t3101_1_1registers_a33bb24e516c2fb48e04788bf256465b5}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 95\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a7b269ecdb6950ec969bb44bf9628a0a2}\label{class_o_p_t3101_1_1registers_a7b269ecdb6950ec969bb44bf9628a0a2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 95\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a89fdd9ab86cb15957795111bcf351329}\label{class_o_p_t3101_1_1registers_a89fdd9ab86cb15957795111bcf351329}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 57\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af9e734f02f4167d52f64655999810b36}\label{class_o_p_t3101_1_1registers_af9e734f02f4167d52f64655999810b36}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 96\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a78cc3027c311e7e089ffc80aace9aba7}\label{class_o_p_t3101_1_1registers_a78cc3027c311e7e089ffc80aace9aba7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 97\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a23ed1ca5150b80c321433123e0b518c7}\label{class_o_p_t3101_1_1registers_a23ed1ca5150b80c321433123e0b518c7}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 96\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a96e7e9ccc4101a8a7e5295f6d412e93b}\label{class_o_p_t3101_1_1registers_a96e7e9ccc4101a8a7e5295f6d412e93b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 96\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4bb6fd155228499f01bfe1cdbce10dec}\label{class_o_p_t3101_1_1registers_a4bb6fd155228499f01bfe1cdbce10dec}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 97\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adc72f1720585bde4904a093fa4e7e45a}\label{class_o_p_t3101_1_1registers_adc72f1720585bde4904a093fa4e7e45a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!temp\+\_\+offset@{temp\+\_\+offset}}
\index{temp\+\_\+offset@{temp\+\_\+offset}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{temp\+\_\+offset}{temp\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::temp\+\_\+offset}



temp\+\_\+offset;Register Addresses\+: 110\mbox{[}16\+:8\mbox{]};temperature offset 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abc508beaa4d4a7284b224406c1c97dee}\label{class_o_p_t3101_1_1registers_abc508beaa4d4a7284b224406c1c97dee}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+afe\+\_\+rst\+\_\+end@{tg\+\_\+afe\+\_\+rst\+\_\+end}}
\index{tg\+\_\+afe\+\_\+rst\+\_\+end@{tg\+\_\+afe\+\_\+rst\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+afe\+\_\+rst\+\_\+end}{tg\_afe\_rst\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+afe\+\_\+rst\+\_\+end}



tg\+\_\+afe\+\_\+rst\+\_\+end;Register Addresses\+: 132\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe9a28eaeb59586d08377edb39dde6a8}\label{class_o_p_t3101_1_1registers_abe9a28eaeb59586d08377edb39dde6a8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+afe\+\_\+rst\+\_\+start@{tg\+\_\+afe\+\_\+rst\+\_\+start}}
\index{tg\+\_\+afe\+\_\+rst\+\_\+start@{tg\+\_\+afe\+\_\+rst\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+afe\+\_\+rst\+\_\+start}{tg\_afe\_rst\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+afe\+\_\+rst\+\_\+start}



tg\+\_\+afe\+\_\+rst\+\_\+start;Register Addresses\+: 131\mbox{[}15\+:0\mbox{]};demod\+\_\+reset. Mask is programmed such that it comes every subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a853eb6fac21dd74584680fe828477be8}\label{class_o_p_t3101_1_1registers_a853eb6fac21dd74584680fe828477be8}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+calc\+\_\+end@{tg\+\_\+calc\+\_\+end}}
\index{tg\+\_\+calc\+\_\+end@{tg\+\_\+calc\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+end}{tg\_calc\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+calc\+\_\+end}



tg\+\_\+calc\+\_\+end;Register Addresses\+: 146\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac2457d824429320efe1f38d56ba0a17e}\label{class_o_p_t3101_1_1registers_ac2457d824429320efe1f38d56ba0a17e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+calc\+\_\+mask\+\_\+end@{tg\+\_\+calc\+\_\+mask\+\_\+end}}
\index{tg\+\_\+calc\+\_\+mask\+\_\+end@{tg\+\_\+calc\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+mask\+\_\+end}{tg\_calc\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+calc\+\_\+mask\+\_\+end}



tg\+\_\+calc\+\_\+mask\+\_\+end;Register Addresses\+: 157\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_afff23a0f85b17bf4808705d0231a719f}\label{class_o_p_t3101_1_1registers_afff23a0f85b17bf4808705d0231a719f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+calc\+\_\+mask\+\_\+start@{tg\+\_\+calc\+\_\+mask\+\_\+start}}
\index{tg\+\_\+calc\+\_\+mask\+\_\+start@{tg\+\_\+calc\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+mask\+\_\+start}{tg\_calc\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+calc\+\_\+mask\+\_\+start}



tg\+\_\+calc\+\_\+mask\+\_\+start;Register Addresses\+: 157\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn\+\_\+tg. Only enabled during num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab1ac2d988d3463d49c708505b9d10e38}\label{class_o_p_t3101_1_1registers_ab1ac2d988d3463d49c708505b9d10e38}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+calc\+\_\+start@{tg\+\_\+calc\+\_\+start}}
\index{tg\+\_\+calc\+\_\+start@{tg\+\_\+calc\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+start}{tg\_calc\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+calc\+\_\+start}



tg\+\_\+calc\+\_\+start;Register Addresses\+: 145\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn\+\_\+tg. This signal exists roughly from early\+\_\+fvd start till end of the computation. The mask is programmed such that this only comes in the num\+\_\+avg sub-\/frame. Programmed such that it will work even if the frequency changes in both direction. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a61bb2d508902da5f6189058aaa7a21d5}\label{class_o_p_t3101_1_1registers_a61bb2d508902da5f6189058aaa7a21d5}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+capture\+\_\+end@{tg\+\_\+capture\+\_\+end}}
\index{tg\+\_\+capture\+\_\+end@{tg\+\_\+capture\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+end}{tg\_capture\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+capture\+\_\+end}



tg\+\_\+capture\+\_\+end;Register Addresses\+: 136\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ade793e58a1728490c89346e2ecaf2914}\label{class_o_p_t3101_1_1registers_ade793e58a1728490c89346e2ecaf2914}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+capture\+\_\+mask\+\_\+end@{tg\+\_\+capture\+\_\+mask\+\_\+end}}
\index{tg\+\_\+capture\+\_\+mask\+\_\+end@{tg\+\_\+capture\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+mask\+\_\+end}{tg\_capture\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+capture\+\_\+mask\+\_\+end}



tg\+\_\+capture\+\_\+mask\+\_\+end;Register Addresses\+: 152\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a943365fa49060742fa49602a1700821c}\label{class_o_p_t3101_1_1registers_a943365fa49060742fa49602a1700821c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+capture\+\_\+mask\+\_\+start@{tg\+\_\+capture\+\_\+mask\+\_\+start}}
\index{tg\+\_\+capture\+\_\+mask\+\_\+start@{tg\+\_\+capture\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+mask\+\_\+start}{tg\_capture\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+capture\+\_\+mask\+\_\+start}



tg\+\_\+capture\+\_\+mask\+\_\+start;Register Addresses\+: 152\mbox{[}11\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. By default comes only in the num\+\_\+avg subchannel. This mask is configurable by user only if dis\+\_\+tg\+\_\+aconf = \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a54a3244c947bb01cc57e706cd81ec0e2}\label{class_o_p_t3101_1_1registers_a54a3244c947bb01cc57e706cd81ec0e2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+capture\+\_\+start@{tg\+\_\+capture\+\_\+start}}
\index{tg\+\_\+capture\+\_\+start@{tg\+\_\+capture\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+start}{tg\_capture\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+capture\+\_\+start}



tg\+\_\+capture\+\_\+start;Register Addresses\+: 135\mbox{[}15\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a97c8582f0bd644163e48032cf137ffc2}\label{class_o_p_t3101_1_1registers_a97c8582f0bd644163e48032cf137ffc2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+dynpdn\+\_\+end@{tg\+\_\+dynpdn\+\_\+end}}
\index{tg\+\_\+dynpdn\+\_\+end@{tg\+\_\+dynpdn\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+end}{tg\_dynpdn\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+dynpdn\+\_\+end}



tg\+\_\+dynpdn\+\_\+end;Register Addresses\+: 148\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a4e0bc00c21546c38705ff42eba70230f}\label{class_o_p_t3101_1_1registers_a4e0bc00c21546c38705ff42eba70230f}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+dynpdn\+\_\+mask\+\_\+end@{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}}
\index{tg\+\_\+dynpdn\+\_\+mask\+\_\+end@{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}{tg\_dynpdn\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+dynpdn\+\_\+mask\+\_\+end}



tg\+\_\+dynpdn\+\_\+mask\+\_\+end;Register Addresses\+: 158\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a56cd0f8b97af20f554e11b34982aba81}\label{class_o_p_t3101_1_1registers_a56cd0f8b97af20f554e11b34982aba81}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+dynpdn\+\_\+mask\+\_\+start@{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}}
\index{tg\+\_\+dynpdn\+\_\+mask\+\_\+start@{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}{tg\_dynpdn\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+dynpdn\+\_\+mask\+\_\+start}



tg\+\_\+dynpdn\+\_\+mask\+\_\+start;Register Addresses\+: 158\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. Enabled till num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8e552798736ae98ba96bc672fc5f46d4}\label{class_o_p_t3101_1_1registers_a8e552798736ae98ba96bc672fc5f46d4}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+dynpdn\+\_\+start@{tg\+\_\+dynpdn\+\_\+start}}
\index{tg\+\_\+dynpdn\+\_\+start@{tg\+\_\+dynpdn\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+start}{tg\_dynpdn\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+dynpdn\+\_\+start}



tg\+\_\+dynpdn\+\_\+start;Register Addresses\+: 147\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a89a7d424e929b98a2ebde2007943a84b}\label{class_o_p_t3101_1_1registers_a89a7d424e929b98a2ebde2007943a84b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+en@{tg\+\_\+en}}
\index{tg\+\_\+en@{tg\+\_\+en}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+en}{tg\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+en}



tg\+\_\+en;Register Addresses\+: 128\mbox{[}0\+:0\mbox{]};gates the tg\+\_\+clk with this bit. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a70082ca9b2affbe66ae355c3f66df5cb}\label{class_o_p_t3101_1_1registers_a70082ca9b2affbe66ae355c3f66df5cb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+illumen\+\_\+end@{tg\+\_\+illumen\+\_\+end}}
\index{tg\+\_\+illumen\+\_\+end@{tg\+\_\+illumen\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+end}{tg\_illumen\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+illumen\+\_\+end}



tg\+\_\+illumen\+\_\+end;Register Addresses\+: 144\mbox{[}15\+:0\mbox{]};Ending after the 8192+ 250 samples apx. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_af45af1b39e7f8d73bece88e66f68de06}\label{class_o_p_t3101_1_1registers_af45af1b39e7f8d73bece88e66f68de06}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+illumen\+\_\+mask\+\_\+end@{tg\+\_\+illumen\+\_\+mask\+\_\+end}}
\index{tg\+\_\+illumen\+\_\+mask\+\_\+end@{tg\+\_\+illumen\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+mask\+\_\+end}{tg\_illumen\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+illumen\+\_\+mask\+\_\+end}



tg\+\_\+illumen\+\_\+mask\+\_\+end;Register Addresses\+: 156\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5cf64985550cfe24cc722d40ab011be5}\label{class_o_p_t3101_1_1registers_a5cf64985550cfe24cc722d40ab011be5}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+illumen\+\_\+mask\+\_\+start@{tg\+\_\+illumen\+\_\+mask\+\_\+start}}
\index{tg\+\_\+illumen\+\_\+mask\+\_\+start@{tg\+\_\+illumen\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+mask\+\_\+start}{tg\_illumen\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+illumen\+\_\+mask\+\_\+start}



tg\+\_\+illumen\+\_\+mask\+\_\+start;Register Addresses\+: 156\mbox{[}11\+:0\mbox{]};spare2\+\_\+mask. By default the mask is programmed till num\+\_\+avg\+\_\+iq only. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adf94f254c8aa46637771a1b01949d680}\label{class_o_p_t3101_1_1registers_adf94f254c8aa46637771a1b01949d680}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+illumen\+\_\+start@{tg\+\_\+illumen\+\_\+start}}
\index{tg\+\_\+illumen\+\_\+start@{tg\+\_\+illumen\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+start}{tg\_illumen\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+illumen\+\_\+start}



tg\+\_\+illumen\+\_\+start;Register Addresses\+: 143\mbox{[}15\+:0\mbox{]};spare2\+\_\+tg. This is used for illum\+\_\+en. Enabled throughout a subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_afde33d8e7e972a532373fabf602af1e2}\label{class_o_p_t3101_1_1registers_afde33d8e7e972a532373fabf602af1e2}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+ovl\+\_\+window\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+end}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+end}{tg\_ovl\_window\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+ovl\+\_\+window\+\_\+end}



tg\+\_\+ovl\+\_\+window\+\_\+end;Register Addresses\+: 138\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aec4f1ad9cea554d2ab16e0808ac25b49}\label{class_o_p_t3101_1_1registers_aec4f1ad9cea554d2ab16e0808ac25b49}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}{tg\_ovl\_window\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}



tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end;Register Addresses\+: 153\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a990dca0856bffa9f6b8050a0630583bc}\label{class_o_p_t3101_1_1registers_a990dca0856bffa9f6b8050a0630583bc}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}{tg\_ovl\_window\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}



tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start;Register Addresses\+: 153\mbox{[}11\+:0\mbox{]};ovl\+\_\+sample. This exits till num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0bb0bde768833ea431ed687d71f7b7cf}\label{class_o_p_t3101_1_1registers_a0bb0bde768833ea431ed687d71f7b7cf}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+ovl\+\_\+window\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+start}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+start}{tg\_ovl\_window\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+ovl\+\_\+window\+\_\+start}



tg\+\_\+ovl\+\_\+window\+\_\+start;Register Addresses\+: 137\mbox{[}15\+:0\mbox{]};ovl\+\_\+sample. During this time period only ovl is sampled. This exists for only for subframes till the num\+\_\+avg. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5d64a1d13384ed3b40bab6024a15bb75}\label{class_o_p_t3101_1_1registers_a5d64a1d13384ed3b40bab6024a15bb75}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+seq\+\_\+int\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+end}}
\index{tg\+\_\+seq\+\_\+int\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+end}{tg\_seq\_int\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+seq\+\_\+int\+\_\+end}



tg\+\_\+seq\+\_\+int\+\_\+end;Register Addresses\+: 134\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a362b1ed95fa8607822bec7117134619c}\label{class_o_p_t3101_1_1registers_a362b1ed95fa8607822bec7117134619c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}}
\index{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}{tg\_seq\_int\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}



tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end;Register Addresses\+: 151\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6a07f581e0aea372246d40ab03ef4b5d}\label{class_o_p_t3101_1_1registers_a6a07f581e0aea372246d40ab03ef4b5d}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}}
\index{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}{tg\_seq\_int\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}



tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start;Register Addresses\+: 151\mbox{[}11\+:0\mbox{]};interrupt. Comes only in first (num\+:0) subframe. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0a60b0f7f4db214f884dd21be76e47d1}\label{class_o_p_t3101_1_1registers_a0a60b0f7f4db214f884dd21be76e47d1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tg\+\_\+seq\+\_\+int\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+start}}
\index{tg\+\_\+seq\+\_\+int\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+start}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+start}{tg\_seq\_int\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tg\+\_\+seq\+\_\+int\+\_\+start}



tg\+\_\+seq\+\_\+int\+\_\+start;Register Addresses\+: 133\mbox{[}15\+:0\mbox{]};interrupt. Only happens in first subframe due to the mask programming 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8a097a41ecdf2b98226c4a3a92121c12}\label{class_o_p_t3101_1_1registers_a8a097a41ecdf2b98226c4a3a92121c12}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum@{tillum}}
\index{tillum@{tillum}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum}{tillum}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum}



tillum;Register Addresses\+: 4\mbox{[}19\+:8\mbox{]};The value of illum-\/temperature register. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab99a33d2813594b5b1351e92ea43df6a}\label{class_o_p_t3101_1_1registers_ab99a33d2813594b5b1351e92ea43df6a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}{tillum\_calib\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}23\+:12\mbox{]};calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aaa41e9820a7a006305ef538a8e3ac657}\label{class_o_p_t3101_1_1registers_aaa41e9820a7a006305ef538a8e3ac657}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}{tillum\_calib\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aef1c6804438384ec503ad3e8d688424a}\label{class_o_p_t3101_1_1registers_aef1c6804438384ec503ad3e8d688424a}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}{tillum\_calib\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a0dafe331584ae9d58e692f33e5b7350b}\label{class_o_p_t3101_1_1registers_a0dafe331584ae9d58e692f33e5b7350b}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}{tillum\_calib\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe0e3301fc50b5584dbf6c420114f274}\label{class_o_p_t3101_1_1registers_abe0e3301fc50b5584dbf6c420114f274}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}{tillum\_calib\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 67\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a52d7fbbebd3883af090f932aef0987cc}\label{class_o_p_t3101_1_1registers_a52d7fbbebd3883af090f932aef0987cc}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}{tillum\_calib\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 70\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a13fb1e740a9537844a283a66981406ad}\label{class_o_p_t3101_1_1registers_a13fb1e740a9537844a283a66981406ad}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tillum\+\_\+unsigned@{tillum\+\_\+unsigned}}
\index{tillum\+\_\+unsigned@{tillum\+\_\+unsigned}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+unsigned}{tillum\_unsigned}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tillum\+\_\+unsigned}



tillum\+\_\+unsigned;Register Addresses\+: 4\mbox{[}23\+:23\mbox{]};This bit is set \textquotesingle{}1\textquotesingle{} when temperature given by tmain/tillum sensor is in unsigned format. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a5d168998fa7b8866919cc41cafde1356}\label{class_o_p_t3101_1_1registers_a5d168998fa7b8866919cc41cafde1356}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tm\+\_\+vrefm\+\_\+diode@{tm\+\_\+vrefm\+\_\+diode}}
\index{tm\+\_\+vrefm\+\_\+diode@{tm\+\_\+vrefm\+\_\+diode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tm\+\_\+vrefm\+\_\+diode}{tm\_vrefm\_diode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tm\+\_\+vrefm\+\_\+diode}



tm\+\_\+vrefm\+\_\+diode;Register Addresses\+: 109\mbox{[}5\+:3\mbox{]};To program the bias voltage I\+NM 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_abe55d5504aa2cdceab7586e85926d607}\label{class_o_p_t3101_1_1registers_abe55d5504aa2cdceab7586e85926d607}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tm\+\_\+vrefp\+\_\+diode@{tm\+\_\+vrefp\+\_\+diode}}
\index{tm\+\_\+vrefp\+\_\+diode@{tm\+\_\+vrefp\+\_\+diode}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tm\+\_\+vrefp\+\_\+diode}{tm\_vrefp\_diode}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tm\+\_\+vrefp\+\_\+diode}



tm\+\_\+vrefp\+\_\+diode;Register Addresses\+: 109\mbox{[}2\+:0\mbox{]};To program the bias voltage I\+NP 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3dfd8d81d4cb04d274007deb7c6122fc}\label{class_o_p_t3101_1_1registers_a3dfd8d81d4cb04d274007deb7c6122fc}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain@{tmain}}
\index{tmain@{tmain}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain}{tmain}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain}



tmain;Register Addresses\+: 10\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8fae5df61376ad2ea79bb9b35ff75bed}\label{class_o_p_t3101_1_1registers_a8fae5df61376ad2ea79bb9b35ff75bed}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}{tmain\_calib\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}11\+:0\mbox{]};calibrated temperature for main temp sensor.\+Default is 2048 because internally it is treated as offset binary 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a68724aced807ba68873f5a6375bb611e}\label{class_o_p_t3101_1_1registers_a68724aced807ba68873f5a6375bb611e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}{tmain\_calib\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a3ba1ce14ec5570b329925e06b7c96438}\label{class_o_p_t3101_1_1registers_a3ba1ce14ec5570b329925e06b7c96438}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}{tmain\_calib\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8014e98d54c2e1a92a2535da74900b37}\label{class_o_p_t3101_1_1registers_a8014e98d54c2e1a92a2535da74900b37}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}{tmain\_calib\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a167239301374a042530aecc8a88bc795}\label{class_o_p_t3101_1_1registers_a167239301374a042530aecc8a88bc795}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}{tmain\_calib\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 65\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a755672a04b425f526e780aca79a01183}\label{class_o_p_t3101_1_1registers_a755672a04b425f526e780aca79a01183}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}{tmain\_calib\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 69\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a514790a474a760e4f219616fb9e9d31e}\label{class_o_p_t3101_1_1registers_a514790a474a760e4f219616fb9e9d31e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tsens\+\_\+slave0@{tsens\+\_\+slave0}}
\index{tsens\+\_\+slave0@{tsens\+\_\+slave0}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave0}{tsens\_slave0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tsens\+\_\+slave0}



tsens\+\_\+slave0;Register Addresses\+: 2\mbox{[}6\+:0\mbox{]};slave address of the led0 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a94012adba7928a2dd4f764efcf8ad177}\label{class_o_p_t3101_1_1registers_a94012adba7928a2dd4f764efcf8ad177}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tsens\+\_\+slave1@{tsens\+\_\+slave1}}
\index{tsens\+\_\+slave1@{tsens\+\_\+slave1}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave1}{tsens\_slave1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tsens\+\_\+slave1}



tsens\+\_\+slave1;Register Addresses\+: 2\mbox{[}13\+:7\mbox{]};slave address of the led1 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ab50ce258e2b0c94a27d84ee66f69d683}\label{class_o_p_t3101_1_1registers_ab50ce258e2b0c94a27d84ee66f69d683}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tsens\+\_\+slave2@{tsens\+\_\+slave2}}
\index{tsens\+\_\+slave2@{tsens\+\_\+slave2}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave2}{tsens\_slave2}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tsens\+\_\+slave2}



tsens\+\_\+slave2;Register Addresses\+: 2\mbox{[}20\+:14\mbox{]};slave address of the led2 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a8621153128a560a191346df43fa28c3c}\label{class_o_p_t3101_1_1registers_a8621153128a560a191346df43fa28c3c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX0\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}5\+:4\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_aacb755066f8b0cf7969d733c61b1cb68}\label{class_o_p_t3101_1_1registers_aacb755066f8b0cf7969d733c61b1cb68}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX1\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}1\+:0\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_adf50de39484054133ba31e7bfdfe88df}\label{class_o_p_t3101_1_1registers_adf50de39484054133ba31e7bfdfe88df}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX2\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::\+T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}3\+:2\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a53518f25f00a5926fda5f0d37ad82fcb}\label{class_o_p_t3101_1_1registers_a53518f25f00a5926fda5f0d37ad82fcb}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tx\+\_\+channel@{tx\+\_\+channel}}
\index{tx\+\_\+channel@{tx\+\_\+channel}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tx\+\_\+channel}{tx\_channel}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tx\+\_\+channel}



tx\+\_\+channel;Register Addresses\+: 8\mbox{[}19\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a6cd0b1e1ec6febc0e4ec775e4c639d4c}\label{class_o_p_t3101_1_1registers_a6cd0b1e1ec6febc0e4ec775e4c639d4c}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!tx\+\_\+seq\+\_\+reg@{tx\+\_\+seq\+\_\+reg}}
\index{tx\+\_\+seq\+\_\+reg@{tx\+\_\+seq\+\_\+reg}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{tx\+\_\+seq\+\_\+reg}{tx\_seq\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::tx\+\_\+seq\+\_\+reg}



tx\+\_\+seq\+\_\+reg;Register Addresses\+: 42\mbox{[}14\+:3\mbox{]};Stores the sequence of led switching in this register.;2-\/1-\/0-\/2-\/1-\/0. The sequence will come as 0-\/1-\/2-\/0-\/1-\/2 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a08f87e1e66f332f99a6410f1c3ddd845}\label{class_o_p_t3101_1_1registers_a08f87e1e66f332f99a6410f1c3ddd845}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!unmask\+\_\+illumen\+\_\+intxtalk@{unmask\+\_\+illumen\+\_\+intxtalk}}
\index{unmask\+\_\+illumen\+\_\+intxtalk@{unmask\+\_\+illumen\+\_\+intxtalk}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{unmask\+\_\+illumen\+\_\+intxtalk}{unmask\_illumen\_intxtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::unmask\+\_\+illumen\+\_\+intxtalk}



unmask\+\_\+illumen\+\_\+intxtalk;Register Addresses\+: 113\mbox{[}17\+:17\mbox{]};Mask internal crosstalk signal gating illum\+\_\+en. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a9096cc1e59abbb9f3c021e1a9f48e254}\label{class_o_p_t3101_1_1registers_a9096cc1e59abbb9f3c021e1a9f48e254}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!use\+\_\+xtalk\+\_\+filt\+\_\+illum@{use\+\_\+xtalk\+\_\+filt\+\_\+illum}}
\index{use\+\_\+xtalk\+\_\+filt\+\_\+illum@{use\+\_\+xtalk\+\_\+filt\+\_\+illum}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+filt\+\_\+illum}{use\_xtalk\_filt\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::use\+\_\+xtalk\+\_\+filt\+\_\+illum}



use\+\_\+xtalk\+\_\+filt\+\_\+illum;Register Addresses\+: 46\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a202e9df2cea455c7912307966fcc55ec}\label{class_o_p_t3101_1_1registers_a202e9df2cea455c7912307966fcc55ec}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!use\+\_\+xtalk\+\_\+filt\+\_\+int@{use\+\_\+xtalk\+\_\+filt\+\_\+int}}
\index{use\+\_\+xtalk\+\_\+filt\+\_\+int@{use\+\_\+xtalk\+\_\+filt\+\_\+int}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+filt\+\_\+int}{use\_xtalk\_filt\_int}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::use\+\_\+xtalk\+\_\+filt\+\_\+int}



use\+\_\+xtalk\+\_\+filt\+\_\+int;Register Addresses\+: 46\mbox{[}5\+:5\mbox{]};Whehter to use filter or direct sampling for intrinsic crosstalk. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ac7e814f9c862979bd9134cbe3cd740d1}\label{class_o_p_t3101_1_1registers_ac7e814f9c862979bd9134cbe3cd740d1}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!use\+\_\+xtalk\+\_\+reg\+\_\+illum@{use\+\_\+xtalk\+\_\+reg\+\_\+illum}}
\index{use\+\_\+xtalk\+\_\+reg\+\_\+illum@{use\+\_\+xtalk\+\_\+reg\+\_\+illum}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+reg\+\_\+illum}{use\_xtalk\_reg\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::use\+\_\+xtalk\+\_\+reg\+\_\+illum}



use\+\_\+xtalk\+\_\+reg\+\_\+illum;Register Addresses\+: 46\mbox{[}8\+:8\mbox{]};For optical default is to use the register values. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_ad52eabf99587324f45d95c70ed4b2b2e}\label{class_o_p_t3101_1_1registers_ad52eabf99587324f45d95c70ed4b2b2e}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!use\+\_\+xtalk\+\_\+reg\+\_\+int@{use\+\_\+xtalk\+\_\+reg\+\_\+int}}
\index{use\+\_\+xtalk\+\_\+reg\+\_\+int@{use\+\_\+xtalk\+\_\+reg\+\_\+int}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+reg\+\_\+int}{use\_xtalk\_reg\_int}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::use\+\_\+xtalk\+\_\+reg\+\_\+int}



use\+\_\+xtalk\+\_\+reg\+\_\+int;Register Addresses\+: 46\mbox{[}6\+:6\mbox{]};Whether to use register or filter/sample for intrinsic. 

\mbox{\Hypertarget{class_o_p_t3101_1_1registers_a83b64e27fde47db7e3553055be4a2328}\label{class_o_p_t3101_1_1registers_a83b64e27fde47db7e3553055be4a2328}} 
\index{O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}!xtalk\+\_\+filt\+\_\+time\+\_\+const@{xtalk\+\_\+filt\+\_\+time\+\_\+const}}
\index{xtalk\+\_\+filt\+\_\+time\+\_\+const@{xtalk\+\_\+filt\+\_\+time\+\_\+const}!O\+P\+T3101\+::registers@{O\+P\+T3101\+::registers}}
\subsubsection{\texorpdfstring{xtalk\+\_\+filt\+\_\+time\+\_\+const}{xtalk\_filt\_time\_const}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_o_p_t3101_1_1device_register}{O\+P\+T3101\+::device\+Register}} O\+P\+T3101\+::registers\+::xtalk\+\_\+filt\+\_\+time\+\_\+const}



xtalk\+\_\+filt\+\_\+time\+\_\+const;Register Addresses\+: 46\mbox{[}23\+:20\mbox{]};Time constant during crosstalk filtering. Higher the time constant slower the filtering is. 



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/folders/d/scripts/cpp/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\mbox{\hyperlink{_o_p_t3101_register_definition_8h}{O\+P\+T3101\+Register\+Definition.\+h}}\item 
C\+:/folders/d/scripts/cpp/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\mbox{\hyperlink{_o_p_t3101device___register_map_8cpp}{O\+P\+T3101device\+\_\+\+Register\+Map.\+cpp}}\end{DoxyCompactItemize}
