INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 15:14:56 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 oehb10/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux10/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.859ns (23.527%)  route 2.792ns (76.473%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=736, unset)          1.284     1.284    oehb10/clk
    SLICE_X10Y106        FDCE                                         r  oehb10/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_fdce_C_Q)         0.259     1.543 r  oehb10/data_reg_reg[3]/Q
                         net (fo=4, routed)           0.339     1.882    oehb10/Q[3]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.043     1.925 r  oehb10/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.925    cmpi4/S[1]
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.181 f  cmpi4/dataOutArray[0]0_carry/CO[3]
                         net (fo=18, routed)          0.668     2.849    control_merge7/oehb1/CO[0]
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.043     2.892 r  control_merge7/oehb1/reg_value_i_2__18/O
                         net (fo=12, routed)          0.354     3.246    control_merge7/oehb1/full_reg_reg_5
    SLICE_X8Y108         LUT6 (Prop_lut6_I2_O)        0.043     3.289 r  control_merge7/oehb1/reg_value_i_7__1/O
                         net (fo=1, routed)           0.188     3.477    fork17/generateBlocks[0].regblock/reg_value_reg_4
    SLICE_X8Y107         LUT6 (Prop_lut6_I4_O)        0.043     3.520 r  fork17/generateBlocks[0].regblock/reg_value_i_2__8/O
                         net (fo=5, routed)           0.464     3.984    fork16/generateBlocks[1].regblock/reg_value_reg_4
    SLICE_X10Y110        LUT6 (Prop_lut6_I4_O)        0.043     4.027 f  fork16/generateBlocks[1].regblock/full_reg_i_8/O
                         net (fo=1, routed)           0.109     4.137    tehb7/full_reg_i_4
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.043     4.180 f  tehb7/full_reg_i_7/O
                         net (fo=1, routed)           0.260     4.440    oehb8/full_reg_reg_1
    SLICE_X11Y111        LUT6 (Prop_lut6_I1_O)        0.043     4.483 r  oehb8/full_reg_i_4/O
                         net (fo=6, routed)           0.217     4.699    control_merge7/oehb1/data_reg_reg[0]_2
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.043     4.742 r  control_merge7/oehb1/data_reg[5]_i_1/O
                         net (fo=6, routed)           0.193     4.935    mux10/tehb1/data_reg_reg[0]_1[0]
    SLICE_X8Y110         FDCE                                         r  mux10/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=736, unset)          1.151     5.151    mux10/tehb1/clk
    SLICE_X8Y110         FDCE                                         r  mux10/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X8Y110         FDCE (Setup_fdce_C_CE)      -0.178     5.023    mux10/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.087    




