0.6
2018.2
Jun 14 2018
20:41:02
C:/AAA DSD LABS/Lab5/Lab5_tb.sv,1709581018,systemVerilog,,,,segment_tb,,,,,,,,
C:/AAA DSD LABS/Lab5/segment.sv,1709581018,systemVerilog,,C:/AAA DSD LABS/Lab5/Lab5_tb.sv,,segment,,,,,,,,
C:/AAA DSD LABS/Lab5_simulation/Lab5_simulation.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
