
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014c00  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020d4  08014de0  08014de0  00015de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016eb4  08016eb4  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016eb4  08016eb4  00017eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016ebc  08016ebc  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016ebc  08016ebc  00017ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016ec0  08016ec0  00017ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016ec4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  0801722c  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  0801722c  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a5b9  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c38  00000000  00000000  00042951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020c0  00000000  00000000  00049590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018c6  00000000  00000000  0004b650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ccda  00000000  00000000  0004cf16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00032287  00000000  00000000  00079bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddf9b  00000000  00000000  000abe77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189e12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096b4  00000000  00000000  00189e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0019350c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014dc8 	.word	0x08014dc8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08014dc8 	.word	0x08014dc8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb8c 	bl	8002678 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fc30 	bl	80027cc <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fcb2 	bl	80028dc <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fd64 	bl	8002a4c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fe31 	bl	8002bfc <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fe26 	bl	8002bfc <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fb59 	bl	80026b8 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fc84 	bl	800291c <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fe2d 	bl	8002c7c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fe26 	bl	8002c7c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f992 	bl	80014ec <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 fc6b 	bl	8012c2a <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 fc78 	bl	8012c5e <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd9b 	bl	8001f02 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fd7d 	bl	8001f02 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 fc73 	bl	8012d5e <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fba4 	bl	8004bd0 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fd2f 	bl	8001f02 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fc1a 	bl	8002cfc <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_load_rules>:

bool automation_load_rules(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014f2:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001500:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001504:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001508:	2202      	movs	r2, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fd11 	bl	8001f32 <EEPROM_LoadBlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <automation_load_rules+0x34>
		return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e0cd      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 8001520:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001524:	2b20      	cmp	r3, #32
 8001526:	d901      	bls.n	800152c <automation_load_rules+0x40>
		return false;
 8001528:	2300      	movs	r3, #0
 800152a:	e0c7      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 800152c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001530:	3302      	adds	r3, #2
 8001532:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001536:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153a:	2b00      	cmp	r3, #0
 800153c:	d12d      	bne.n	800159a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800153e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001542:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800154a:	1cb9      	adds	r1, r7, #2
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	2202      	movs	r2, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fced 	bl	8001f32 <EEPROM_LoadBlock>
 8001558:	4603      	mov	r3, r0
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <automation_load_rules+0x7c>
			return false;
 8001564:	2300      	movs	r3, #0
 8001566:	e0a9      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001568:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fb2e 	bl	8004bd0 <modbus_crc16>
 8001574:	4603      	mov	r3, r0
 8001576:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 800157a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800157e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <automation_load_rules+0xa4>
			return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e095      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <automation_load_rules+0x1dc>)
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
		return true;
 8001596:	2301      	movs	r3, #1
 8001598:	e090      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800159a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800159e:	461a      	mov	r2, r3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	441a      	add	r2, r3
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015b0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fcbc 	bl	8001f32 <EEPROM_LoadBlock>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <automation_load_rules+0xde>
		return false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e078      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 80015ca:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ce:	461a      	mov	r2, r3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	441a      	add	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	4413      	add	r3, r2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ea:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015f2:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015f6:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015fa:	2202      	movs	r2, #2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc98 	bl	8001f32 <EEPROM_LoadBlock>
 8001602:	4603      	mov	r3, r0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <automation_load_rules+0x126>
		return false;
 800160e:	2300      	movs	r3, #0
 8001610:	e054      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001612:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001616:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800161a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800161e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	3302      	adds	r3, #2
 8001624:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001628:	4611      	mov	r1, r2
 800162a:	2216      	movs	r2, #22
 800162c:	fb01 f202 	mul.w	r2, r1, r2
 8001630:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001634:	4618      	mov	r0, r3
 8001636:	f011 fb92 	bl	8012d5e <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800163a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800163e:	461a      	mov	r2, r3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	441a      	add	r2, r3
 8001644:	0052      	lsls	r2, r2, #1
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	3302      	adds	r3, #2
 800164e:	b29a      	uxth	r2, r3
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f003 fabb 	bl	8004bd0 <modbus_crc16>
 800165a:	4603      	mov	r3, r0
 800165c:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 8001660:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001664:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <automation_load_rules+0x18a>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e022      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 8001676:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800167a:	3302      	adds	r3, #2
 800167c:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	2316      	movs	r3, #22
 8001688:	fb03 f202 	mul.w	r2, r3, r2
 800168c:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001690:	4619      	mov	r1, r3
 8001692:	480e      	ldr	r0, [pc, #56]	@ (80016cc <automation_load_rules+0x1e0>)
 8001694:	f011 fb63 	bl	8012d5e <memcpy>
	rule_count = saved_count;
 8001698:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <automation_load_rules+0x1dc>)
 800169e:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016a0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 fbc7 	bl	8002e38 <io_virtual_load>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <automation_load_rules+0x1ce>
		return false;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	return true;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000644 	.word	0x20000644
 80016cc:	20000384 	.word	0x20000384

080016d0 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80016d4:	f000 fd7c 	bl	80021d0 <ssd1306_Init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <display_Boot>:

void display_Boot(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fdde 	bl	80022a4 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016e8:	2114      	movs	r1, #20
 80016ea:	200a      	movs	r0, #10
 80016ec:	f000 ff26 	bl	800253c <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <display_Boot+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <display_Boot+0x48>)
 80016fa:	f000 fef9 	bl	80024f0 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016fe:	212d      	movs	r1, #45	@ 0x2d
 8001700:	2019      	movs	r0, #25
 8001702:	f000 ff1b 	bl	800253c <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <display_Boot+0x4c>)
 8001708:	2201      	movs	r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800170e:	4807      	ldr	r0, [pc, #28]	@ (800172c <display_Boot+0x50>)
 8001710:	f000 feee 	bl	80024f0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001714:	f000 fdde 	bl	80022d4 <ssd1306_UpdateScreen>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	08016af0 	.word	0x08016af0
 8001724:	08014de0 	.word	0x08014de0
 8001728:	08016ae4 	.word	0x08016ae4
 800172c:	08014dec 	.word	0x08014dec

08001730 <display_StatusPage>:

void display_StatusPage(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001736:	4bbf      	ldr	r3, [pc, #764]	@ (8001a34 <display_StatusPage+0x304>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b06      	cmp	r3, #6
 800173c:	f200 82e4 	bhi.w	8001d08 <display_StatusPage+0x5d8>
 8001740:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <display_StatusPage+0x18>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001765 	.word	0x08001765
 800174c:	08001849 	.word	0x08001849
 8001750:	0800193f 	.word	0x0800193f
 8001754:	08001a79 	.word	0x08001a79
 8001758:	08001af3 	.word	0x08001af3
 800175c:	08001bc9 	.word	0x08001bc9
 8001760:	08001c83 	.word	0x08001c83
		case 0:
			ssd1306_Fill(Black);
 8001764:	2000      	movs	r0, #0
 8001766:	f000 fd9d 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800176a:	2100      	movs	r1, #0
 800176c:	2019      	movs	r0, #25
 800176e:	f000 fee5 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001772:	4bb1      	ldr	r3, [pc, #708]	@ (8001a38 <display_StatusPage+0x308>)
 8001774:	2201      	movs	r2, #1
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	cb0e      	ldmia	r3, {r1, r2, r3}
 800177a:	48b0      	ldr	r0, [pc, #704]	@ (8001a3c <display_StatusPage+0x30c>)
 800177c:	f000 feb8 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001780:	2119      	movs	r1, #25
 8001782:	2002      	movs	r0, #2
 8001784:	f000 feda 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001788:	f003 fab6 	bl	8004cf8 <modbusGetSlaveAddress>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	49aa      	ldr	r1, [pc, #680]	@ (8001a40 <display_StatusPage+0x310>)
 8001796:	4618      	mov	r0, r3
 8001798:	f011 f9e2 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800179c:	4ba9      	ldr	r3, [pc, #676]	@ (8001a44 <display_StatusPage+0x314>)
 800179e:	f107 000c 	add.w	r0, r7, #12
 80017a2:	2201      	movs	r2, #1
 80017a4:	9200      	str	r2, [sp, #0]
 80017a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a8:	f000 fea2 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017ac:	2128      	movs	r1, #40	@ 0x28
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 fec4 	bl	800253c <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017b4:	f000 fc9e 	bl	80020f4 <INA226_ReadBusVoltage>
 80017b8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	dd0a      	ble.n	80017e4 <display_StatusPage+0xb4>
 80017ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017d0:	f7fe fee2 	bl	8000598 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	f107 000c 	add.w	r0, r7, #12
 80017dc:	499a      	ldr	r1, [pc, #616]	@ (8001a48 <display_StatusPage+0x318>)
 80017de:	f011 f9bf 	bl	8012b60 <siprintf>
 80017e2:	e009      	b.n	80017f8 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80017e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017e6:	f7fe fed7 	bl	8000598 <__aeabi_f2d>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	f107 000c 	add.w	r0, r7, #12
 80017f2:	4996      	ldr	r1, [pc, #600]	@ (8001a4c <display_StatusPage+0x31c>)
 80017f4:	f011 f9b4 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4b92      	ldr	r3, [pc, #584]	@ (8001a44 <display_StatusPage+0x314>)
 80017fa:	f107 000c 	add.w	r0, r7, #12
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f000 fe74 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001808:	2137      	movs	r1, #55	@ 0x37
 800180a:	2002      	movs	r0, #2
 800180c:	f000 fe96 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001810:	f000 fc90 	bl	8002134 <INA226_ReadCurrent>
 8001814:	eef0 7a40 	vmov.f32	s15, s0
 8001818:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a50 <display_StatusPage+0x320>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	ee17 0a90 	vmov	r0, s15
 8001824:	f7fe feb8 	bl	8000598 <__aeabi_f2d>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	f107 000c 	add.w	r0, r7, #12
 8001830:	4988      	ldr	r1, [pc, #544]	@ (8001a54 <display_StatusPage+0x324>)
 8001832:	f011 f995 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001836:	4b83      	ldr	r3, [pc, #524]	@ (8001a44 <display_StatusPage+0x314>)
 8001838:	f107 000c 	add.w	r0, r7, #12
 800183c:	2201      	movs	r2, #1
 800183e:	9200      	str	r2, [sp, #0]
 8001840:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001842:	f000 fe55 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001846:	e25f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 8001848:	2000      	movs	r0, #0
 800184a:	f000 fd2b 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800184e:	2100      	movs	r1, #0
 8001850:	201e      	movs	r0, #30
 8001852:	f000 fe73 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001856:	4b78      	ldr	r3, [pc, #480]	@ (8001a38 <display_StatusPage+0x308>)
 8001858:	2201      	movs	r2, #1
 800185a:	9200      	str	r2, [sp, #0]
 800185c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185e:	487e      	ldr	r0, [pc, #504]	@ (8001a58 <display_StatusPage+0x328>)
 8001860:	f000 fe46 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001864:	2119      	movs	r1, #25
 8001866:	2002      	movs	r0, #2
 8001868:	f000 fe68 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800186c:	2000      	movs	r0, #0
 800186e:	f000 ff03 	bl	8002678 <io_coil_read>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <display_StatusPage+0x14c>
 8001878:	4a78      	ldr	r2, [pc, #480]	@ (8001a5c <display_StatusPage+0x32c>)
 800187a:	e000      	b.n	800187e <display_StatusPage+0x14e>
 800187c:	4a78      	ldr	r2, [pc, #480]	@ (8001a60 <display_StatusPage+0x330>)
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	4978      	ldr	r1, [pc, #480]	@ (8001a64 <display_StatusPage+0x334>)
 8001884:	4618      	mov	r0, r3
 8001886:	f011 f96b 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800188a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a44 <display_StatusPage+0x314>)
 800188c:	f107 000c 	add.w	r0, r7, #12
 8001890:	2201      	movs	r2, #1
 8001892:	9200      	str	r2, [sp, #0]
 8001894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001896:	f000 fe2b 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800189a:	2128      	movs	r1, #40	@ 0x28
 800189c:	2002      	movs	r0, #2
 800189e:	f000 fe4d 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 fee8 	bl	8002678 <io_coil_read>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <display_StatusPage+0x182>
 80018ae:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <display_StatusPage+0x32c>)
 80018b0:	e000      	b.n	80018b4 <display_StatusPage+0x184>
 80018b2:	4a6b      	ldr	r2, [pc, #428]	@ (8001a60 <display_StatusPage+0x330>)
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	496b      	ldr	r1, [pc, #428]	@ (8001a68 <display_StatusPage+0x338>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f011 f950 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018c0:	4b60      	ldr	r3, [pc, #384]	@ (8001a44 <display_StatusPage+0x314>)
 80018c2:	f107 000c 	add.w	r0, r7, #12
 80018c6:	2201      	movs	r2, #1
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018cc:	f000 fe10 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018d0:	2119      	movs	r1, #25
 80018d2:	203c      	movs	r0, #60	@ 0x3c
 80018d4:	f000 fe32 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80018d8:	2002      	movs	r0, #2
 80018da:	f000 fecd 	bl	8002678 <io_coil_read>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <display_StatusPage+0x1b8>
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <display_StatusPage+0x32c>)
 80018e6:	e000      	b.n	80018ea <display_StatusPage+0x1ba>
 80018e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001a60 <display_StatusPage+0x330>)
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	495f      	ldr	r1, [pc, #380]	@ (8001a6c <display_StatusPage+0x33c>)
 80018f0:	4618      	mov	r0, r3
 80018f2:	f011 f935 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018f6:	4b53      	ldr	r3, [pc, #332]	@ (8001a44 <display_StatusPage+0x314>)
 80018f8:	f107 000c 	add.w	r0, r7, #12
 80018fc:	2201      	movs	r2, #1
 80018fe:	9200      	str	r2, [sp, #0]
 8001900:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001902:	f000 fdf5 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001906:	2128      	movs	r1, #40	@ 0x28
 8001908:	203c      	movs	r0, #60	@ 0x3c
 800190a:	f000 fe17 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800190e:	2003      	movs	r0, #3
 8001910:	f000 feb2 	bl	8002678 <io_coil_read>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <display_StatusPage+0x1ee>
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <display_StatusPage+0x32c>)
 800191c:	e000      	b.n	8001920 <display_StatusPage+0x1f0>
 800191e:	4a50      	ldr	r2, [pc, #320]	@ (8001a60 <display_StatusPage+0x330>)
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	4952      	ldr	r1, [pc, #328]	@ (8001a70 <display_StatusPage+0x340>)
 8001926:	4618      	mov	r0, r3
 8001928:	f011 f91a 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800192c:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <display_StatusPage+0x314>)
 800192e:	f107 000c 	add.w	r0, r7, #12
 8001932:	2201      	movs	r2, #1
 8001934:	9200      	str	r2, [sp, #0]
 8001936:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001938:	f000 fdda 	bl	80024f0 <ssd1306_WriteString>
			break;
 800193c:	e1e4      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 800193e:	2000      	movs	r0, #0
 8001940:	f000 fcb0 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001944:	2100      	movs	r1, #0
 8001946:	2004      	movs	r0, #4
 8001948:	f000 fdf8 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800194c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a38 <display_StatusPage+0x308>)
 800194e:	2201      	movs	r2, #1
 8001950:	9200      	str	r2, [sp, #0]
 8001952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001954:	4847      	ldr	r0, [pc, #284]	@ (8001a74 <display_StatusPage+0x344>)
 8001956:	f000 fdcb 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800195a:	2119      	movs	r1, #25
 800195c:	2002      	movs	r0, #2
 800195e:	f000 fded 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001962:	2000      	movs	r0, #0
 8001964:	f000 ff32 	bl	80027cc <io_discrete_in_read>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <display_StatusPage+0x242>
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <display_StatusPage+0x32c>)
 8001970:	e000      	b.n	8001974 <display_StatusPage+0x244>
 8001972:	4a3b      	ldr	r2, [pc, #236]	@ (8001a60 <display_StatusPage+0x330>)
 8001974:	f107 030c 	add.w	r3, r7, #12
 8001978:	493a      	ldr	r1, [pc, #232]	@ (8001a64 <display_StatusPage+0x334>)
 800197a:	4618      	mov	r0, r3
 800197c:	f011 f8f0 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001980:	4b30      	ldr	r3, [pc, #192]	@ (8001a44 <display_StatusPage+0x314>)
 8001982:	f107 000c 	add.w	r0, r7, #12
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f000 fdb0 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001990:	2128      	movs	r1, #40	@ 0x28
 8001992:	2002      	movs	r0, #2
 8001994:	f000 fdd2 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001998:	2001      	movs	r0, #1
 800199a:	f000 ff17 	bl	80027cc <io_discrete_in_read>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <display_StatusPage+0x278>
 80019a4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <display_StatusPage+0x32c>)
 80019a6:	e000      	b.n	80019aa <display_StatusPage+0x27a>
 80019a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001a60 <display_StatusPage+0x330>)
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	492e      	ldr	r1, [pc, #184]	@ (8001a68 <display_StatusPage+0x338>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f011 f8d5 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019b6:	4b23      	ldr	r3, [pc, #140]	@ (8001a44 <display_StatusPage+0x314>)
 80019b8:	f107 000c 	add.w	r0, r7, #12
 80019bc:	2201      	movs	r2, #1
 80019be:	9200      	str	r2, [sp, #0]
 80019c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019c2:	f000 fd95 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80019c6:	2119      	movs	r1, #25
 80019c8:	203c      	movs	r0, #60	@ 0x3c
 80019ca:	f000 fdb7 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80019ce:	2002      	movs	r0, #2
 80019d0:	f000 fefc 	bl	80027cc <io_discrete_in_read>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <display_StatusPage+0x2ae>
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <display_StatusPage+0x32c>)
 80019dc:	e000      	b.n	80019e0 <display_StatusPage+0x2b0>
 80019de:	4a20      	ldr	r2, [pc, #128]	@ (8001a60 <display_StatusPage+0x330>)
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4921      	ldr	r1, [pc, #132]	@ (8001a6c <display_StatusPage+0x33c>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f011 f8ba 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019ec:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <display_StatusPage+0x314>)
 80019ee:	f107 000c 	add.w	r0, r7, #12
 80019f2:	2201      	movs	r2, #1
 80019f4:	9200      	str	r2, [sp, #0]
 80019f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f8:	f000 fd7a 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019fc:	2128      	movs	r1, #40	@ 0x28
 80019fe:	203c      	movs	r0, #60	@ 0x3c
 8001a00:	f000 fd9c 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 fee1 	bl	80027cc <io_discrete_in_read>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <display_StatusPage+0x2e4>
 8001a10:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <display_StatusPage+0x32c>)
 8001a12:	e000      	b.n	8001a16 <display_StatusPage+0x2e6>
 8001a14:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <display_StatusPage+0x330>)
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	4915      	ldr	r1, [pc, #84]	@ (8001a70 <display_StatusPage+0x340>)
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f011 f89f 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <display_StatusPage+0x314>)
 8001a24:	f107 000c 	add.w	r0, r7, #12
 8001a28:	2201      	movs	r2, #1
 8001a2a:	9200      	str	r2, [sp, #0]
 8001a2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2e:	f000 fd5f 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001a32:	e169      	b.n	8001d08 <display_StatusPage+0x5d8>
 8001a34:	20000646 	.word	0x20000646
 8001a38:	08016af0 	.word	0x08016af0
 8001a3c:	08014df8 	.word	0x08014df8
 8001a40:	08014e00 	.word	0x08014e00
 8001a44:	08016ad8 	.word	0x08016ad8
 8001a48:	08014e14 	.word	0x08014e14
 8001a4c:	08014e24 	.word	0x08014e24
 8001a50:	447a0000 	.word	0x447a0000
 8001a54:	08014e34 	.word	0x08014e34
 8001a58:	08014e44 	.word	0x08014e44
 8001a5c:	08014e4c 	.word	0x08014e4c
 8001a60:	08014e50 	.word	0x08014e50
 8001a64:	08014e54 	.word	0x08014e54
 8001a68:	08014e5c 	.word	0x08014e5c
 8001a6c:	08014e64 	.word	0x08014e64
 8001a70:	08014e6c 	.word	0x08014e6c
 8001a74:	08014e74 	.word	0x08014e74
		case 3:
			ssd1306_Fill(Black);
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f000 fc13 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2002      	movs	r0, #2
 8001a82:	f000 fd5b 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a86:	4bae      	ldr	r3, [pc, #696]	@ (8001d40 <display_StatusPage+0x610>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	9200      	str	r2, [sp, #0]
 8001a8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8e:	48ad      	ldr	r0, [pc, #692]	@ (8001d44 <display_StatusPage+0x614>)
 8001a90:	f000 fd2e 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a94:	2119      	movs	r1, #25
 8001a96:	2002      	movs	r0, #2
 8001a98:	f000 fd50 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f000 ff1d 	bl	80028dc <io_holding_reg_read>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	49a7      	ldr	r1, [pc, #668]	@ (8001d48 <display_StatusPage+0x618>)
 8001aac:	4618      	mov	r0, r3
 8001aae:	f011 f857 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ab4:	f107 000c 	add.w	r0, r7, #12
 8001ab8:	2201      	movs	r2, #1
 8001aba:	9200      	str	r2, [sp, #0]
 8001abc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001abe:	f000 fd17 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ac2:	2128      	movs	r1, #40	@ 0x28
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fd39 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 ff06 	bl	80028dc <io_holding_reg_read>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	499d      	ldr	r1, [pc, #628]	@ (8001d50 <display_StatusPage+0x620>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f011 f840 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ae0:	4b9a      	ldr	r3, [pc, #616]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ae2:	f107 000c 	add.w	r0, r7, #12
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f000 fd00 	bl	80024f0 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001af0:	e10a      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 fbd6 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001af8:	2100      	movs	r1, #0
 8001afa:	200c      	movs	r0, #12
 8001afc:	f000 fd1e 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b00:	4b8f      	ldr	r3, [pc, #572]	@ (8001d40 <display_StatusPage+0x610>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	9200      	str	r2, [sp, #0]
 8001b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b08:	4892      	ldr	r0, [pc, #584]	@ (8001d54 <display_StatusPage+0x624>)
 8001b0a:	f000 fcf1 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b0e:	2119      	movs	r1, #25
 8001b10:	2002      	movs	r0, #2
 8001b12:	f000 fd13 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b16:	2000      	movs	r0, #0
 8001b18:	f000 ff98 	bl	8002a4c <io_input_reg_read>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	4988      	ldr	r1, [pc, #544]	@ (8001d48 <display_StatusPage+0x618>)
 8001b26:	4618      	mov	r0, r3
 8001b28:	f011 f81a 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b2c:	4b87      	ldr	r3, [pc, #540]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b2e:	f107 000c 	add.w	r0, r7, #12
 8001b32:	2201      	movs	r2, #1
 8001b34:	9200      	str	r2, [sp, #0]
 8001b36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b38:	f000 fcda 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b3c:	2128      	movs	r1, #40	@ 0x28
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fcfc 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b44:	2001      	movs	r0, #1
 8001b46:	f000 ff81 	bl	8002a4c <io_input_reg_read>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	497f      	ldr	r1, [pc, #508]	@ (8001d50 <display_StatusPage+0x620>)
 8001b54:	4618      	mov	r0, r3
 8001b56:	f011 f803 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b5c:	f107 000c 	add.w	r0, r7, #12
 8001b60:	2201      	movs	r2, #1
 8001b62:	9200      	str	r2, [sp, #0]
 8001b64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b66:	f000 fcc3 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b6a:	2119      	movs	r1, #25
 8001b6c:	203c      	movs	r0, #60	@ 0x3c
 8001b6e:	f000 fce5 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b72:	2002      	movs	r0, #2
 8001b74:	f000 ff6a 	bl	8002a4c <io_input_reg_read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4975      	ldr	r1, [pc, #468]	@ (8001d58 <display_StatusPage+0x628>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f010 ffec 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b88:	4b70      	ldr	r3, [pc, #448]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b8a:	f107 000c 	add.w	r0, r7, #12
 8001b8e:	2201      	movs	r2, #1
 8001b90:	9200      	str	r2, [sp, #0]
 8001b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b94:	f000 fcac 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b98:	2128      	movs	r1, #40	@ 0x28
 8001b9a:	203c      	movs	r0, #60	@ 0x3c
 8001b9c:	f000 fcce 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 ff53 	bl	8002a4c <io_input_reg_read>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	496b      	ldr	r1, [pc, #428]	@ (8001d5c <display_StatusPage+0x62c>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f010 ffd5 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb6:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <display_StatusPage+0x61c>)
 8001bb8:	f107 000c 	add.w	r0, r7, #12
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc2:	f000 fc95 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001bc6:	e09f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f000 fb6b 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2007      	movs	r0, #7
 8001bd2:	f000 fcb3 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d40 <display_StatusPage+0x610>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	9200      	str	r2, [sp, #0]
 8001bdc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bde:	4860      	ldr	r0, [pc, #384]	@ (8001d60 <display_StatusPage+0x630>)
 8001be0:	f000 fc86 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be4:	2119      	movs	r1, #25
 8001be6:	2002      	movs	r0, #2
 8001be8:	f000 fca8 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001bec:	f7ff fb4e 	bl	800128c <automation_get_rule_count>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	495a      	ldr	r1, [pc, #360]	@ (8001d64 <display_StatusPage+0x634>)
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f010 ffb0 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c00:	4b52      	ldr	r3, [pc, #328]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c02:	f107 000c 	add.w	r0, r7, #12
 8001c06:	2201      	movs	r2, #1
 8001c08:	9200      	str	r2, [sp, #0]
 8001c0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c0c:	f000 fc70 	bl	80024f0 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c18:	f107 030a 	add.w	r3, r7, #10
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 ffc4 	bl	8002bac <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c24:	f107 0308 	add.w	r3, r7, #8
 8001c28:	4619      	mov	r1, r3
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f000 ffbe 	bl	8002bac <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c30:	2128      	movs	r1, #40	@ 0x28
 8001c32:	2002      	movs	r0, #2
 8001c34:	f000 fc82 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c38:	897b      	ldrh	r3, [r7, #10]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	4949      	ldr	r1, [pc, #292]	@ (8001d68 <display_StatusPage+0x638>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f010 ff8c 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c48:	4b40      	ldr	r3, [pc, #256]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c4a:	f107 000c 	add.w	r0, r7, #12
 8001c4e:	2201      	movs	r2, #1
 8001c50:	9200      	str	r2, [sp, #0]
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	f000 fc4c 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001c58:	2137      	movs	r1, #55	@ 0x37
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f000 fc6e 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001c60:	893b      	ldrh	r3, [r7, #8]
 8001c62:	461a      	mov	r2, r3
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	4940      	ldr	r1, [pc, #256]	@ (8001d6c <display_StatusPage+0x63c>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f010 ff78 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c72:	f107 000c 	add.w	r0, r7, #12
 8001c76:	2201      	movs	r2, #1
 8001c78:	9200      	str	r2, [sp, #0]
 8001c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7c:	f000 fc38 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001c80:	e042      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f000 fb0e 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2032      	movs	r0, #50	@ 0x32
 8001c8c:	f000 fc56 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001c90:	4b2b      	ldr	r3, [pc, #172]	@ (8001d40 <display_StatusPage+0x610>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	9200      	str	r2, [sp, #0]
 8001c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c98:	4835      	ldr	r0, [pc, #212]	@ (8001d70 <display_StatusPage+0x640>)
 8001c9a:	f000 fc29 	bl	80024f0 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f004 f96b 	bl	8005f7c <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ca6:	2119      	movs	r1, #25
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f000 fc47 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001cae:	78bb      	ldrb	r3, [r7, #2]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	787b      	ldrb	r3, [r7, #1]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	783b      	ldrb	r3, [r7, #0]
 8001cb8:	f107 000c 	add.w	r0, r7, #12
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	492c      	ldr	r1, [pc, #176]	@ (8001d74 <display_StatusPage+0x644>)
 8001cc2:	f010 ff4d 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cc6:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cc8:	f107 000c 	add.w	r0, r7, #12
 8001ccc:	2201      	movs	r2, #1
 8001cce:	9200      	str	r2, [sp, #0]
 8001cd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd2:	f000 fc0d 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001cd6:	2128      	movs	r1, #40	@ 0x28
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f000 fc2f 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001cde:	793b      	ldrb	r3, [r7, #4]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	797b      	ldrb	r3, [r7, #5]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	79bb      	ldrb	r3, [r7, #6]
 8001ce8:	f107 000c 	add.w	r0, r7, #12
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4921      	ldr	r1, [pc, #132]	@ (8001d78 <display_StatusPage+0x648>)
 8001cf2:	f010 ff35 	bl	8012b60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cf8:	f107 000c 	add.w	r0, r7, #12
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	9200      	str	r2, [sp, #0]
 8001d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d02:	f000 fbf5 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001d06:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d08:	2138      	movs	r1, #56	@ 0x38
 8001d0a:	206e      	movs	r0, #110	@ 0x6e
 8001d0c:	f000 fc16 	bl	800253c <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d10:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <display_StatusPage+0x64c>)
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <display_StatusPage+0x650>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	f107 000c 	add.w	r0, r7, #12
 8001d1e:	4919      	ldr	r1, [pc, #100]	@ (8001d84 <display_StatusPage+0x654>)
 8001d20:	f010 ff1e 	bl	8012b60 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d24:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <display_StatusPage+0x61c>)
 8001d26:	f107 000c 	add.w	r0, r7, #12
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	9200      	str	r2, [sp, #0]
 8001d2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d30:	f000 fbde 	bl	80024f0 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d34:	f000 face 	bl	80022d4 <ssd1306_UpdateScreen>
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	08016af0 	.word	0x08016af0
 8001d44:	08014e80 	.word	0x08014e80
 8001d48:	08014e8c 	.word	0x08014e8c
 8001d4c:	08016ad8 	.word	0x08016ad8
 8001d50:	08014e94 	.word	0x08014e94
 8001d54:	08014e9c 	.word	0x08014e9c
 8001d58:	08014ea8 	.word	0x08014ea8
 8001d5c:	08014eb0 	.word	0x08014eb0
 8001d60:	08014eb8 	.word	0x08014eb8
 8001d64:	08014ec4 	.word	0x08014ec4
 8001d68:	08014ed0 	.word	0x08014ed0
 8001d6c:	08014ee0 	.word	0x08014ee0
 8001d70:	08014ef4 	.word	0x08014ef4
 8001d74:	08014ef8 	.word	0x08014ef8
 8001d78:	08014f08 	.word	0x08014f08
 8001d7c:	20000646 	.word	0x20000646
 8001d80:	20000000 	.word	0x20000000
 8001d84:	08014f1c 	.word	0x08014f1c

08001d88 <display_BtnPress>:

void display_BtnPress() {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d8e:	881a      	ldrh	r2, [r3, #0]
 8001d90:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <display_BtnPress+0x30>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d103      	bne.n	8001da0 <display_BtnPress+0x18>
		currentPage = 0;
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	e005      	b.n	8001dac <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <display_BtnPress+0x2c>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b02      	ldr	r3, [pc, #8]	@ (8001db4 <display_BtnPress+0x2c>)
 8001daa:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001dac:	f7ff fcc0 	bl	8001730 <display_StatusPage>
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000646 	.word	0x20000646
 8001db8:	20000000 	.word	0x20000000

08001dbc <display_setPage>:

void display_setPage(uint16_t page) {
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <display_setPage+0x28>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	88fa      	ldrh	r2, [r7, #6]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d803      	bhi.n	8001dd8 <display_setPage+0x1c>
	currentPage = page;
 8001dd0:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <display_setPage+0x2c>)
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	8013      	strh	r3, [r2, #0]
 8001dd6:	e000      	b.n	8001dda <display_setPage+0x1e>
	if (page > endPage) return;
 8001dd8:	bf00      	nop
}
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	20000000 	.word	0x20000000
 8001de8:	20000646 	.word	0x20000646

08001dec <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	80fb      	strh	r3, [r7, #6]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001dfc:	e04d      	b.n	8001e9a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 031f 	and.w	r3, r3, #31
 8001e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e0e:	f1c3 0320 	rsb	r3, r3, #32
 8001e12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	88ba      	ldrh	r2, [r7, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d202      	bcs.n	8001e28 <EEPROM_Write+0x3c>
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	e001      	b.n	8001e2c <EEPROM_Write+0x40>
 8001e28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e2c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001e40:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	3302      	adds	r3, #2
 8001e4a:	6839      	ldr	r1, [r7, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f010 ff86 	bl	8012d5e <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001e52:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3302      	adds	r3, #2
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	4619      	mov	r1, r3
 8001e62:	20ae      	movs	r0, #174	@ 0xae
 8001e64:	f000 f888 	bl	8001f78 <I2C_Transmit>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <EEPROM_Write+0x86>
			return false;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e017      	b.n	8001ea2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001e72:	2005      	movs	r0, #5
 8001e74:	f004 f9da 	bl	800622c <HAL_Delay>

		memAddr += writeLen;
 8001e78:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	4413      	add	r3, r2
 8001e82:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001e84:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001e8e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	88ba      	ldrh	r2, [r7, #4]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001e9a:	88bb      	ldrh	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ae      	bne.n	8001dfe <EEPROM_Write+0x12>
	}

	return true;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3730      	adds	r7, #48	@ 0x30
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6039      	str	r1, [r7, #0]
 8001eb4:	80fb      	strh	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	733b      	strb	r3, [r7, #12]
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	20ae      	movs	r0, #174	@ 0xae
 8001ed4:	f000 f850 	bl	8001f78 <I2C_Transmit>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <EEPROM_Read+0x38>
		return false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e00b      	b.n	8001efa <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001ee2:	88bb      	ldrh	r3, [r7, #4]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	6839      	ldr	r1, [r7, #0]
 8001ee8:	20af      	movs	r0, #175	@ 0xaf
 8001eea:	f000 f85f 	bl	8001fac <I2C_Receive>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <EEPROM_Read+0x4e>
		return false;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e000      	b.n	8001efa <EEPROM_Read+0x50>
	}

	return true;
 8001ef8:	2301      	movs	r3, #1
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	6039      	str	r1, [r7, #0]
 8001f0c:	80fb      	strh	r3, [r7, #6]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001f12:	88bb      	ldrh	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <EEPROM_WriteBlock+0x1a>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e006      	b.n	8001f2a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001f1c:	88ba      	ldrh	r2, [r7, #4]
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff62 	bl	8001dec <EEPROM_Write>
 8001f28:	4603      	mov	r3, r0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	4603      	mov	r3, r0
 8001f3a:	6039      	str	r1, [r7, #0]
 8001f3c:	80fb      	strh	r3, [r7, #6]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001f42:	88ba      	ldrh	r2, [r7, #4]
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	6839      	ldr	r1, [r7, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ffae 	bl	8001eaa <EEPROM_Read>
 8001f4e:	4603      	mov	r3, r0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <I2C_Setup+0x1c>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6013      	str	r3, [r2, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000648 	.word	0x20000648

08001f78 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	4603      	mov	r3, r0
 8001f80:	6039      	str	r1, [r7, #0]
 8001f82:	80fb      	strh	r3, [r7, #6]
 8001f84:	4613      	mov	r3, r2
 8001f86:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001f88:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <I2C_Transmit+0x30>)
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	88bb      	ldrh	r3, [r7, #4]
 8001f8e:	88f9      	ldrh	r1, [r7, #6]
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	9200      	str	r2, [sp, #0]
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	f006 fea0 	bl	8008cdc <HAL_I2C_Master_Transmit>
 8001f9c:	4603      	mov	r3, r0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000648 	.word	0x20000648

08001fac <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	80fb      	strh	r3, [r7, #6]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001fbc:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <I2C_Receive+0x30>)
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	88f9      	ldrh	r1, [r7, #6]
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	9200      	str	r2, [sp, #0]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	f006 ff9e 	bl	8008f0c <HAL_I2C_Master_Receive>
 8001fd0:	4603      	mov	r3, r0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000648 	.word	0x20000648

08001fe0 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	4608      	mov	r0, r1
 8001fea:	4611      	mov	r1, r2
 8001fec:	461a      	mov	r2, r3
 8001fee:	4603      	mov	r3, r0
 8001ff0:	817b      	strh	r3, [r7, #10]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	727b      	strb	r3, [r7, #9]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001ffa:	897b      	ldrh	r3, [r7, #10]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f107 0109 	add.w	r1, r7, #9
 8002004:	2201      	movs	r2, #1
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff ffb6 	bl	8001f78 <I2C_Transmit>
 800200c:	4603      	mov	r3, r0
 800200e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002010:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	b21b      	sxth	r3, r3
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	b21b      	sxth	r3, r3
 800201e:	b29b      	uxth	r3, r3
 8002020:	88fa      	ldrh	r2, [r7, #6]
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ffc1 	bl	8001fac <I2C_Receive>
 800202a:	4603      	mov	r3, r0
 800202c:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	460a      	mov	r2, r1
 8002040:	71fb      	strb	r3, [r7, #7]
 8002042:	4613      	mov	r3, r2
 8002044:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 800204a:	88bb      	ldrh	r3, [r7, #4]
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	b29b      	uxth	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8002054:	88bb      	ldrh	r3, [r7, #4]
 8002056:	b2db      	uxtb	r3, r3
 8002058:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 800205a:	f107 030c 	add.w	r3, r7, #12
 800205e:	2203      	movs	r2, #3
 8002060:	4619      	mov	r1, r3
 8002062:	2080      	movs	r0, #128	@ 0x80
 8002064:	f7ff ff88 	bl	8001f78 <I2C_Transmit>
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800207a:	79fa      	ldrb	r2, [r7, #7]
 800207c:	f107 000c 	add.w	r0, r7, #12
 8002080:	2302      	movs	r3, #2
 8002082:	2140      	movs	r1, #64	@ 0x40
 8002084:	f7ff ffac 	bl	8001fe0 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002088:	7b3b      	ldrb	r3, [r7, #12]
 800208a:	b21b      	sxth	r3, r3
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	b21a      	sxth	r2, r3
 8002090:	7b7b      	ldrb	r3, [r7, #13]
 8002092:	b21b      	sxth	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b21b      	sxth	r3, r3
 8002098:	b29b      	uxth	r3, r3
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80020ac:	4a0a      	ldr	r2, [pc, #40]	@ (80020d8 <INA226_Init+0x34>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	2354      	movs	r3, #84	@ 0x54
 80020b6:	461a      	mov	r2, r3
 80020b8:	f010 fe51 	bl	8012d5e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80020bc:	f244 1127 	movw	r1, #16679	@ 0x4127
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7ff ffb8 	bl	8002036 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80020c6:	f240 1155 	movw	r1, #341	@ 0x155
 80020ca:	2005      	movs	r0, #5
 80020cc:	f7ff ffb3 	bl	8002036 <INA226_WriteRegister>
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	2000064c 	.word	0x2000064c

080020dc <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80020e4:	2002      	movs	r0, #2
 80020e6:	f7ff ffc3 	bl	8002070 <INA226_ReadRegister>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff ffef 	bl	80020dc <INA226_ReadBusVoltageRaw>
 80020fe:	4603      	mov	r3, r0
 8002100:	ee07 3a90 	vmov	s15, r3
 8002104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002108:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002118 <INA226_ReadBusVoltage+0x24>
 800210c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002110:	eeb0 0a67 	vmov.f32	s0, s15
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	3aa3d70a 	.word	0x3aa3d70a

0800211c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002124:	2004      	movs	r0, #4
 8002126:	f7ff ffa3 	bl	8002070 <INA226_ReadRegister>
 800212a:	4603      	mov	r3, r0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002138:	2000      	movs	r0, #0
 800213a:	f7ff ffef 	bl	800211c <INA226_ReadCurrentRaw>
 800213e:	4603      	mov	r3, r0
 8002140:	ee07 3a90 	vmov	s15, r3
 8002144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002148:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002158 <INA226_ReadCurrent+0x24>
 800214c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002150:	eeb0 0a67 	vmov.f32	s0, s15
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	391d4952 	.word	0x391d4952

0800215c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af04      	add	r7, sp, #16
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	9302      	str	r3, [sp, #8]
 800217c:	2301      	movs	r3, #1
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	1dfb      	adds	r3, r7, #7
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	2301      	movs	r3, #1
 8002186:	2200      	movs	r2, #0
 8002188:	2178      	movs	r1, #120	@ 0x78
 800218a:	4803      	ldr	r0, [pc, #12]	@ (8002198 <ssd1306_WriteCommand+0x2c>)
 800218c:	f006 ffb4 	bl	80090f8 <HAL_I2C_Mem_Write>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	200010e0 	.word	0x200010e0

0800219c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af04      	add	r7, sp, #16
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	f04f 32ff 	mov.w	r2, #4294967295
 80021ae:	9202      	str	r2, [sp, #8]
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2301      	movs	r3, #1
 80021b8:	2240      	movs	r2, #64	@ 0x40
 80021ba:	2178      	movs	r1, #120	@ 0x78
 80021bc:	4803      	ldr	r0, [pc, #12]	@ (80021cc <ssd1306_WriteData+0x30>)
 80021be:	f006 ff9b 	bl	80090f8 <HAL_I2C_Mem_Write>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200010e0 	.word	0x200010e0

080021d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80021d4:	f7ff ffc2 	bl	800215c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80021d8:	2064      	movs	r0, #100	@ 0x64
 80021da:	f004 f827 	bl	800622c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80021de:	2000      	movs	r0, #0
 80021e0:	f000 f9d8 	bl	8002594 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80021e4:	2020      	movs	r0, #32
 80021e6:	f7ff ffc1 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80021ea:	2000      	movs	r0, #0
 80021ec:	f7ff ffbe 	bl	800216c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021f0:	20b0      	movs	r0, #176	@ 0xb0
 80021f2:	f7ff ffbb 	bl	800216c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80021f6:	20c8      	movs	r0, #200	@ 0xc8
 80021f8:	f7ff ffb8 	bl	800216c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff ffb5 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002202:	2010      	movs	r0, #16
 8002204:	f7ff ffb2 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002208:	2040      	movs	r0, #64	@ 0x40
 800220a:	f7ff ffaf 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800220e:	20ff      	movs	r0, #255	@ 0xff
 8002210:	f000 f9ac 	bl	800256c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002214:	20a1      	movs	r0, #161	@ 0xa1
 8002216:	f7ff ffa9 	bl	800216c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800221a:	20a6      	movs	r0, #166	@ 0xa6
 800221c:	f7ff ffa6 	bl	800216c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002220:	20a8      	movs	r0, #168	@ 0xa8
 8002222:	f7ff ffa3 	bl	800216c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002226:	203f      	movs	r0, #63	@ 0x3f
 8002228:	f7ff ffa0 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800222c:	20a4      	movs	r0, #164	@ 0xa4
 800222e:	f7ff ff9d 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002232:	20d3      	movs	r0, #211	@ 0xd3
 8002234:	f7ff ff9a 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002238:	2000      	movs	r0, #0
 800223a:	f7ff ff97 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800223e:	20d5      	movs	r0, #213	@ 0xd5
 8002240:	f7ff ff94 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002244:	20f0      	movs	r0, #240	@ 0xf0
 8002246:	f7ff ff91 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800224a:	20d9      	movs	r0, #217	@ 0xd9
 800224c:	f7ff ff8e 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002250:	2022      	movs	r0, #34	@ 0x22
 8002252:	f7ff ff8b 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002256:	20da      	movs	r0, #218	@ 0xda
 8002258:	f7ff ff88 	bl	800216c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800225c:	2012      	movs	r0, #18
 800225e:	f7ff ff85 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002262:	20db      	movs	r0, #219	@ 0xdb
 8002264:	f7ff ff82 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002268:	2020      	movs	r0, #32
 800226a:	f7ff ff7f 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800226e:	208d      	movs	r0, #141	@ 0x8d
 8002270:	f7ff ff7c 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002274:	2014      	movs	r0, #20
 8002276:	f7ff ff79 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800227a:	2001      	movs	r0, #1
 800227c:	f000 f98a 	bl	8002594 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002280:	2000      	movs	r0, #0
 8002282:	f000 f80f 	bl	80022a4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002286:	f000 f825 	bl	80022d4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800228a:	4b05      	ldr	r3, [pc, #20]	@ (80022a0 <ssd1306_Init+0xd0>)
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002290:	4b03      	ldr	r3, [pc, #12]	@ (80022a0 <ssd1306_Init+0xd0>)
 8002292:	2200      	movs	r2, #0
 8002294:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002296:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <ssd1306_Init+0xd0>)
 8002298:	2201      	movs	r2, #1
 800229a:	711a      	strb	r2, [r3, #4]
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20000aa0 	.word	0x20000aa0

080022a4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <ssd1306_Fill+0x14>
 80022b4:	2300      	movs	r3, #0
 80022b6:	e000      	b.n	80022ba <ssd1306_Fill+0x16>
 80022b8:	23ff      	movs	r3, #255	@ 0xff
 80022ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022be:	4619      	mov	r1, r3
 80022c0:	4803      	ldr	r0, [pc, #12]	@ (80022d0 <ssd1306_Fill+0x2c>)
 80022c2:	f010 fccc 	bl	8012c5e <memset>
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200006a0 	.word	0x200006a0

080022d4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022da:	2300      	movs	r3, #0
 80022dc:	71fb      	strb	r3, [r7, #7]
 80022de:	e016      	b.n	800230e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	3b50      	subs	r3, #80	@ 0x50
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff40 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff ff3d 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80022f2:	2010      	movs	r0, #16
 80022f4:	f7ff ff3a 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	01db      	lsls	r3, r3, #7
 80022fc:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <ssd1306_UpdateScreen+0x4c>)
 80022fe:	4413      	add	r3, r2
 8002300:	2180      	movs	r1, #128	@ 0x80
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff ff4a 	bl	800219c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	3301      	adds	r3, #1
 800230c:	71fb      	strb	r3, [r7, #7]
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2b07      	cmp	r3, #7
 8002312:	d9e5      	bls.n	80022e0 <ssd1306_UpdateScreen+0xc>
    }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200006a0 	.word	0x200006a0

08002324 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
 800232e:	460b      	mov	r3, r1
 8002330:	71bb      	strb	r3, [r7, #6]
 8002332:	4613      	mov	r3, r2
 8002334:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	2b00      	cmp	r3, #0
 800233c:	db3d      	blt.n	80023ba <ssd1306_DrawPixel+0x96>
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	2b3f      	cmp	r3, #63	@ 0x3f
 8002342:	d83a      	bhi.n	80023ba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d11a      	bne.n	8002380 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800234a:	79fa      	ldrb	r2, [r7, #7]
 800234c:	79bb      	ldrb	r3, [r7, #6]
 800234e:	08db      	lsrs	r3, r3, #3
 8002350:	b2d8      	uxtb	r0, r3
 8002352:	4603      	mov	r3, r0
 8002354:	01db      	lsls	r3, r3, #7
 8002356:	4413      	add	r3, r2
 8002358:	4a1b      	ldr	r2, [pc, #108]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 800235a:	5cd3      	ldrb	r3, [r2, r3]
 800235c:	b25a      	sxtb	r2, r3
 800235e:	79bb      	ldrb	r3, [r7, #6]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	2101      	movs	r1, #1
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	b25b      	sxtb	r3, r3
 800236c:	4313      	orrs	r3, r2
 800236e:	b259      	sxtb	r1, r3
 8002370:	79fa      	ldrb	r2, [r7, #7]
 8002372:	4603      	mov	r3, r0
 8002374:	01db      	lsls	r3, r3, #7
 8002376:	4413      	add	r3, r2
 8002378:	b2c9      	uxtb	r1, r1
 800237a:	4a13      	ldr	r2, [pc, #76]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 800237c:	54d1      	strb	r1, [r2, r3]
 800237e:	e01d      	b.n	80023bc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002380:	79fa      	ldrb	r2, [r7, #7]
 8002382:	79bb      	ldrb	r3, [r7, #6]
 8002384:	08db      	lsrs	r3, r3, #3
 8002386:	b2d8      	uxtb	r0, r3
 8002388:	4603      	mov	r3, r0
 800238a:	01db      	lsls	r3, r3, #7
 800238c:	4413      	add	r3, r2
 800238e:	4a0e      	ldr	r2, [pc, #56]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 8002390:	5cd3      	ldrb	r3, [r2, r3]
 8002392:	b25a      	sxtb	r2, r3
 8002394:	79bb      	ldrb	r3, [r7, #6]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	2101      	movs	r1, #1
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	b25b      	sxtb	r3, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	b25b      	sxtb	r3, r3
 80023a6:	4013      	ands	r3, r2
 80023a8:	b259      	sxtb	r1, r3
 80023aa:	79fa      	ldrb	r2, [r7, #7]
 80023ac:	4603      	mov	r3, r0
 80023ae:	01db      	lsls	r3, r3, #7
 80023b0:	4413      	add	r3, r2
 80023b2:	b2c9      	uxtb	r1, r1
 80023b4:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 80023b6:	54d1      	strb	r1, [r2, r3]
 80023b8:	e000      	b.n	80023bc <ssd1306_DrawPixel+0x98>
        return;
 80023ba:	bf00      	nop
    }
}
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200006a0 	.word	0x200006a0

080023cc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b089      	sub	sp, #36	@ 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4604      	mov	r4, r0
 80023d4:	4638      	mov	r0, r7
 80023d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80023da:	4623      	mov	r3, r4
 80023dc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	2b1f      	cmp	r3, #31
 80023e2:	d902      	bls.n	80023ea <ssd1306_WriteChar+0x1e>
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	2b7e      	cmp	r3, #126	@ 0x7e
 80023e8:	d901      	bls.n	80023ee <ssd1306_WriteChar+0x22>
        return 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e079      	b.n	80024e2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <ssd1306_WriteChar+0x34>
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	3b20      	subs	r3, #32
 80023fa:	4413      	add	r3, r2
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	e000      	b.n	8002402 <ssd1306_WriteChar+0x36>
 8002400:	783b      	ldrb	r3, [r7, #0]
 8002402:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002404:	4b39      	ldr	r3, [pc, #228]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	4413      	add	r3, r2
 800240e:	2b80      	cmp	r3, #128	@ 0x80
 8002410:	dc06      	bgt.n	8002420 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002412:	4b36      	ldr	r3, [pc, #216]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002414:	885b      	ldrh	r3, [r3, #2]
 8002416:	461a      	mov	r2, r3
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800241c:	2b40      	cmp	r3, #64	@ 0x40
 800241e:	dd01      	ble.n	8002424 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002420:	2300      	movs	r3, #0
 8002422:	e05e      	b.n	80024e2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
 8002428:	e04d      	b.n	80024c6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	3b20      	subs	r3, #32
 8002430:	7879      	ldrb	r1, [r7, #1]
 8002432:	fb01 f303 	mul.w	r3, r1, r3
 8002436:	4619      	mov	r1, r3
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	440b      	add	r3, r1
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
 8002448:	e036      	b.n	80024b8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d013      	beq.n	8002482 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800245a:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <ssd1306_WriteChar+0x120>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b2da      	uxtb	r2, r3
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4413      	add	r3, r2
 8002466:	b2d8      	uxtb	r0, r3
 8002468:	4b20      	ldr	r3, [pc, #128]	@ (80024ec <ssd1306_WriteChar+0x120>)
 800246a:	885b      	ldrh	r3, [r3, #2]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	4413      	add	r3, r2
 8002474:	b2db      	uxtb	r3, r3
 8002476:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800247a:	4619      	mov	r1, r3
 800247c:	f7ff ff52 	bl	8002324 <ssd1306_DrawPixel>
 8002480:	e017      	b.n	80024b2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002482:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b2da      	uxtb	r2, r3
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	b2db      	uxtb	r3, r3
 800248c:	4413      	add	r3, r2
 800248e:	b2d8      	uxtb	r0, r3
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002492:	885b      	ldrh	r3, [r3, #2]
 8002494:	b2da      	uxtb	r2, r3
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	4413      	add	r3, r2
 800249c:	b2d9      	uxtb	r1, r3
 800249e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	bf0c      	ite	eq
 80024a6:	2301      	moveq	r3, #1
 80024a8:	2300      	movne	r3, #0
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	f7ff ff39 	bl	8002324 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	3301      	adds	r3, #1
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	7dfb      	ldrb	r3, [r7, #23]
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d3c4      	bcc.n	800244a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	3301      	adds	r3, #1
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	787b      	ldrb	r3, [r7, #1]
 80024c8:	461a      	mov	r2, r3
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d3ac      	bcc.n	800242a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <ssd1306_WriteChar+0x120>)
 80024d2:	881a      	ldrh	r2, [r3, #0]
 80024d4:	7dfb      	ldrb	r3, [r7, #23]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4413      	add	r3, r2
 80024da:	b29a      	uxth	r2, r3
 80024dc:	4b03      	ldr	r3, [pc, #12]	@ (80024ec <ssd1306_WriteChar+0x120>)
 80024de:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3724      	adds	r7, #36	@ 0x24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd90      	pop	{r4, r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000aa0 	.word	0x20000aa0

080024f0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af02      	add	r7, sp, #8
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	4638      	mov	r0, r7
 80024fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80024fe:	e013      	b.n	8002528 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	7818      	ldrb	r0, [r3, #0]
 8002504:	7e3b      	ldrb	r3, [r7, #24]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	463b      	mov	r3, r7
 800250a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800250c:	f7ff ff5e 	bl	80023cc <ssd1306_WriteChar>
 8002510:	4603      	mov	r3, r0
 8002512:	461a      	mov	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d002      	beq.n	8002522 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	e008      	b.n	8002534 <ssd1306_WriteString+0x44>
        }
        str++;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	3301      	adds	r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1e7      	bne.n	8002500 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	781b      	ldrb	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	460a      	mov	r2, r1
 8002546:	71fb      	strb	r3, [r7, #7]
 8002548:	4613      	mov	r3, r2
 800254a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	b29a      	uxth	r2, r3
 8002550:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <ssd1306_SetCursor+0x2c>)
 8002552:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002554:	79bb      	ldrb	r3, [r7, #6]
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b03      	ldr	r3, [pc, #12]	@ (8002568 <ssd1306_SetCursor+0x2c>)
 800255a:	805a      	strh	r2, [r3, #2]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	20000aa0 	.word	0x20000aa0

0800256c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002576:	2381      	movs	r3, #129	@ 0x81
 8002578:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fdf5 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fdf1 	bl	800216c <ssd1306_WriteCommand>
}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80025a4:	23af      	movs	r3, #175	@ 0xaf
 80025a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80025a8:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <ssd1306_SetDisplayOn+0x38>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	715a      	strb	r2, [r3, #5]
 80025ae:	e004      	b.n	80025ba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80025b0:	23ae      	movs	r3, #174	@ 0xae
 80025b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <ssd1306_SetDisplayOn+0x38>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff fdd5 	bl	800216c <ssd1306_WriteCommand>
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000aa0 	.word	0x20000aa0

080025d0 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80025da:	4b23      	ldr	r3, [pc, #140]	@ (8002668 <io_coil_add_channel+0x98>)
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	2b20      	cmp	r3, #32
 80025e0:	d101      	bne.n	80025e6 <io_coil_add_channel+0x16>
		return false;
 80025e2:	2300      	movs	r3, #0
 80025e4:	e039      	b.n	800265a <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a20      	ldr	r2, [pc, #128]	@ (800266c <io_coil_add_channel+0x9c>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d10b      	bne.n	8002606 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80025ee:	4b20      	ldr	r3, [pc, #128]	@ (8002670 <io_coil_add_channel+0xa0>)
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d901      	bls.n	80025fa <io_coil_add_channel+0x2a>
			return false;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e02f      	b.n	800265a <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80025fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002670 <io_coil_add_channel+0xa0>)
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	3301      	adds	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	4b1b      	ldr	r3, [pc, #108]	@ (8002670 <io_coil_add_channel+0xa0>)
 8002604:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002606:	4b18      	ldr	r3, [pc, #96]	@ (8002668 <io_coil_add_channel+0x98>)
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	4a19      	ldr	r2, [pc, #100]	@ (8002674 <io_coil_add_channel+0xa4>)
 800260e:	460b      	mov	r3, r1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	440b      	add	r3, r1
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800261c:	4b12      	ldr	r3, [pc, #72]	@ (8002668 <io_coil_add_channel+0x98>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	4619      	mov	r1, r3
 8002622:	4a14      	ldr	r2, [pc, #80]	@ (8002674 <io_coil_add_channel+0xa4>)
 8002624:	460b      	mov	r3, r1
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	440b      	add	r3, r1
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	3304      	adds	r3, #4
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <io_coil_add_channel+0x98>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	4619      	mov	r1, r3
 800263a:	4a0e      	ldr	r2, [pc, #56]	@ (8002674 <io_coil_add_channel+0xa4>)
 800263c:	460b      	mov	r3, r1
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	440b      	add	r3, r1
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	3308      	adds	r3, #8
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 800264c:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <io_coil_add_channel+0x98>)
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	3301      	adds	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <io_coil_add_channel+0x98>)
 8002656:	801a      	strh	r2, [r3, #0]
	return true;
 8002658:	2301      	movs	r3, #1
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20000c28 	.word	0x20000c28
 800266c:	08002739 	.word	0x08002739
 8002670:	20000c2a 	.word	0x20000c2a
 8002674:	20000aa8 	.word	0x20000aa8

08002678 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002682:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <io_coil_read+0x38>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	88fa      	ldrh	r2, [r7, #6]
 8002688:	429a      	cmp	r2, r3
 800268a:	d209      	bcs.n	80026a0 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 800268c:	88fa      	ldrh	r2, [r7, #6]
 800268e:	4909      	ldr	r1, [pc, #36]	@ (80026b4 <io_coil_read+0x3c>)
 8002690:	4613      	mov	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	4413      	add	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	3308      	adds	r3, #8
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	e000      	b.n	80026a2 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000c28 	.word	0x20000c28
 80026b4:	20000aa8 	.word	0x20000aa8

080026b8 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	460a      	mov	r2, r1
 80026c2:	80fb      	strh	r3, [r7, #6]
 80026c4:	4613      	mov	r3, r2
 80026c6:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80026c8:	4b19      	ldr	r3, [pc, #100]	@ (8002730 <io_coil_write+0x78>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	88fa      	ldrh	r2, [r7, #6]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d229      	bcs.n	8002726 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 80026d2:	88fa      	ldrh	r2, [r7, #6]
 80026d4:	4917      	ldr	r1, [pc, #92]	@ (8002734 <io_coil_write+0x7c>)
 80026d6:	4613      	mov	r3, r2
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	440b      	add	r3, r1
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d015      	beq.n	8002712 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80026e6:	88fa      	ldrh	r2, [r7, #6]
 80026e8:	4912      	ldr	r1, [pc, #72]	@ (8002734 <io_coil_write+0x7c>)
 80026ea:	4613      	mov	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4413      	add	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	440b      	add	r3, r1
 80026f4:	681c      	ldr	r4, [r3, #0]
 80026f6:	88fa      	ldrh	r2, [r7, #6]
 80026f8:	490e      	ldr	r1, [pc, #56]	@ (8002734 <io_coil_write+0x7c>)
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	440b      	add	r3, r1
 8002704:	3304      	adds	r3, #4
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	797a      	ldrb	r2, [r7, #5]
 800270a:	b292      	uxth	r2, r2
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002712:	88fa      	ldrh	r2, [r7, #6]
 8002714:	4907      	ldr	r1, [pc, #28]	@ (8002734 <io_coil_write+0x7c>)
 8002716:	4613      	mov	r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3308      	adds	r3, #8
 8002722:	797a      	ldrb	r2, [r7, #5]
 8002724:	701a      	strb	r2, [r3, #0]
	}
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	bd90      	pop	{r4, r7, pc}
 800272e:	bf00      	nop
 8002730:	20000c28 	.word	0x20000c28
 8002734:	20000aa8 	.word	0x20000aa8

08002738 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	889b      	ldrh	r3, [r3, #4]
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	4619      	mov	r1, r3
 8002754:	f006 fa0e 	bl	8008b74 <HAL_GPIO_WritePin>
}
 8002758:	bf00      	nop
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a13      	ldr	r2, [pc, #76]	@ (80027bc <io_discrete_in_add_channel+0x5c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d109      	bne.n	8002786 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002772:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	2b03      	cmp	r3, #3
 8002778:	d81a      	bhi.n	80027b0 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 800277a:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	3301      	adds	r3, #1
 8002780:	b29a      	uxth	r2, r3
 8002782:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 8002784:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002786:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	4a0e      	ldr	r2, [pc, #56]	@ (80027c8 <io_discrete_in_add_channel+0x68>)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002794:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 8002796:	881b      	ldrh	r3, [r3, #0]
 8002798:	4a0b      	ldr	r2, [pc, #44]	@ (80027c8 <io_discrete_in_add_channel+0x68>)
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	4413      	add	r3, r2
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80027a2:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 80027ac:	801a      	strh	r2, [r3, #0]
 80027ae:	e000      	b.n	80027b2 <io_discrete_in_add_channel+0x52>
			return;
 80027b0:	bf00      	nop
}
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	0800280d 	.word	0x0800280d
 80027c0:	20000c4e 	.word	0x20000c4e
 80027c4:	20000c4c 	.word	0x20000c4c
 80027c8:	20000c2c 	.word	0x20000c2c

080027cc <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80027d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <io_discrete_in_read+0x38>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	88fa      	ldrh	r2, [r7, #6]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d20c      	bcs.n	80027fa <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <io_discrete_in_read+0x3c>)
 80027e4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80027e8:	88fb      	ldrh	r3, [r7, #6]
 80027ea:	4907      	ldr	r1, [pc, #28]	@ (8002808 <io_discrete_in_read+0x3c>)
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	440b      	add	r3, r1
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4618      	mov	r0, r3
 80027f4:	4790      	blx	r2
 80027f6:	4603      	mov	r3, r0
 80027f8:	e000      	b.n	80027fc <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000c4c 	.word	0x20000c4c
 8002808:	20000c2c 	.word	0x20000c2c

0800280c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	889b      	ldrh	r3, [r3, #4]
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f006 f98e 	bl	8008b44 <HAL_GPIO_ReadPin>
 8002828:	4603      	mov	r3, r0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800283e:	4b23      	ldr	r3, [pc, #140]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	2b20      	cmp	r3, #32
 8002844:	d101      	bne.n	800284a <io_holding_reg_add_channel+0x16>
		return false;
 8002846:	2300      	movs	r3, #0
 8002848:	e039      	b.n	80028be <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a20      	ldr	r2, [pc, #128]	@ (80028d0 <io_holding_reg_add_channel+0x9c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d10b      	bne.n	800286a <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002852:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002854:	881b      	ldrh	r3, [r3, #0]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d901      	bls.n	800285e <io_holding_reg_add_channel+0x2a>
			return false;
 800285a:	2300      	movs	r3, #0
 800285c:	e02f      	b.n	80028be <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800285e:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	3301      	adds	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002868:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800286a:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	4619      	mov	r1, r3
 8002870:	4a19      	ldr	r2, [pc, #100]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 8002872:	460b      	mov	r3, r1
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	440b      	add	r3, r1
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002880:	4b12      	ldr	r3, [pc, #72]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 8002888:	460b      	mov	r3, r1
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	440b      	add	r3, r1
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	3304      	adds	r3, #4
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	4619      	mov	r1, r3
 800289e:	4a0e      	ldr	r2, [pc, #56]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 80028a0:	460b      	mov	r3, r1
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	440b      	add	r3, r1
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	3308      	adds	r3, #8
 80028ac:	2200      	movs	r2, #0
 80028ae:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 80028b0:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	3301      	adds	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 80028ba:	801a      	strh	r2, [r3, #0]
	return true;
 80028bc:	2301      	movs	r3, #1
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	20000dd0 	.word	0x20000dd0
 80028d0:	08002999 	.word	0x08002999
 80028d4:	20000dd2 	.word	0x20000dd2
 80028d8:	20000c50 	.word	0x20000c50

080028dc <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <io_holding_reg_read+0x38>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	88fa      	ldrh	r2, [r7, #6]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d209      	bcs.n	8002904 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80028f0:	88fa      	ldrh	r2, [r7, #6]
 80028f2:	4909      	ldr	r1, [pc, #36]	@ (8002918 <io_holding_reg_read+0x3c>)
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	440b      	add	r3, r1
 80028fe:	3308      	adds	r3, #8
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	e000      	b.n	8002906 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000dd0 	.word	0x20000dd0
 8002918:	20000c50 	.word	0x20000c50

0800291c <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	460a      	mov	r2, r1
 8002926:	80fb      	strh	r3, [r7, #6]
 8002928:	4613      	mov	r3, r2
 800292a:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <io_holding_reg_write+0x74>)
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	88fa      	ldrh	r2, [r7, #6]
 8002932:	429a      	cmp	r2, r3
 8002934:	d228      	bcs.n	8002988 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002936:	88fa      	ldrh	r2, [r7, #6]
 8002938:	4916      	ldr	r1, [pc, #88]	@ (8002994 <io_holding_reg_write+0x78>)
 800293a:	4613      	mov	r3, r2
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4413      	add	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d014      	beq.n	8002974 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	4911      	ldr	r1, [pc, #68]	@ (8002994 <io_holding_reg_write+0x78>)
 800294e:	4613      	mov	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	681c      	ldr	r4, [r3, #0]
 800295a:	88fa      	ldrh	r2, [r7, #6]
 800295c:	490d      	ldr	r1, [pc, #52]	@ (8002994 <io_holding_reg_write+0x78>)
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	3304      	adds	r3, #4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	88ba      	ldrh	r2, [r7, #4]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002974:	88fa      	ldrh	r2, [r7, #6]
 8002976:	4907      	ldr	r1, [pc, #28]	@ (8002994 <io_holding_reg_write+0x78>)
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3308      	adds	r3, #8
 8002984:	88ba      	ldrh	r2, [r7, #4]
 8002986:	801a      	strh	r2, [r3, #0]
	}
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	20000dd0 	.word	0x20000dd0
 8002994:	20000c50 	.word	0x20000c50

08002998 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80029a4:	4b0c      	ldr	r3, [pc, #48]	@ (80029d8 <dac_write_func+0x40>)
 80029a6:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	031b      	lsls	r3, r3, #12
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <dac_write_func+0x44>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0bdb      	lsrs	r3, r3, #15
 80029b8:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2200      	movs	r2, #0
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f005 fa23 	bl	8007e0c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f005 f9b3 	bl	8007d34 <HAL_DAC_Start>
#endif
}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	200010cc 	.word	0x200010cc
 80029dc:	80008001 	.word	0x80008001

080029e0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <io_input_reg_add_channel+0x5c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d109      	bne.n	8002a06 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80029f2:	4b13      	ldr	r3, [pc, #76]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d81a      	bhi.n	8002a30 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	4b0f      	ldr	r3, [pc, #60]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 8002a04:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002a06:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a48 <io_input_reg_add_channel+0x68>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002a14:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <io_input_reg_add_channel+0x68>)
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a2c:	801a      	strh	r2, [r3, #0]
 8002a2e:	e000      	b.n	8002a32 <io_input_reg_add_channel+0x52>
			return;
 8002a30:	bf00      	nop
}
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	08002a8d 	.word	0x08002a8d
 8002a40:	20000ed6 	.word	0x20000ed6
 8002a44:	20000ed4 	.word	0x20000ed4
 8002a48:	20000dd4 	.word	0x20000dd4

08002a4c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002a56:	4b0b      	ldr	r3, [pc, #44]	@ (8002a84 <io_input_reg_read+0x38>)
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	88fa      	ldrh	r2, [r7, #6]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d20c      	bcs.n	8002a7a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	4a09      	ldr	r2, [pc, #36]	@ (8002a88 <io_input_reg_read+0x3c>)
 8002a64:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002a68:	88fb      	ldrh	r3, [r7, #6]
 8002a6a:	4907      	ldr	r1, [pc, #28]	@ (8002a88 <io_input_reg_read+0x3c>)
 8002a6c:	00db      	lsls	r3, r3, #3
 8002a6e:	440b      	add	r3, r1
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4618      	mov	r0, r3
 8002a74:	4790      	blx	r2
 8002a76:	4603      	mov	r3, r0
 8002a78:	e000      	b.n	8002a7c <io_input_reg_read+0x30>
	}
	return 0;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000ed4 	.word	0x20000ed4
 8002a88:	20000dd4 	.word	0x20000dd4

08002a8c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08c      	sub	sp, #48	@ 0x30
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002a94:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <adc_read_func+0x80>)
 8002a96:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002a98:	481c      	ldr	r0, [pc, #112]	@ (8002b0c <adc_read_func+0x80>)
 8002a9a:	f004 f8a3 	bl	8006be4 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002a9e:	f107 030c 	add.w	r3, r7, #12
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f010 f8d9 	bl	8012c5e <memset>
		sConfig.Channel = channel;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002ab0:	2306      	movs	r3, #6
 8002ab2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002ab4:	2304      	movs	r3, #4
 8002ab6:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002ab8:	237f      	movs	r3, #127	@ 0x7f
 8002aba:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ac4:	f004 f9a8 	bl	8006e18 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002ac8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002aca:	f003 ffcf 	bl	8006a6c <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002ace:	2164      	movs	r1, #100	@ 0x64
 8002ad0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ad2:	f004 f8bb 	bl	8006c4c <HAL_ADC_PollForConversion>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10f      	bne.n	8002afc <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002adc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ade:	f004 f98d 	bl	8006dfc <HAL_ADC_GetValue>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	041b      	lsls	r3, r3, #16
 8002ae8:	1a9a      	subs	r2, r3, r2
 8002aea:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <adc_read_func+0x84>)
 8002aec:	fba3 1302 	umull	r1, r3, r3, r2
 8002af0:	1ad2      	subs	r2, r2, r3
 8002af2:	0852      	lsrs	r2, r2, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	0adb      	lsrs	r3, r3, #11
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	e003      	b.n	8002b04 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002afc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002afe:	f004 f871 	bl	8006be4 <HAL_ADC_Stop>
#endif
	return 0;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3730      	adds	r7, #48	@ 0x30
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20001060 	.word	0x20001060
 8002b10:	00100101 	.word	0x00100101

08002b14 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d002      	beq.n	8002b2a <io_virtual_add+0x16>
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d013      	beq.n	8002b50 <io_virtual_add+0x3c>
 8002b28:	e026      	b.n	8002b78 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b9c <io_virtual_add+0x88>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	2b80      	cmp	r3, #128	@ 0x80
 8002b30:	d101      	bne.n	8002b36 <io_virtual_add+0x22>
				return false;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e02d      	b.n	8002b92 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002b36:	4b19      	ldr	r3, [pc, #100]	@ (8002b9c <io_virtual_add+0x88>)
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ba0 <io_virtual_add+0x8c>)
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002b42:	4b16      	ldr	r3, [pc, #88]	@ (8002b9c <io_virtual_add+0x88>)
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	3301      	adds	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	4b14      	ldr	r3, [pc, #80]	@ (8002b9c <io_virtual_add+0x88>)
 8002b4c:	801a      	strh	r2, [r3, #0]
			break;
 8002b4e:	e015      	b.n	8002b7c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002b50:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	2b80      	cmp	r3, #128	@ 0x80
 8002b56:	d101      	bne.n	8002b5c <io_virtual_add+0x48>
				return false;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	e01a      	b.n	8002b92 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002b5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <io_virtual_add+0x94>)
 8002b64:	2100      	movs	r1, #0
 8002b66:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b74:	801a      	strh	r2, [r3, #0]
			break;
 8002b76:	e001      	b.n	8002b7c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e00a      	b.n	8002b92 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002b7c:	f7fe fc12 	bl	80013a4 <automation_save_rules>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f083 0301 	eor.w	r3, r3, #1
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <io_virtual_add+0x7c>
		return false;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e000      	b.n	8002b92 <io_virtual_add+0x7e>
	}

	return true;
 8002b90:	2301      	movs	r3, #1
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000f58 	.word	0x20000f58
 8002ba0:	20000ed8 	.word	0x20000ed8
 8002ba4:	2000105c 	.word	0x2000105c
 8002ba8:	20000f5c 	.word	0x20000f5c

08002bac <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	6039      	str	r1, [r7, #0]
 8002bb6:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <io_virtual_get_count+0x16>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e012      	b.n	8002be8 <io_virtual_get_count+0x3c>

	switch (type) {
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <io_virtual_get_count+0x22>
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d006      	beq.n	8002bda <io_virtual_get_count+0x2e>
 8002bcc:	e00b      	b.n	8002be6 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002bce:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <io_virtual_get_count+0x48>)
 8002bd0:	881a      	ldrh	r2, [r3, #0]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	801a      	strh	r2, [r3, #0]
			return true;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e006      	b.n	8002be8 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002bda:	4b07      	ldr	r3, [pc, #28]	@ (8002bf8 <io_virtual_get_count+0x4c>)
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	801a      	strh	r2, [r3, #0]
			return true;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002be6:	2300      	movs	r3, #0
		}
	}
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	20000f58 	.word	0x20000f58
 8002bf8:	2000105c 	.word	0x2000105c

08002bfc <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	603a      	str	r2, [r7, #0]
 8002c06:	71fb      	strb	r3, [r7, #7]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <io_virtual_read+0x1a>
 8002c12:	2300      	movs	r3, #0
 8002c14:	e024      	b.n	8002c60 <io_virtual_read+0x64>

	switch (type) {
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <io_virtual_read+0x26>
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d00f      	beq.n	8002c40 <io_virtual_read+0x44>
 8002c20:	e01d      	b.n	8002c5e <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002c22:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <io_virtual_read+0x70>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	88ba      	ldrh	r2, [r7, #4]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d301      	bcc.n	8002c30 <io_virtual_read+0x34>
				return false;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e017      	b.n	8002c60 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	4a0f      	ldr	r2, [pc, #60]	@ (8002c70 <io_virtual_read+0x74>)
 8002c34:	5cd3      	ldrb	r3, [r2, r3]
 8002c36:	461a      	mov	r2, r3
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	801a      	strh	r2, [r3, #0]
			return true;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e00f      	b.n	8002c60 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <io_virtual_read+0x78>)
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	88ba      	ldrh	r2, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d301      	bcc.n	8002c4e <io_virtual_read+0x52>
				return false;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e008      	b.n	8002c60 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002c4e:	88bb      	ldrh	r3, [r7, #4]
 8002c50:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <io_virtual_read+0x7c>)
 8002c52:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	801a      	strh	r2, [r3, #0]
			return true;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002c5e:	2300      	movs	r3, #0
		}
	}
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	20000f58 	.word	0x20000f58
 8002c70:	20000ed8 	.word	0x20000ed8
 8002c74:	2000105c 	.word	0x2000105c
 8002c78:	20000f5c 	.word	0x20000f5c

08002c7c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
 8002c86:	460b      	mov	r3, r1
 8002c88:	80bb      	strh	r3, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <io_virtual_write+0x1e>
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d013      	beq.n	8002cc0 <io_virtual_write+0x44>
 8002c98:	e020      	b.n	8002cdc <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002c9a:	4b14      	ldr	r3, [pc, #80]	@ (8002cec <io_virtual_write+0x70>)
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	88ba      	ldrh	r2, [r7, #4]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d301      	bcc.n	8002ca8 <io_virtual_write+0x2c>
				return false;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e01a      	b.n	8002cde <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002ca8:	887b      	ldrh	r3, [r7, #2]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	bf14      	ite	ne
 8002cae:	2301      	movne	r3, #1
 8002cb0:	2300      	moveq	r3, #0
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	88bb      	ldrh	r3, [r7, #4]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf0 <io_virtual_write+0x74>)
 8002cba:	54d1      	strb	r1, [r2, r3]
			return true;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e00e      	b.n	8002cde <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <io_virtual_write+0x78>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	88ba      	ldrh	r2, [r7, #4]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d301      	bcc.n	8002cce <io_virtual_write+0x52>
				return false;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e007      	b.n	8002cde <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002cce:	88bb      	ldrh	r3, [r7, #4]
 8002cd0:	4909      	ldr	r1, [pc, #36]	@ (8002cf8 <io_virtual_write+0x7c>)
 8002cd2:	887a      	ldrh	r2, [r7, #2]
 8002cd4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002cdc:	2300      	movs	r3, #0
		}
	}
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000f58 	.word	0x20000f58
 8002cf0:	20000ed8 	.word	0x20000ed8
 8002cf4:	2000105c 	.word	0x2000105c
 8002cf8:	20000f5c 	.word	0x20000f5c

08002cfc <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b0e6      	sub	sp, #408	@ 0x198
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4602      	mov	r2, r0
 8002d04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d08:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002d0c:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002d14:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d18:	f107 0210 	add.w	r2, r7, #16
 8002d1c:	4413      	add	r3, r2
 8002d1e:	4a42      	ldr	r2, [pc, #264]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d20:	8812      	ldrh	r2, [r2, #0]
 8002d22:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002d24:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d28:	3302      	adds	r3, #2
 8002d2a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002d2e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d32:	f107 0210 	add.w	r2, r7, #16
 8002d36:	4413      	add	r3, r2
 8002d38:	4a3b      	ldr	r2, [pc, #236]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d3a:	8812      	ldrh	r2, [r2, #0]
 8002d3c:	493b      	ldr	r1, [pc, #236]	@ (8002e2c <io_virtual_save+0x130>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f010 f80d 	bl	8012d5e <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002d44:	4b38      	ldr	r3, [pc, #224]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d46:	881a      	ldrh	r2, [r3, #0]
 8002d48:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002d52:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d56:	f107 0210 	add.w	r2, r7, #16
 8002d5a:	4413      	add	r3, r2
 8002d5c:	4a34      	ldr	r2, [pc, #208]	@ (8002e30 <io_virtual_save+0x134>)
 8002d5e:	8812      	ldrh	r2, [r2, #0]
 8002d60:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002d62:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d66:	3302      	adds	r3, #2
 8002d68:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002d6c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d70:	f107 0210 	add.w	r2, r7, #16
 8002d74:	4413      	add	r3, r2
 8002d76:	4a2e      	ldr	r2, [pc, #184]	@ (8002e30 <io_virtual_save+0x134>)
 8002d78:	8812      	ldrh	r2, [r2, #0]
 8002d7a:	0052      	lsls	r2, r2, #1
 8002d7c:	492d      	ldr	r1, [pc, #180]	@ (8002e34 <io_virtual_save+0x138>)
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f00f ffed 	bl	8012d5e <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <io_virtual_save+0x134>)
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d90:	4413      	add	r3, r2
 8002d92:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002d96:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d9a:	f107 0110 	add.w	r1, r7, #16
 8002d9e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002da2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff f8aa 	bl	8001f02 <EEPROM_WriteBlock>
 8002dae:	4603      	mov	r3, r0
 8002db0:	f083 0301 	eor.w	r3, r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <io_virtual_save+0xc2>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e02f      	b.n	8002e1e <io_virtual_save+0x122>
	baseAddress += offset;
 8002dbe:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002dc2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002dc6:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002dca:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002dce:	8811      	ldrh	r1, [r2, #0]
 8002dd0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002dd4:	440a      	add	r2, r1
 8002dd6:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002dd8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002ddc:	f107 0310 	add.w	r3, r7, #16
 8002de0:	4611      	mov	r1, r2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 fef4 	bl	8004bd0 <modbus_crc16>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002df0:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002df4:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002df6:	f107 010e 	add.w	r1, r7, #14
 8002dfa:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002dfe:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002e02:	881b      	ldrh	r3, [r3, #0]
 8002e04:	2202      	movs	r2, #2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f87b 	bl	8001f02 <EEPROM_WriteBlock>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f083 0301 	eor.w	r3, r3, #1
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <io_virtual_save+0x120>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e000      	b.n	8002e1e <io_virtual_save+0x122>

	return true;
 8002e1c:	2301      	movs	r3, #1
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000f58 	.word	0x20000f58
 8002e2c:	20000ed8 	.word	0x20000ed8
 8002e30:	2000105c 	.word	0x2000105c
 8002e34:	20000f5c 	.word	0x20000f5c

08002e38 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4602      	mov	r2, r0
 8002e42:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e46:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e4a:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8002e52:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8002e56:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002e5a:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8002e5e:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002e62:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e66:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff f860 	bl	8001f32 <EEPROM_LoadBlock>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f083 0301 	eor.w	r3, r3, #1
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <io_virtual_load+0x4a>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e0bd      	b.n	8002ffe <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002e82:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e86:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e8a:	4413      	add	r3, r2
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e94:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002e98:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002e9a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e9e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	2b80      	cmp	r3, #128	@ 0x80
 8002ea6:	d901      	bls.n	8002eac <io_virtual_load+0x74>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	e0a8      	b.n	8002ffe <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8002eac:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eb0:	3302      	adds	r3, #2
 8002eb2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002eb6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eba:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002ebe:	18d1      	adds	r1, r2, r3
 8002ec0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ec4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f00f ff44 	bl	8012d5e <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002ed6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002eda:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ede:	881a      	ldrh	r2, [r3, #0]
 8002ee0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002eea:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eee:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002ef2:	4413      	add	r3, r2
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002efc:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f00:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002f02:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f06:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b80      	cmp	r3, #128	@ 0x80
 8002f0e:	d901      	bls.n	8002f14 <io_virtual_load+0xdc>
 8002f10:	2300      	movs	r3, #0
 8002f12:	e074      	b.n	8002ffe <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8002f14:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f18:	3302      	adds	r3, #2
 8002f1a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f1e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f22:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f26:	18d1      	adds	r1, r2, r3
 8002f28:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f2c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	005a      	lsls	r2, r3, #1
 8002f34:	f107 030c 	add.w	r3, r7, #12
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f00f ff10 	bl	8012d5e <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f3e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f42:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f50:	4413      	add	r3, r2
 8002f52:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002f56:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f5a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002f5e:	881a      	ldrh	r2, [r3, #0]
 8002f60:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f64:	4413      	add	r3, r2
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	f107 010a 	add.w	r1, r7, #10
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe ffdf 	bl	8001f32 <EEPROM_LoadBlock>
 8002f74:	4603      	mov	r3, r0
 8002f76:	f083 0301 	eor.w	r3, r3, #1
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <io_virtual_load+0x14c>
 8002f80:	2300      	movs	r3, #0
 8002f82:	e03c      	b.n	8002ffe <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002f84:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8002f88:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8002f8c:	4611      	mov	r1, r2
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f001 fe1e 	bl	8004bd0 <modbus_crc16>
 8002f94:	4603      	mov	r3, r0
 8002f96:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8002f9a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f9e:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <io_virtual_load+0x178>
 8002fac:	2300      	movs	r3, #0
 8002fae:	e026      	b.n	8002ffe <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8002fb0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fb4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002fb8:	881a      	ldrh	r2, [r3, #0]
 8002fba:	4b13      	ldr	r3, [pc, #76]	@ (8003008 <io_virtual_load+0x1d0>)
 8002fbc:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002fbe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fc2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002fce:	4619      	mov	r1, r3
 8002fd0:	480e      	ldr	r0, [pc, #56]	@ (800300c <io_virtual_load+0x1d4>)
 8002fd2:	f00f fec4 	bl	8012d5e <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8002fd6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fda:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002fde:	881a      	ldrh	r2, [r3, #0]
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <io_virtual_load+0x1d8>)
 8002fe2:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002fe4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fe8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	005a      	lsls	r2, r3, #1
 8002ff0:	f107 030c 	add.w	r3, r7, #12
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4807      	ldr	r0, [pc, #28]	@ (8003014 <io_virtual_load+0x1dc>)
 8002ff8:	f00f feb1 	bl	8012d5e <memcpy>

	return true;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000f58 	.word	0x20000f58
 800300c:	20000ed8 	.word	0x20000ed8
 8003010:	2000105c 	.word	0x2000105c
 8003014:	20000f5c 	.word	0x20000f5c

08003018 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 800301c:	4b0e      	ldr	r3, [pc, #56]	@ (8003058 <io_virtual_clear+0x40>)
 800301e:	2200      	movs	r2, #0
 8003020:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003022:	4b0e      	ldr	r3, [pc, #56]	@ (800305c <io_virtual_clear+0x44>)
 8003024:	2200      	movs	r2, #0
 8003026:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003028:	2280      	movs	r2, #128	@ 0x80
 800302a:	2100      	movs	r1, #0
 800302c:	480c      	ldr	r0, [pc, #48]	@ (8003060 <io_virtual_clear+0x48>)
 800302e:	f00f fe16 	bl	8012c5e <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003032:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003036:	2100      	movs	r1, #0
 8003038:	480a      	ldr	r0, [pc, #40]	@ (8003064 <io_virtual_clear+0x4c>)
 800303a:	f00f fe10 	bl	8012c5e <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800303e:	f7fe f9b1 	bl	80013a4 <automation_save_rules>
 8003042:	4603      	mov	r3, r0
 8003044:	f083 0301 	eor.w	r3, r3, #1
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <io_virtual_clear+0x3a>
		return false;
 800304e:	2300      	movs	r3, #0
 8003050:	e000      	b.n	8003054 <io_virtual_clear+0x3c>
	}

	return true;
 8003052:	2301      	movs	r3, #1
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20000f58 	.word	0x20000f58
 800305c:	2000105c 	.word	0x2000105c
 8003060:	20000ed8 	.word	0x20000ed8
 8003064:	20000f5c 	.word	0x20000f5c

08003068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b096      	sub	sp, #88	@ 0x58
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800306e:	f003 f86c 	bl	800614a <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003072:	f000 f95f 	bl	8003334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003076:	f000 fb63 	bl	8003740 <MX_GPIO_Init>
  MX_DMA_Init();
 800307a:	f000 fb2f 	bl	80036dc <MX_DMA_Init>
  MX_I2C1_Init();
 800307e:	f000 fa61 	bl	8003544 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003082:	f000 fadd 	bl	8003640 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003086:	f000 f9a1 	bl	80033cc <MX_ADC1_Init>
  MX_DAC1_Init();
 800308a:	f000 fa17 	bl	80034bc <MX_DAC1_Init>
  MX_USB_Device_Init();
 800308e:	f00e fb0f 	bl	80116b0 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003092:	f000 fa97 	bl	80035c4 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003096:	f00c fdfb 	bl	800fc90 <MX_FATFS_Init>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <main+0x3c>
    Error_Handler();
 80030a0:	f000 fbec 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80030a4:	f7fe fb14 	bl	80016d0 <display_Setup>
	display_Boot();
 80030a8:	f7fe fb18 	bl	80016dc <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80030ac:	2001      	movs	r0, #1
 80030ae:	f000 ffb9 	bl	8004024 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80030b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030ba:	f002 fd33 	bl	8005b24 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 80030be:	4889      	ldr	r0, [pc, #548]	@ (80032e4 <main+0x27c>)
 80030c0:	f7fe ff4a 	bl	8001f58 <I2C_Setup>
  	INA226_Init(&hi2c1);
 80030c4:	4887      	ldr	r0, [pc, #540]	@ (80032e4 <main+0x27c>)
 80030c6:	f7fe ffed 	bl	80020a4 <INA226_Init>
  	automation_Init();
 80030ca:	f7fe f879 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80030ce:	4a86      	ldr	r2, [pc, #536]	@ (80032e8 <main+0x280>)
 80030d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80030d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030d8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80030dc:	4a83      	ldr	r2, [pc, #524]	@ (80032ec <main+0x284>)
 80030de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80030e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030e6:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80030ea:	4a81      	ldr	r2, [pc, #516]	@ (80032f0 <main+0x288>)
 80030ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030f4:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80030f8:	4a7e      	ldr	r2, [pc, #504]	@ (80032f4 <main+0x28c>)
 80030fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003102:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003106:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800310a:	4619      	mov	r1, r3
 800310c:	487a      	ldr	r0, [pc, #488]	@ (80032f8 <main+0x290>)
 800310e:	f7ff fa5f 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003112:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003116:	4619      	mov	r1, r3
 8003118:	4877      	ldr	r0, [pc, #476]	@ (80032f8 <main+0x290>)
 800311a:	f7ff fa59 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 800311e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003122:	4619      	mov	r1, r3
 8003124:	4874      	ldr	r0, [pc, #464]	@ (80032f8 <main+0x290>)
 8003126:	f7ff fa53 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800312a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800312e:	4619      	mov	r1, r3
 8003130:	4871      	ldr	r0, [pc, #452]	@ (80032f8 <main+0x290>)
 8003132:	f7ff fa4d 	bl	80025d0 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003136:	4a71      	ldr	r2, [pc, #452]	@ (80032fc <main+0x294>)
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003140:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003144:	4a6e      	ldr	r2, [pc, #440]	@ (8003300 <main+0x298>)
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800314e:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003152:	4a6c      	ldr	r2, [pc, #432]	@ (8003304 <main+0x29c>)
 8003154:	f107 030c 	add.w	r3, r7, #12
 8003158:	e892 0003 	ldmia.w	r2, {r0, r1}
 800315c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003160:	4a69      	ldr	r2, [pc, #420]	@ (8003308 <main+0x2a0>)
 8003162:	1d3b      	adds	r3, r7, #4
 8003164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003168:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 800316c:	f107 031c 	add.w	r3, r7, #28
 8003170:	4619      	mov	r1, r3
 8003172:	4866      	ldr	r0, [pc, #408]	@ (800330c <main+0x2a4>)
 8003174:	f7ff faf4 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	4619      	mov	r1, r3
 800317e:	4863      	ldr	r0, [pc, #396]	@ (800330c <main+0x2a4>)
 8003180:	f7ff faee 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003184:	f107 030c 	add.w	r3, r7, #12
 8003188:	4619      	mov	r1, r3
 800318a:	4860      	ldr	r0, [pc, #384]	@ (800330c <main+0x2a4>)
 800318c:	f7ff fae8 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003190:	1d3b      	adds	r3, r7, #4
 8003192:	4619      	mov	r1, r3
 8003194:	485d      	ldr	r0, [pc, #372]	@ (800330c <main+0x2a4>)
 8003196:	f7ff fae3 	bl	8002760 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 800319a:	2100      	movs	r1, #0
 800319c:	485c      	ldr	r0, [pc, #368]	@ (8003310 <main+0x2a8>)
 800319e:	f7ff fb49 	bl	8002834 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 80031a2:	2110      	movs	r1, #16
 80031a4:	485a      	ldr	r0, [pc, #360]	@ (8003310 <main+0x2a8>)
 80031a6:	f7ff fb45 	bl	8002834 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80031aa:	495a      	ldr	r1, [pc, #360]	@ (8003314 <main+0x2ac>)
 80031ac:	485a      	ldr	r0, [pc, #360]	@ (8003318 <main+0x2b0>)
 80031ae:	f7ff fc17 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80031b2:	495a      	ldr	r1, [pc, #360]	@ (800331c <main+0x2b4>)
 80031b4:	4858      	ldr	r0, [pc, #352]	@ (8003318 <main+0x2b0>)
 80031b6:	f7ff fc13 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80031ba:	4959      	ldr	r1, [pc, #356]	@ (8003320 <main+0x2b8>)
 80031bc:	4856      	ldr	r0, [pc, #344]	@ (8003318 <main+0x2b0>)
 80031be:	f7ff fc0f 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80031c2:	4958      	ldr	r1, [pc, #352]	@ (8003324 <main+0x2bc>)
 80031c4:	4854      	ldr	r0, [pc, #336]	@ (8003318 <main+0x2b0>)
 80031c6:	f7ff fc0b 	bl	80029e0 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80031ca:	4946      	ldr	r1, [pc, #280]	@ (80032e4 <main+0x27c>)
 80031cc:	4856      	ldr	r0, [pc, #344]	@ (8003328 <main+0x2c0>)
 80031ce:	f7ff fc07 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80031d2:	4944      	ldr	r1, [pc, #272]	@ (80032e4 <main+0x27c>)
 80031d4:	4855      	ldr	r0, [pc, #340]	@ (800332c <main+0x2c4>)
 80031d6:	f7ff fc03 	bl	80029e0 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80031da:	2201      	movs	r2, #1
 80031dc:	2140      	movs	r1, #64	@ 0x40
 80031de:	4854      	ldr	r0, [pc, #336]	@ (8003330 <main+0x2c8>)
 80031e0:	f005 fcc8 	bl	8008b74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80031e4:	203c      	movs	r0, #60	@ 0x3c
 80031e6:	f003 f821 	bl	800622c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80031ea:	2200      	movs	r2, #0
 80031ec:	2140      	movs	r1, #64	@ 0x40
 80031ee:	4850      	ldr	r0, [pc, #320]	@ (8003330 <main+0x2c8>)
 80031f0:	f005 fcc0 	bl	8008b74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80031f4:	203c      	movs	r0, #60	@ 0x3c
 80031f6:	f003 f819 	bl	800622c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80031fa:	2201      	movs	r2, #1
 80031fc:	2140      	movs	r1, #64	@ 0x40
 80031fe:	484c      	ldr	r0, [pc, #304]	@ (8003330 <main+0x2c8>)
 8003200:	f005 fcb8 	bl	8008b74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003204:	203c      	movs	r0, #60	@ 0x3c
 8003206:	f003 f811 	bl	800622c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800320a:	2200      	movs	r2, #0
 800320c:	2140      	movs	r1, #64	@ 0x40
 800320e:	4848      	ldr	r0, [pc, #288]	@ (8003330 <main+0x2c8>)
 8003210:	f005 fcb0 	bl	8008b74 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8003214:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003218:	f003 f808 	bl	800622c <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800321c:	f7fe fa88 	bl	8001730 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003220:	2300      	movs	r3, #0
 8003222:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 800322e:	f002 fff1 	bl	8006214 <HAL_GetTick>
 8003232:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8003234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003236:	3301      	adds	r3, #1
 8003238:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800323a:	f002 fd81 	bl	8005d40 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800323e:	f002 fdc3 	bl	8005dc8 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003242:	f7fd ffc3 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003246:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800324a:	4839      	ldr	r0, [pc, #228]	@ (8003330 <main+0x2c8>)
 800324c:	f005 fc7a 	bl	8008b44 <HAL_GPIO_ReadPin>
 8003250:	4603      	mov	r3, r0
 8003252:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 8003256:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800325a:	2b01      	cmp	r3, #1
 800325c:	d113      	bne.n	8003286 <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 800325e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <main+0x22c>
 8003266:	f002 ffd5 	bl	8006214 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b32      	cmp	r3, #50	@ 0x32
 8003272:	d90f      	bls.n	8003294 <main+0x22c>
			  display_BtnPress();
 8003274:	f7fe fd88 	bl	8001d88 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8003278:	f002 ffcc 	bl	8006214 <HAL_GetTick>
 800327c:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 800327e:	2301      	movs	r3, #1
 8003280:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8003284:	e006      	b.n	8003294 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8003286:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800328a:	2b00      	cmp	r3, #0
 800328c:	d102      	bne.n	8003294 <main+0x22c>
		  btn1status = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003294:	f002 ffbe 	bl	8006214 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032a2:	d205      	bcs.n	80032b0 <main+0x248>
 80032a4:	f002 ffb6 	bl	8006214 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d906      	bls.n	80032be <main+0x256>
		  lastTimeTick = HAL_GetTick();
 80032b0:	f002 ffb0 	bl	8006214 <HAL_GetTick>
 80032b4:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 80032ba:	f7fe fa39 	bl	8001730 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80032be:	f002 ffa9 	bl	8006214 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d805      	bhi.n	80032dc <main+0x274>
 80032d0:	f002 ffa0 	bl	8006214 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032d8:	4293      	cmp	r3, r2
 80032da:	d9ab      	bls.n	8003234 <main+0x1cc>
		  display_setPage(0);
 80032dc:	2000      	movs	r0, #0
 80032de:	f7fe fd6d 	bl	8001dbc <display_setPage>
  {
 80032e2:	e7a7      	b.n	8003234 <main+0x1cc>
 80032e4:	200010e0 	.word	0x200010e0
 80032e8:	08014f24 	.word	0x08014f24
 80032ec:	08014f2c 	.word	0x08014f2c
 80032f0:	08014f34 	.word	0x08014f34
 80032f4:	08014f3c 	.word	0x08014f3c
 80032f8:	08002739 	.word	0x08002739
 80032fc:	08014f44 	.word	0x08014f44
 8003300:	08014f4c 	.word	0x08014f4c
 8003304:	08014f54 	.word	0x08014f54
 8003308:	08014f5c 	.word	0x08014f5c
 800330c:	0800280d 	.word	0x0800280d
 8003310:	08002999 	.word	0x08002999
 8003314:	04300002 	.word	0x04300002
 8003318:	08002a8d 	.word	0x08002a8d
 800331c:	08600004 	.word	0x08600004
 8003320:	2e300800 	.word	0x2e300800
 8003324:	3ac04000 	.word	0x3ac04000
 8003328:	080020dd 	.word	0x080020dd
 800332c:	0800211d 	.word	0x0800211d
 8003330:	48000800 	.word	0x48000800

08003334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b094      	sub	sp, #80	@ 0x50
 8003338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800333a:	f107 0318 	add.w	r3, r7, #24
 800333e:	2238      	movs	r2, #56	@ 0x38
 8003340:	2100      	movs	r1, #0
 8003342:	4618      	mov	r0, r3
 8003344:	f00f fc8b 	bl	8012c5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
 800334e:	605a      	str	r2, [r3, #4]
 8003350:	609a      	str	r2, [r3, #8]
 8003352:	60da      	str	r2, [r3, #12]
 8003354:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003356:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800335a:	f008 f873 	bl	800b444 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800335e:	2302      	movs	r3, #2
 8003360:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003362:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003368:	2340      	movs	r3, #64	@ 0x40
 800336a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800336c:	2302      	movs	r3, #2
 800336e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003370:	2302      	movs	r3, #2
 8003372:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003374:	2301      	movs	r3, #1
 8003376:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003378:	230c      	movs	r3, #12
 800337a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800337c:	2302      	movs	r3, #2
 800337e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003380:	2304      	movs	r3, #4
 8003382:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003384:	2302      	movs	r3, #2
 8003386:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003388:	f107 0318 	add.w	r3, r7, #24
 800338c:	4618      	mov	r0, r3
 800338e:	f008 f90d 	bl	800b5ac <HAL_RCC_OscConfig>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003398:	f000 fa70 	bl	800387c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800339c:	230f      	movs	r3, #15
 800339e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80033a0:	2301      	movs	r3, #1
 80033a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033a4:	2300      	movs	r3, #0
 80033a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033a8:	2300      	movs	r3, #0
 80033aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033b0:	1d3b      	adds	r3, r7, #4
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f008 fc0b 	bl	800bbd0 <HAL_RCC_ClockConfig>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80033c0:	f000 fa5c 	bl	800387c <Error_Handler>
  }
}
 80033c4:	bf00      	nop
 80033c6:	3750      	adds	r7, #80	@ 0x50
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b08c      	sub	sp, #48	@ 0x30
 80033d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80033d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033d6:	2200      	movs	r2, #0
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	605a      	str	r2, [r3, #4]
 80033dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80033de:	1d3b      	adds	r3, r7, #4
 80033e0:	2220      	movs	r2, #32
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f00f fc3a 	bl	8012c5e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80033ea:	4b32      	ldr	r3, [pc, #200]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 80033ec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80033f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80033f2:	4b30      	ldr	r3, [pc, #192]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 80033f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80033fa:	4b2e      	ldr	r3, [pc, #184]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003400:	4b2c      	ldr	r3, [pc, #176]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003402:	2200      	movs	r2, #0
 8003404:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003406:	4b2b      	ldr	r3, [pc, #172]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003408:	2200      	movs	r2, #0
 800340a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800340c:	4b29      	ldr	r3, [pc, #164]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800340e:	2200      	movs	r2, #0
 8003410:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003412:	4b28      	ldr	r3, [pc, #160]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003414:	2204      	movs	r2, #4
 8003416:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003418:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800341a:	2200      	movs	r2, #0
 800341c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800341e:	4b25      	ldr	r3, [pc, #148]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003420:	2200      	movs	r2, #0
 8003422:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003424:	4b23      	ldr	r3, [pc, #140]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003426:	2201      	movs	r2, #1
 8003428:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800342a:	4b22      	ldr	r3, [pc, #136]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003432:	4b20      	ldr	r3, [pc, #128]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003434:	2200      	movs	r2, #0
 8003436:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003438:	4b1e      	ldr	r3, [pc, #120]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800343a:	2200      	movs	r2, #0
 800343c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800343e:	4b1d      	ldr	r3, [pc, #116]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003446:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003448:	2200      	movs	r2, #0
 800344a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800344c:	4b19      	ldr	r3, [pc, #100]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003454:	4817      	ldr	r0, [pc, #92]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003456:	f003 f985 	bl	8006764 <HAL_ADC_Init>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003460:	f000 fa0c 	bl	800387c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003464:	2300      	movs	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003468:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800346c:	4619      	mov	r1, r3
 800346e:	4811      	ldr	r0, [pc, #68]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 8003470:	f004 fa8a 	bl	8007988 <HAL_ADCEx_MultiModeConfigChannel>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800347a:	f000 f9ff 	bl	800387c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800347e:	4b0e      	ldr	r3, [pc, #56]	@ (80034b8 <MX_ADC1_Init+0xec>)
 8003480:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003482:	2306      	movs	r3, #6
 8003484:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003486:	2300      	movs	r3, #0
 8003488:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800348a:	237f      	movs	r3, #127	@ 0x7f
 800348c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800348e:	2304      	movs	r3, #4
 8003490:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003492:	2300      	movs	r3, #0
 8003494:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003496:	1d3b      	adds	r3, r7, #4
 8003498:	4619      	mov	r1, r3
 800349a:	4806      	ldr	r0, [pc, #24]	@ (80034b4 <MX_ADC1_Init+0xe8>)
 800349c:	f003 fcbc 	bl	8006e18 <HAL_ADC_ConfigChannel>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80034a6:	f000 f9e9 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80034aa:	bf00      	nop
 80034ac:	3730      	adds	r7, #48	@ 0x30
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20001060 	.word	0x20001060
 80034b8:	04300002 	.word	0x04300002

080034bc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b08c      	sub	sp, #48	@ 0x30
 80034c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80034c2:	463b      	mov	r3, r7
 80034c4:	2230      	movs	r2, #48	@ 0x30
 80034c6:	2100      	movs	r1, #0
 80034c8:	4618      	mov	r0, r3
 80034ca:	f00f fbc8 	bl	8012c5e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80034ce:	4b1b      	ldr	r3, [pc, #108]	@ (800353c <MX_DAC1_Init+0x80>)
 80034d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003540 <MX_DAC1_Init+0x84>)
 80034d2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80034d4:	4819      	ldr	r0, [pc, #100]	@ (800353c <MX_DAC1_Init+0x80>)
 80034d6:	f004 fc0a 	bl	8007cee <HAL_DAC_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80034e0:	f000 f9cc 	bl	800387c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80034e4:	2302      	movs	r3, #2
 80034e6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80034e8:	2300      	movs	r3, #0
 80034ea:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80034ec:	2300      	movs	r3, #0
 80034ee:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80034f8:	2300      	movs	r3, #0
 80034fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003500:	2301      	movs	r3, #1
 8003502:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003504:	2300      	movs	r3, #0
 8003506:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003508:	463b      	mov	r3, r7
 800350a:	2200      	movs	r2, #0
 800350c:	4619      	mov	r1, r3
 800350e:	480b      	ldr	r0, [pc, #44]	@ (800353c <MX_DAC1_Init+0x80>)
 8003510:	f004 fcaa 	bl	8007e68 <HAL_DAC_ConfigChannel>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800351a:	f000 f9af 	bl	800387c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800351e:	463b      	mov	r3, r7
 8003520:	2210      	movs	r2, #16
 8003522:	4619      	mov	r1, r3
 8003524:	4805      	ldr	r0, [pc, #20]	@ (800353c <MX_DAC1_Init+0x80>)
 8003526:	f004 fc9f 	bl	8007e68 <HAL_DAC_ConfigChannel>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003530:	f000 f9a4 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003534:	bf00      	nop
 8003536:	3730      	adds	r7, #48	@ 0x30
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	200010cc 	.word	0x200010cc
 8003540:	50000800 	.word	0x50000800

08003544 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003548:	4b1b      	ldr	r3, [pc, #108]	@ (80035b8 <MX_I2C1_Init+0x74>)
 800354a:	4a1c      	ldr	r2, [pc, #112]	@ (80035bc <MX_I2C1_Init+0x78>)
 800354c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800354e:	4b1a      	ldr	r3, [pc, #104]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003550:	4a1b      	ldr	r2, [pc, #108]	@ (80035c0 <MX_I2C1_Init+0x7c>)
 8003552:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003554:	4b18      	ldr	r3, [pc, #96]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800355a:	4b17      	ldr	r3, [pc, #92]	@ (80035b8 <MX_I2C1_Init+0x74>)
 800355c:	2201      	movs	r2, #1
 800355e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003560:	4b15      	ldr	r3, [pc, #84]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003562:	2200      	movs	r2, #0
 8003564:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003566:	4b14      	ldr	r3, [pc, #80]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003568:	2200      	movs	r2, #0
 800356a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800356c:	4b12      	ldr	r3, [pc, #72]	@ (80035b8 <MX_I2C1_Init+0x74>)
 800356e:	2200      	movs	r2, #0
 8003570:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003572:	4b11      	ldr	r3, [pc, #68]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003574:	2200      	movs	r2, #0
 8003576:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003578:	4b0f      	ldr	r3, [pc, #60]	@ (80035b8 <MX_I2C1_Init+0x74>)
 800357a:	2200      	movs	r2, #0
 800357c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800357e:	480e      	ldr	r0, [pc, #56]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003580:	f005 fb10 	bl	8008ba4 <HAL_I2C_Init>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800358a:	f000 f977 	bl	800387c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800358e:	2100      	movs	r1, #0
 8003590:	4809      	ldr	r0, [pc, #36]	@ (80035b8 <MX_I2C1_Init+0x74>)
 8003592:	f006 f9bf 	bl	8009914 <HAL_I2CEx_ConfigAnalogFilter>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800359c:	f000 f96e 	bl	800387c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80035a0:	2100      	movs	r1, #0
 80035a2:	4805      	ldr	r0, [pc, #20]	@ (80035b8 <MX_I2C1_Init+0x74>)
 80035a4:	f006 fa01 	bl	80099aa <HAL_I2CEx_ConfigDigitalFilter>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80035ae:	f000 f965 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	200010e0 	.word	0x200010e0
 80035bc:	40005400 	.word	0x40005400
 80035c0:	00300617 	.word	0x00300617

080035c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035ca:	4a1c      	ldr	r2, [pc, #112]	@ (800363c <MX_SPI1_Init+0x78>)
 80035cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035d6:	4b18      	ldr	r3, [pc, #96]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035d8:	2200      	movs	r2, #0
 80035da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80035dc:	4b16      	ldr	r3, [pc, #88]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035de:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80035e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035e4:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035ea:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035f0:	4b11      	ldr	r3, [pc, #68]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003638 <MX_SPI1_Init+0x74>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <MX_SPI1_Init+0x74>)
 8003600:	2200      	movs	r2, #0
 8003602:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003604:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <MX_SPI1_Init+0x74>)
 8003606:	2200      	movs	r2, #0
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800360a:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <MX_SPI1_Init+0x74>)
 800360c:	2200      	movs	r2, #0
 800360e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003610:	4b09      	ldr	r3, [pc, #36]	@ (8003638 <MX_SPI1_Init+0x74>)
 8003612:	2207      	movs	r2, #7
 8003614:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003616:	4b08      	ldr	r3, [pc, #32]	@ (8003638 <MX_SPI1_Init+0x74>)
 8003618:	2200      	movs	r2, #0
 800361a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <MX_SPI1_Init+0x74>)
 800361e:	2208      	movs	r2, #8
 8003620:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003622:	4805      	ldr	r0, [pc, #20]	@ (8003638 <MX_SPI1_Init+0x74>)
 8003624:	f008 fee0 	bl	800c3e8 <HAL_SPI_Init>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800362e:	f000 f925 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20001134 	.word	0x20001134
 800363c:	40013000 	.word	0x40013000

08003640 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003644:	4b23      	ldr	r3, [pc, #140]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003646:	4a24      	ldr	r2, [pc, #144]	@ (80036d8 <MX_USART1_UART_Init+0x98>)
 8003648:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800364a:	4b22      	ldr	r3, [pc, #136]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800364c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003650:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003652:	4b20      	ldr	r3, [pc, #128]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8003658:	4b1e      	ldr	r3, [pc, #120]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800365a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800365e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003660:	4b1c      	ldr	r3, [pc, #112]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003666:	4b1b      	ldr	r3, [pc, #108]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003668:	220c      	movs	r2, #12
 800366a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800366c:	4b19      	ldr	r3, [pc, #100]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800366e:	2200      	movs	r2, #0
 8003670:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003672:	4b18      	ldr	r3, [pc, #96]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003674:	2200      	movs	r2, #0
 8003676:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003678:	4b16      	ldr	r3, [pc, #88]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800367a:	2200      	movs	r2, #0
 800367c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800367e:	4b15      	ldr	r3, [pc, #84]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003680:	2200      	movs	r2, #0
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003684:	4b13      	ldr	r3, [pc, #76]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003686:	2200      	movs	r2, #0
 8003688:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800368a:	4812      	ldr	r0, [pc, #72]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800368c:	f008 ff57 	bl	800c53e <HAL_UART_Init>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003696:	f000 f8f1 	bl	800387c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800369a:	2100      	movs	r1, #0
 800369c:	480d      	ldr	r0, [pc, #52]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 800369e:	f00a fb40 	bl	800dd22 <HAL_UARTEx_SetTxFifoThreshold>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80036a8:	f000 f8e8 	bl	800387c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036ac:	2100      	movs	r1, #0
 80036ae:	4809      	ldr	r0, [pc, #36]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 80036b0:	f00a fb75 	bl	800dd9e <HAL_UARTEx_SetRxFifoThreshold>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80036ba:	f000 f8df 	bl	800387c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80036be:	4805      	ldr	r0, [pc, #20]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 80036c0:	f00a faf6 	bl	800dcb0 <HAL_UARTEx_DisableFifoMode>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80036ca:	f000 f8d7 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20001198 	.word	0x20001198
 80036d8:	40013800 	.word	0x40013800

080036dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80036e2:	4b16      	ldr	r3, [pc, #88]	@ (800373c <MX_DMA_Init+0x60>)
 80036e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036e6:	4a15      	ldr	r2, [pc, #84]	@ (800373c <MX_DMA_Init+0x60>)
 80036e8:	f043 0304 	orr.w	r3, r3, #4
 80036ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80036ee:	4b13      	ldr	r3, [pc, #76]	@ (800373c <MX_DMA_Init+0x60>)
 80036f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036f2:	f003 0304 	and.w	r3, r3, #4
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036fa:	4b10      	ldr	r3, [pc, #64]	@ (800373c <MX_DMA_Init+0x60>)
 80036fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036fe:	4a0f      	ldr	r2, [pc, #60]	@ (800373c <MX_DMA_Init+0x60>)
 8003700:	f043 0301 	orr.w	r3, r3, #1
 8003704:	6493      	str	r3, [r2, #72]	@ 0x48
 8003706:	4b0d      	ldr	r3, [pc, #52]	@ (800373c <MX_DMA_Init+0x60>)
 8003708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003712:	2200      	movs	r2, #0
 8003714:	2100      	movs	r1, #0
 8003716:	200b      	movs	r0, #11
 8003718:	f004 fab5 	bl	8007c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800371c:	200b      	movs	r0, #11
 800371e:	f004 facc 	bl	8007cba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003722:	2200      	movs	r2, #0
 8003724:	2100      	movs	r1, #0
 8003726:	200c      	movs	r0, #12
 8003728:	f004 faad 	bl	8007c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800372c:	200c      	movs	r0, #12
 800372e:	f004 fac4 	bl	8007cba <HAL_NVIC_EnableIRQ>

}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000

08003740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003746:	f107 030c 	add.w	r3, r7, #12
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	609a      	str	r2, [r3, #8]
 8003752:	60da      	str	r2, [r3, #12]
 8003754:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003756:	4b46      	ldr	r3, [pc, #280]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375a:	4a45      	ldr	r2, [pc, #276]	@ (8003870 <MX_GPIO_Init+0x130>)
 800375c:	f043 0304 	orr.w	r3, r3, #4
 8003760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003762:	4b43      	ldr	r3, [pc, #268]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	60bb      	str	r3, [r7, #8]
 800376c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800376e:	4b40      	ldr	r3, [pc, #256]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003772:	4a3f      	ldr	r2, [pc, #252]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800377a:	4b3d      	ldr	r3, [pc, #244]	@ (8003870 <MX_GPIO_Init+0x130>)
 800377c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	607b      	str	r3, [r7, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003786:	4b3a      	ldr	r3, [pc, #232]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800378a:	4a39      	ldr	r2, [pc, #228]	@ (8003870 <MX_GPIO_Init+0x130>)
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003792:	4b37      	ldr	r3, [pc, #220]	@ (8003870 <MX_GPIO_Init+0x130>)
 8003794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	603b      	str	r3, [r7, #0]
 800379c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 800379e:	2200      	movs	r2, #0
 80037a0:	2150      	movs	r1, #80	@ 0x50
 80037a2:	4834      	ldr	r0, [pc, #208]	@ (8003874 <MX_GPIO_Init+0x134>)
 80037a4:	f005 f9e6 	bl	8008b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80037a8:	2200      	movs	r2, #0
 80037aa:	2107      	movs	r1, #7
 80037ac:	4832      	ldr	r0, [pc, #200]	@ (8003878 <MX_GPIO_Init+0x138>)
 80037ae:	f005 f9e1 	bl	8008b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80037b2:	2200      	movs	r2, #0
 80037b4:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80037b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037bc:	f005 f9da 	bl	8008b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80037c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037c6:	2300      	movs	r3, #0
 80037c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037ca:	2302      	movs	r3, #2
 80037cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80037ce:	f107 030c 	add.w	r3, r7, #12
 80037d2:	4619      	mov	r1, r3
 80037d4:	4827      	ldr	r0, [pc, #156]	@ (8003874 <MX_GPIO_Init+0x134>)
 80037d6:	f005 f833 	bl	8008840 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80037da:	f242 030c 	movw	r3, #8204	@ 0x200c
 80037de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e4:	2300      	movs	r3, #0
 80037e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	4619      	mov	r1, r3
 80037ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037f2:	f005 f825 	bl	8008840 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80037f6:	2350      	movs	r3, #80	@ 0x50
 80037f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037fa:	2301      	movs	r3, #1
 80037fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003802:	2300      	movs	r3, #0
 8003804:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003806:	f107 030c 	add.w	r3, r7, #12
 800380a:	4619      	mov	r1, r3
 800380c:	4819      	ldr	r0, [pc, #100]	@ (8003874 <MX_GPIO_Init+0x134>)
 800380e:	f005 f817 	bl	8008840 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003812:	2307      	movs	r3, #7
 8003814:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003816:	2301      	movs	r3, #1
 8003818:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003822:	f107 030c 	add.w	r3, r7, #12
 8003826:	4619      	mov	r1, r3
 8003828:	4813      	ldr	r0, [pc, #76]	@ (8003878 <MX_GPIO_Init+0x138>)
 800382a:	f005 f809 	bl	8008840 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 800382e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003832:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003834:	2300      	movs	r3, #0
 8003836:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383c:	f107 030c 	add.w	r3, r7, #12
 8003840:	4619      	mov	r1, r3
 8003842:	480d      	ldr	r0, [pc, #52]	@ (8003878 <MX_GPIO_Init+0x138>)
 8003844:	f004 fffc 	bl	8008840 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8003848:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 800384c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800384e:	2301      	movs	r3, #1
 8003850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003856:	2300      	movs	r3, #0
 8003858:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385a:	f107 030c 	add.w	r3, r7, #12
 800385e:	4619      	mov	r1, r3
 8003860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003864:	f004 ffec 	bl	8008840 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003868:	bf00      	nop
 800386a:	3720      	adds	r7, #32
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40021000 	.word	0x40021000
 8003874:	48000800 	.word	0x48000800
 8003878:	48000400 	.word	0x48000400

0800387c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003880:	b672      	cpsid	i
}
 8003882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003884:	bf00      	nop
 8003886:	e7fd      	b.n	8003884 <Error_Handler+0x8>

08003888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800388e:	4b0f      	ldr	r3, [pc, #60]	@ (80038cc <HAL_MspInit+0x44>)
 8003890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003892:	4a0e      	ldr	r2, [pc, #56]	@ (80038cc <HAL_MspInit+0x44>)
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	6613      	str	r3, [r2, #96]	@ 0x60
 800389a:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <HAL_MspInit+0x44>)
 800389c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	607b      	str	r3, [r7, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <HAL_MspInit+0x44>)
 80038a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038aa:	4a08      	ldr	r2, [pc, #32]	@ (80038cc <HAL_MspInit+0x44>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_MspInit+0x44>)
 80038b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80038be:	f007 fe65 	bl	800b58c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038c2:	bf00      	nop
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000

080038d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b09c      	sub	sp, #112	@ 0x70
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	609a      	str	r2, [r3, #8]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038e8:	f107 0318 	add.w	r3, r7, #24
 80038ec:	2244      	movs	r2, #68	@ 0x44
 80038ee:	2100      	movs	r1, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f00f f9b4 	bl	8012c5e <memset>
  if(hadc->Instance==ADC1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038fe:	d14d      	bne.n	800399c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003900:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003904:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003906:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800390a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800390c:	f107 0318 	add.w	r3, r7, #24
 8003910:	4618      	mov	r0, r3
 8003912:	f008 fb79 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800391c:	f7ff ffae 	bl	800387c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003920:	4b20      	ldr	r3, [pc, #128]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 8003922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003924:	4a1f      	ldr	r2, [pc, #124]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 8003926:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800392a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800392c:	4b1d      	ldr	r3, [pc, #116]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 800392e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003938:	4b1a      	ldr	r3, [pc, #104]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 800393a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800393c:	4a19      	ldr	r2, [pc, #100]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003944:	4b17      	ldr	r3, [pc, #92]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 8003946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003950:	4b14      	ldr	r3, [pc, #80]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 8003952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003954:	4a13      	ldr	r2, [pc, #76]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 8003956:	f043 0302 	orr.w	r3, r3, #2
 800395a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800395c:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <HAL_ADC_MspInit+0xd4>)
 800395e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8003968:	2303      	movs	r3, #3
 800396a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800396c:	2303      	movs	r3, #3
 800396e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003970:	2300      	movs	r3, #0
 8003972:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003974:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003978:	4619      	mov	r1, r3
 800397a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800397e:	f004 ff5f 	bl	8008840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003982:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003986:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003988:	2303      	movs	r3, #3
 800398a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398c:	2300      	movs	r3, #0
 800398e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003990:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003994:	4619      	mov	r1, r3
 8003996:	4804      	ldr	r0, [pc, #16]	@ (80039a8 <HAL_ADC_MspInit+0xd8>)
 8003998:	f004 ff52 	bl	8008840 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800399c:	bf00      	nop
 800399e:	3770      	adds	r7, #112	@ 0x70
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40021000 	.word	0x40021000
 80039a8:	48000400 	.word	0x48000400

080039ac <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08a      	sub	sp, #40	@ 0x28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	605a      	str	r2, [r3, #4]
 80039be:	609a      	str	r2, [r3, #8]
 80039c0:	60da      	str	r2, [r3, #12]
 80039c2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a15      	ldr	r2, [pc, #84]	@ (8003a20 <HAL_DAC_MspInit+0x74>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d124      	bne.n	8003a18 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80039ce:	4b15      	ldr	r3, [pc, #84]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d2:	4a14      	ldr	r2, [pc, #80]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039da:	4b12      	ldr	r3, [pc, #72]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003a24 <HAL_DAC_MspInit+0x78>)
 80039f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80039fe:	2330      	movs	r3, #48	@ 0x30
 8003a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a02:	2303      	movs	r3, #3
 8003a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a0a:	f107 0314 	add.w	r3, r7, #20
 8003a0e:	4619      	mov	r1, r3
 8003a10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a14:	f004 ff14 	bl	8008840 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8003a18:	bf00      	nop
 8003a1a:	3728      	adds	r7, #40	@ 0x28
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	50000800 	.word	0x50000800
 8003a24:	40021000 	.word	0x40021000

08003a28 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b09c      	sub	sp, #112	@ 0x70
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a30:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	60da      	str	r2, [r3, #12]
 8003a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a40:	f107 0318 	add.w	r3, r7, #24
 8003a44:	2244      	movs	r2, #68	@ 0x44
 8003a46:	2100      	movs	r1, #0
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f00f f908 	bl	8012c5e <memset>
  if(hi2c->Instance==I2C1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a2d      	ldr	r2, [pc, #180]	@ (8003b08 <HAL_I2C_MspInit+0xe0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d153      	bne.n	8003b00 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a58:	2340      	movs	r3, #64	@ 0x40
 8003a5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a60:	f107 0318 	add.w	r3, r7, #24
 8003a64:	4618      	mov	r0, r3
 8003a66:	f008 facf 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003a70:	f7ff ff04 	bl	800387c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a74:	4b25      	ldr	r3, [pc, #148]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a78:	4a24      	ldr	r2, [pc, #144]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a80:	4b22      	ldr	r3, [pc, #136]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a90:	4a1e      	ldr	r2, [pc, #120]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a92:	f043 0302 	orr.w	r3, r3, #2
 8003a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a98:	4b1c      	ldr	r3, [pc, #112]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003aa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aaa:	2312      	movs	r3, #18
 8003aac:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ab6:	2304      	movs	r3, #4
 8003ab8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aba:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ac4:	f004 febc 	bl	8008840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ac8:	2380      	movs	r3, #128	@ 0x80
 8003aca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003acc:	2312      	movs	r3, #18
 8003ace:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ad8:	2304      	movs	r3, #4
 8003ada:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003adc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	480b      	ldr	r0, [pc, #44]	@ (8003b10 <HAL_I2C_MspInit+0xe8>)
 8003ae4:	f004 feac 	bl	8008840 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ae8:	4b08      	ldr	r3, [pc, #32]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aec:	4a07      	ldr	r2, [pc, #28]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003aee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003af2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af4:	4b05      	ldr	r3, [pc, #20]	@ (8003b0c <HAL_I2C_MspInit+0xe4>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003b00:	bf00      	nop
 8003b02:	3770      	adds	r7, #112	@ 0x70
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40005400 	.word	0x40005400
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	48000400 	.word	0x48000400

08003b14 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b08a      	sub	sp, #40	@ 0x28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1c:	f107 0314 	add.w	r3, r7, #20
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	609a      	str	r2, [r3, #8]
 8003b28:	60da      	str	r2, [r3, #12]
 8003b2a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a25      	ldr	r2, [pc, #148]	@ (8003bc8 <HAL_SPI_MspInit+0xb4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d144      	bne.n	8003bc0 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b36:	4b25      	ldr	r3, [pc, #148]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b3a:	4a24      	ldr	r2, [pc, #144]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b40:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b42:	4b22      	ldr	r3, [pc, #136]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b4a:	613b      	str	r3, [r7, #16]
 8003b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	4a1e      	ldr	r2, [pc, #120]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b66:	4b19      	ldr	r3, [pc, #100]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b6a:	4a18      	ldr	r2, [pc, #96]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b6c:	f043 0302 	orr.w	r3, r3, #2
 8003b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b72:	4b16      	ldr	r3, [pc, #88]	@ (8003bcc <HAL_SPI_MspInit+0xb8>)
 8003b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b7e:	23c0      	movs	r3, #192	@ 0xc0
 8003b80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b8e:	2305      	movs	r3, #5
 8003b90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b92:	f107 0314 	add.w	r3, r7, #20
 8003b96:	4619      	mov	r1, r3
 8003b98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b9c:	f004 fe50 	bl	8008840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ba0:	2308      	movs	r3, #8
 8003ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bac:	2300      	movs	r3, #0
 8003bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bb0:	2305      	movs	r3, #5
 8003bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4805      	ldr	r0, [pc, #20]	@ (8003bd0 <HAL_SPI_MspInit+0xbc>)
 8003bbc:	f004 fe40 	bl	8008840 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003bc0:	bf00      	nop
 8003bc2:	3728      	adds	r7, #40	@ 0x28
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40013000 	.word	0x40013000
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	48000400 	.word	0x48000400

08003bd4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b09a      	sub	sp, #104	@ 0x68
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bdc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	605a      	str	r2, [r3, #4]
 8003be6:	609a      	str	r2, [r3, #8]
 8003be8:	60da      	str	r2, [r3, #12]
 8003bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bec:	f107 0310 	add.w	r3, r7, #16
 8003bf0:	2244      	movs	r2, #68	@ 0x44
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f00f f832 	bl	8012c5e <memset>
  if(huart->Instance==USART1)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a4d      	ldr	r2, [pc, #308]	@ (8003d34 <HAL_UART_MspInit+0x160>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	f040 8093 	bne.w	8003d2c <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003c06:	2301      	movs	r3, #1
 8003c08:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c0e:	f107 0310 	add.w	r3, r7, #16
 8003c12:	4618      	mov	r0, r3
 8003c14:	f008 f9f8 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003c1e:	f7ff fe2d 	bl	800387c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c22:	4b45      	ldr	r3, [pc, #276]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c26:	4a44      	ldr	r2, [pc, #272]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c2e:	4b42      	ldr	r3, [pc, #264]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c40:	f043 0301 	orr.w	r3, r3, #1
 8003c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c46:	4b3c      	ldr	r3, [pc, #240]	@ (8003d38 <HAL_UART_MspInit+0x164>)
 8003c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	60bb      	str	r3, [r7, #8]
 8003c50:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003c52:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003c56:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c60:	2300      	movs	r3, #0
 8003c62:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c64:	2307      	movs	r3, #7
 8003c66:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c68:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c72:	f004 fde5 	bl	8008840 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003c76:	4b31      	ldr	r3, [pc, #196]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c78:	4a31      	ldr	r2, [pc, #196]	@ (8003d40 <HAL_UART_MspInit+0x16c>)
 8003c7a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003c7c:	4b2f      	ldr	r3, [pc, #188]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c7e:	2218      	movs	r2, #24
 8003c80:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c82:	4b2e      	ldr	r3, [pc, #184]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c88:	4b2c      	ldr	r3, [pc, #176]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c90:	2280      	movs	r2, #128	@ 0x80
 8003c92:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c94:	4b29      	ldr	r3, [pc, #164]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c9a:	4b28      	ldr	r3, [pc, #160]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003ca0:	4b26      	ldr	r3, [pc, #152]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ca6:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003cac:	4823      	ldr	r0, [pc, #140]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003cae:	f004 fa95 	bl	80081dc <HAL_DMA_Init>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003cb8:	f7ff fde0 	bl	800387c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003cc0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d3c <HAL_UART_MspInit+0x168>)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003cca:	4b1e      	ldr	r3, [pc, #120]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8003d48 <HAL_UART_MspInit+0x174>)
 8003cce:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cd2:	2219      	movs	r2, #25
 8003cd4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cd8:	2210      	movs	r2, #16
 8003cda:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ce2:	4b18      	ldr	r3, [pc, #96]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003ce4:	2280      	movs	r2, #128	@ 0x80
 8003ce6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ce8:	4b16      	ldr	r3, [pc, #88]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cee:	4b15      	ldr	r3, [pc, #84]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003cf4:	4b13      	ldr	r3, [pc, #76]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003cfa:	4b12      	ldr	r3, [pc, #72]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003d00:	4810      	ldr	r0, [pc, #64]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003d02:	f004 fa6b 	bl	80081dc <HAL_DMA_Init>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003d0c:	f7ff fdb6 	bl	800387c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a0c      	ldr	r2, [pc, #48]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003d14:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003d16:	4a0b      	ldr	r2, [pc, #44]	@ (8003d44 <HAL_UART_MspInit+0x170>)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2100      	movs	r1, #0
 8003d20:	2025      	movs	r0, #37	@ 0x25
 8003d22:	f003 ffb0 	bl	8007c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d26:	2025      	movs	r0, #37	@ 0x25
 8003d28:	f003 ffc7 	bl	8007cba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003d2c:	bf00      	nop
 8003d2e:	3768      	adds	r7, #104	@ 0x68
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40013800 	.word	0x40013800
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	2000122c 	.word	0x2000122c
 8003d40:	40020008 	.word	0x40020008
 8003d44:	2000128c 	.word	0x2000128c
 8003d48:	4002001c 	.word	0x4002001c

08003d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d50:	bf00      	nop
 8003d52:	e7fd      	b.n	8003d50 <NMI_Handler+0x4>

08003d54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d58:	bf00      	nop
 8003d5a:	e7fd      	b.n	8003d58 <HardFault_Handler+0x4>

08003d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d60:	bf00      	nop
 8003d62:	e7fd      	b.n	8003d60 <MemManage_Handler+0x4>

08003d64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d68:	bf00      	nop
 8003d6a:	e7fd      	b.n	8003d68 <BusFault_Handler+0x4>

08003d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <UsageFault_Handler+0x4>

08003d74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d78:	bf00      	nop
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d82:	b480      	push	{r7}
 8003d84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d86:	bf00      	nop
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d94:	bf00      	nop
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003da2:	f002 fa25 	bl	80061f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da6:	bf00      	nop
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003db0:	4802      	ldr	r0, [pc, #8]	@ (8003dbc <DMA1_Channel1_IRQHandler+0x10>)
 8003db2:	f004 fbf6 	bl	80085a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003db6:	bf00      	nop
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	2000122c 	.word	0x2000122c

08003dc0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003dc4:	4802      	ldr	r0, [pc, #8]	@ (8003dd0 <DMA1_Channel2_IRQHandler+0x10>)
 8003dc6:	f004 fbec 	bl	80085a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	2000128c 	.word	0x2000128c

08003dd4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003dd8:	4802      	ldr	r0, [pc, #8]	@ (8003de4 <USB_LP_IRQHandler+0x10>)
 8003dda:	f005 ff22 	bl	8009c22 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003dde:	bf00      	nop
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	2000310c 	.word	0x2000310c

08003de8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003dec:	480c      	ldr	r0, [pc, #48]	@ (8003e20 <USART1_IRQHandler+0x38>)
 8003dee:	f008 fc77 	bl	800c6e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003df2:	4b0b      	ldr	r3, [pc, #44]	@ (8003e20 <USART1_IRQHandler+0x38>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dfc:	2b40      	cmp	r3, #64	@ 0x40
 8003dfe:	d10d      	bne.n	8003e1c <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003e00:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <USART1_IRQHandler+0x38>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2240      	movs	r2, #64	@ 0x40
 8003e06:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003e08:	4b05      	ldr	r3, [pc, #20]	@ (8003e20 <USART1_IRQHandler+0x38>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4b04      	ldr	r3, [pc, #16]	@ (8003e20 <USART1_IRQHandler+0x38>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e16:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003e18:	f001 ff74 	bl	8005d04 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003e1c:	bf00      	nop
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	20001198 	.word	0x20001198

08003e24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  return 1;
 8003e28:	2301      	movs	r3, #1
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <_kill>:

int _kill(int pid, int sig)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e3e:	f00e ff61 	bl	8012d04 <__errno>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2216      	movs	r2, #22
 8003e46:	601a      	str	r2, [r3, #0]
  return -1;
 8003e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <_exit>:

void _exit (int status)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7ff ffe7 	bl	8003e34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e66:	bf00      	nop
 8003e68:	e7fd      	b.n	8003e66 <_exit+0x12>

08003e6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b086      	sub	sp, #24
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	60f8      	str	r0, [r7, #12]
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	e00a      	b.n	8003e92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e7c:	f3af 8000 	nop.w
 8003e80:	4601      	mov	r1, r0
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	60ba      	str	r2, [r7, #8]
 8003e88:	b2ca      	uxtb	r2, r1
 8003e8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	dbf0      	blt.n	8003e7c <_read+0x12>
  }

  return len;
 8003e9a:	687b      	ldr	r3, [r7, #4]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	e009      	b.n	8003eca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	60ba      	str	r2, [r7, #8]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	dbf1      	blt.n	8003eb6 <_write+0x12>
  }
  return len;
 8003ed2:	687b      	ldr	r3, [r7, #4]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <_close>:

int _close(int file)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f04:	605a      	str	r2, [r3, #4]
  return 0;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <_isatty>:

int _isatty(int file)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f1c:	2301      	movs	r3, #1
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	60f8      	str	r0, [r7, #12]
 8003f32:	60b9      	str	r1, [r7, #8]
 8003f34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f4c:	4a14      	ldr	r2, [pc, #80]	@ (8003fa0 <_sbrk+0x5c>)
 8003f4e:	4b15      	ldr	r3, [pc, #84]	@ (8003fa4 <_sbrk+0x60>)
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f58:	4b13      	ldr	r3, [pc, #76]	@ (8003fa8 <_sbrk+0x64>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d102      	bne.n	8003f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f60:	4b11      	ldr	r3, [pc, #68]	@ (8003fa8 <_sbrk+0x64>)
 8003f62:	4a12      	ldr	r2, [pc, #72]	@ (8003fac <_sbrk+0x68>)
 8003f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f66:	4b10      	ldr	r3, [pc, #64]	@ (8003fa8 <_sbrk+0x64>)
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d207      	bcs.n	8003f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f74:	f00e fec6 	bl	8012d04 <__errno>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	220c      	movs	r2, #12
 8003f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f82:	e009      	b.n	8003f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f84:	4b08      	ldr	r3, [pc, #32]	@ (8003fa8 <_sbrk+0x64>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f8a:	4b07      	ldr	r3, [pc, #28]	@ (8003fa8 <_sbrk+0x64>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4413      	add	r3, r2
 8003f92:	4a05      	ldr	r2, [pc, #20]	@ (8003fa8 <_sbrk+0x64>)
 8003f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f96:	68fb      	ldr	r3, [r7, #12]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20008000 	.word	0x20008000
 8003fa4:	00000400 	.word	0x00000400
 8003fa8:	200012ec 	.word	0x200012ec
 8003fac:	20003758 	.word	0x20003758

08003fb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fb4:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <SystemInit+0x20>)
 8003fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fba:	4a05      	ldr	r2, [pc, #20]	@ (8003fd0 <SystemInit+0x20>)
 8003fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fc4:	bf00      	nop
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	e000ed00 	.word	0xe000ed00

08003fd4 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7fc f96f 	bl	80002c0 <strlen>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003fe6:	89fb      	ldrh	r3, [r7, #14]
 8003fe8:	4619      	mov	r1, r3
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f00d fc1e 	bl	801182c <CDC_Transmit_FS>
}
 8003ff0:	bf00      	nop
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b0a2      	sub	sp, #136	@ 0x88
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004000:	f107 0008 	add.w	r0, r7, #8
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a06      	ldr	r2, [pc, #24]	@ (8004020 <usb_serial_println+0x28>)
 8004008:	2180      	movs	r1, #128	@ 0x80
 800400a:	f00e fd73 	bl	8012af4 <sniprintf>
	usb_serial_print(buffer);
 800400e:	f107 0308 	add.w	r3, r7, #8
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff ffde 	bl	8003fd4 <usb_serial_print>
}
 8004018:	bf00      	nop
 800401a:	3788      	adds	r7, #136	@ 0x88
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	08014f64 	.word	0x08014f64

08004024 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	4603      	mov	r3, r0
 800402c:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800402e:	4a04      	ldr	r2, [pc, #16]	@ (8004040 <modbus_Setup+0x1c>)
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	7013      	strb	r3, [r2, #0]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	200012f0 	.word	0x200012f0

08004044 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8004044:	b580      	push	{r7, lr}
 8004046:	b0e0      	sub	sp, #384	@ 0x180
 8004048:	af00      	add	r7, sp, #0
 800404a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800404e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004052:	6018      	str	r0, [r3, #0]
 8004054:	460a      	mov	r2, r1
 8004056:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800405a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800405e:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8004060:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004064:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	2b05      	cmp	r3, #5
 800406c:	f240 85a5 	bls.w	8004bba <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8004070:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004074:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8004080:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004084:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	785b      	ldrb	r3, [r3, #1]
 800408c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8004090:	4bcb      	ldr	r3, [pc, #812]	@ (80043c0 <modbus_handle_frame+0x37c>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8004098:	429a      	cmp	r2, r3
 800409a:	f040 8590 	bne.w	8004bbe <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800409e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040a2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	3b01      	subs	r3, #1
 80040aa:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80040ae:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	b21b      	sxth	r3, r3
 80040ba:	021b      	lsls	r3, r3, #8
 80040bc:	b21a      	sxth	r2, r3
 80040be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040c2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	3b02      	subs	r3, #2
 80040ca:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80040ce:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80040d2:	6809      	ldr	r1, [r1, #0]
 80040d4:	440b      	add	r3, r1
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	b21b      	sxth	r3, r3
 80040da:	4313      	orrs	r3, r2
 80040dc:	b21b      	sxth	r3, r3
 80040de:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80040e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040e6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	3b02      	subs	r3, #2
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040f8:	4611      	mov	r1, r2
 80040fa:	6818      	ldr	r0, [r3, #0]
 80040fc:	f000 fd68 	bl	8004bd0 <modbus_crc16>
 8004100:	4603      	mov	r3, r0
 8004102:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8004106:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800410a:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800410e:	429a      	cmp	r2, r3
 8004110:	f040 8557 	bne.w	8004bc2 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004114:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004118:	3b01      	subs	r3, #1
 800411a:	2b0f      	cmp	r3, #15
 800411c:	f200 853f 	bhi.w	8004b9e <modbus_handle_frame+0xb5a>
 8004120:	a201      	add	r2, pc, #4	@ (adr r2, 8004128 <modbus_handle_frame+0xe4>)
 8004122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004126:	bf00      	nop
 8004128:	08004169 	.word	0x08004169
 800412c:	08004311 	.word	0x08004311
 8004130:	080044c5 	.word	0x080044c5
 8004134:	0800462f 	.word	0x0800462f
 8004138:	080047a5 	.word	0x080047a5
 800413c:	08004851 	.word	0x08004851
 8004140:	08004b9f 	.word	0x08004b9f
 8004144:	08004b9f 	.word	0x08004b9f
 8004148:	08004b9f 	.word	0x08004b9f
 800414c:	08004b9f 	.word	0x08004b9f
 8004150:	08004b9f 	.word	0x08004b9f
 8004154:	08004b9f 	.word	0x08004b9f
 8004158:	08004b9f 	.word	0x08004b9f
 800415c:	08004b9f 	.word	0x08004b9f
 8004160:	080048e9 	.word	0x080048e9
 8004164:	08004a5d 	.word	0x08004a5d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004168:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800416c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3302      	adds	r3, #2
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	b21b      	sxth	r3, r3
 8004178:	021b      	lsls	r3, r3, #8
 800417a:	b21a      	sxth	r2, r3
 800417c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004180:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3303      	adds	r3, #3
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	b21b      	sxth	r3, r3
 800418c:	4313      	orrs	r3, r2
 800418e:	b21b      	sxth	r3, r3
 8004190:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004194:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004198:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3304      	adds	r3, #4
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b21b      	sxth	r3, r3
 80041a4:	021b      	lsls	r3, r3, #8
 80041a6:	b21a      	sxth	r2, r3
 80041a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	3305      	adds	r3, #5
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	b21b      	sxth	r3, r3
 80041b8:	4313      	orrs	r3, r2
 80041ba:	b21b      	sxth	r3, r3
 80041bc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80041c0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <modbus_handle_frame+0x18c>
 80041c8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d909      	bls.n	80041e4 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80041d0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80041d4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80041d8:	2203      	movs	r2, #3
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fd60 	bl	8004ca0 <modbus_send_exception>
				return;
 80041e0:	f000 bcf0 	b.w	8004bc4 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80041e4:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80041e8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80041ec:	4413      	add	r3, r2
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80041f6:	4b73      	ldr	r3, [pc, #460]	@ (80043c4 <modbus_handle_frame+0x380>)
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80041fe:	429a      	cmp	r2, r3
 8004200:	d309      	bcc.n	8004216 <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004202:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004206:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800420a:	2202      	movs	r2, #2
 800420c:	4618      	mov	r0, r3
 800420e:	f000 fd47 	bl	8004ca0 <modbus_send_exception>
				return;
 8004212:	f000 bcd7 	b.w	8004bc4 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004216:	4b6a      	ldr	r3, [pc, #424]	@ (80043c0 <modbus_handle_frame+0x37c>)
 8004218:	781a      	ldrb	r2, [r3, #0]
 800421a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800421e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004222:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004224:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004228:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800422c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004230:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004232:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004236:	3307      	adds	r3, #7
 8004238:	2b00      	cmp	r3, #0
 800423a:	da00      	bge.n	800423e <modbus_handle_frame+0x1fa>
 800423c:	3307      	adds	r3, #7
 800423e:	10db      	asrs	r3, r3, #3
 8004240:	b2da      	uxtb	r2, r3
 8004242:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004246:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800424a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800424c:	2303      	movs	r3, #3
 800424e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800425e:	2300      	movs	r3, #0
 8004260:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004264:	e044      	b.n	80042f0 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8004266:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800426a:	4618      	mov	r0, r3
 800426c:	f7fe fa04 	bl	8002678 <io_coil_read>
 8004270:	4603      	mov	r3, r0
 8004272:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8004276:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800427a:	2b01      	cmp	r3, #1
 800427c:	d10b      	bne.n	8004296 <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800427e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004282:	2201      	movs	r2, #1
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	b25a      	sxtb	r2, r3
 800428a:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 800428e:	4313      	orrs	r3, r2
 8004290:	b25b      	sxtb	r3, r3
 8004292:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8004296:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800429a:	3301      	adds	r3, #1
 800429c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80042a0:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80042a4:	2b08      	cmp	r3, #8
 80042a6:	d006      	beq.n	80042b6 <modbus_handle_frame+0x272>
 80042a8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80042ac:	3b01      	subs	r3, #1
 80042ae:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d112      	bne.n	80042dc <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80042b6:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80042c0:	4619      	mov	r1, r3
 80042c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042c6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042ca:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80042ce:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80042d0:	2300      	movs	r3, #0
 80042d2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80042d6:	2300      	movs	r3, #0
 80042d8:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80042dc:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80042e0:	3301      	adds	r3, #1
 80042e2:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80042e6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80042ea:	3301      	adds	r3, #1
 80042ec:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80042f0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80042f4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80042f8:	429a      	cmp	r2, r3
 80042fa:	dbb4      	blt.n	8004266 <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80042fc:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004300:	f107 030c 	add.w	r3, r7, #12
 8004304:	4611      	mov	r1, r2
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fca0 	bl	8004c4c <modbus_send_response>
 800430c:	f000 bc5a 	b.w	8004bc4 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004310:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004314:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3302      	adds	r3, #2
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	b21b      	sxth	r3, r3
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	b21a      	sxth	r2, r3
 8004324:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004328:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3303      	adds	r3, #3
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	b21b      	sxth	r3, r3
 8004334:	4313      	orrs	r3, r2
 8004336:	b21b      	sxth	r3, r3
 8004338:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 800433c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004340:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	3304      	adds	r3, #4
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	b21b      	sxth	r3, r3
 800434c:	021b      	lsls	r3, r3, #8
 800434e:	b21a      	sxth	r2, r3
 8004350:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004354:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3305      	adds	r3, #5
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	b21b      	sxth	r3, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	b21b      	sxth	r3, r3
 8004364:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8004368:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <modbus_handle_frame+0x334>
 8004370:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004374:	2b04      	cmp	r3, #4
 8004376:	d909      	bls.n	800438c <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004378:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800437c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004380:	2203      	movs	r2, #3
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fc8c 	bl	8004ca0 <modbus_send_exception>
				return;
 8004388:	f000 bc1c 	b.w	8004bc4 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 800438c:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004390:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004394:	4413      	add	r3, r2
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 800439e:	4b0a      	ldr	r3, [pc, #40]	@ (80043c8 <modbus_handle_frame+0x384>)
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d310      	bcc.n	80043cc <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80043aa:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80043ae:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80043b2:	2202      	movs	r2, #2
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fc73 	bl	8004ca0 <modbus_send_exception>
				return;
 80043ba:	f000 bc03 	b.w	8004bc4 <modbus_handle_frame+0xb80>
 80043be:	bf00      	nop
 80043c0:	200012f0 	.word	0x200012f0
 80043c4:	20000c28 	.word	0x20000c28
 80043c8:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80043cc:	4bc3      	ldr	r3, [pc, #780]	@ (80046dc <modbus_handle_frame+0x698>)
 80043ce:	781a      	ldrb	r2, [r3, #0]
 80043d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80043d8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80043da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80043e2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80043e6:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80043e8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043ec:	3307      	adds	r3, #7
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	da00      	bge.n	80043f4 <modbus_handle_frame+0x3b0>
 80043f2:	3307      	adds	r3, #7
 80043f4:	10db      	asrs	r3, r3, #3
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043fc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004400:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004402:	2303      	movs	r3, #3
 8004404:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004408:	2300      	movs	r3, #0
 800440a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800440e:	2300      	movs	r3, #0
 8004410:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004414:	2300      	movs	r3, #0
 8004416:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800441a:	e044      	b.n	80044a6 <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 800441c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe f9d3 	bl	80027cc <io_discrete_in_read>
 8004426:	4603      	mov	r3, r0
 8004428:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 800442c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004430:	2b01      	cmp	r3, #1
 8004432:	d10b      	bne.n	800444c <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004434:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004438:	2201      	movs	r2, #1
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	b25a      	sxtb	r2, r3
 8004440:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004444:	4313      	orrs	r3, r2
 8004446:	b25b      	sxtb	r3, r3
 8004448:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800444c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004450:	3301      	adds	r3, #1
 8004452:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8004456:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800445a:	2b08      	cmp	r3, #8
 800445c:	d006      	beq.n	800446c <modbus_handle_frame+0x428>
 800445e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004462:	3b01      	subs	r3, #1
 8004464:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004468:	429a      	cmp	r2, r3
 800446a:	d112      	bne.n	8004492 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800446c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004470:	1c5a      	adds	r2, r3, #1
 8004472:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8004476:	4619      	mov	r1, r3
 8004478:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800447c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004480:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8004484:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004486:	2300      	movs	r3, #0
 8004488:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 800448c:	2300      	movs	r3, #0
 800448e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8004492:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004496:	3301      	adds	r3, #1
 8004498:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 800449c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80044a0:	3301      	adds	r3, #1
 80044a2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80044a6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80044aa:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80044ae:	429a      	cmp	r2, r3
 80044b0:	dbb4      	blt.n	800441c <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 80044b2:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80044b6:	f107 030c 	add.w	r3, r7, #12
 80044ba:	4611      	mov	r1, r2
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fbc5 	bl	8004c4c <modbus_send_response>
 80044c2:	e37f      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80044c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3302      	adds	r3, #2
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	b21b      	sxth	r3, r3
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	b21a      	sxth	r2, r3
 80044d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3303      	adds	r3, #3
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	b21b      	sxth	r3, r3
 80044e8:	4313      	orrs	r3, r2
 80044ea:	b21b      	sxth	r3, r3
 80044ec:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80044f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3304      	adds	r3, #4
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	b21b      	sxth	r3, r3
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	b21a      	sxth	r2, r3
 8004504:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004508:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3305      	adds	r3, #5
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	b21b      	sxth	r3, r3
 8004514:	4313      	orrs	r3, r2
 8004516:	b21b      	sxth	r3, r3
 8004518:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 800451c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004520:	2b00      	cmp	r3, #0
 8004522:	d005      	beq.n	8004530 <modbus_handle_frame+0x4ec>
 8004524:	4b6e      	ldr	r3, [pc, #440]	@ (80046e0 <modbus_handle_frame+0x69c>)
 8004526:	881b      	ldrh	r3, [r3, #0]
 8004528:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800452c:	429a      	cmp	r2, r3
 800452e:	d908      	bls.n	8004542 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004530:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004534:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004538:	2203      	movs	r2, #3
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fbb0 	bl	8004ca0 <modbus_send_exception>
				return;
 8004540:	e340      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004542:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8004546:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800454a:	4413      	add	r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8004554:	4b62      	ldr	r3, [pc, #392]	@ (80046e0 <modbus_handle_frame+0x69c>)
 8004556:	881b      	ldrh	r3, [r3, #0]
 8004558:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800455c:	429a      	cmp	r2, r3
 800455e:	d308      	bcc.n	8004572 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004560:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004564:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004568:	2202      	movs	r2, #2
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fb98 	bl	8004ca0 <modbus_send_exception>
				return;
 8004570:	e328      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004572:	4b5a      	ldr	r3, [pc, #360]	@ (80046dc <modbus_handle_frame+0x698>)
 8004574:	781a      	ldrb	r2, [r3, #0]
 8004576:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800457a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800457e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004580:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004584:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004588:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800458c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800458e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004592:	b2db      	uxtb	r3, r3
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	b2da      	uxtb	r2, r3
 8004598:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800459c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045a0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80045a2:	2303      	movs	r3, #3
 80045a4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80045a8:	2300      	movs	r3, #0
 80045aa:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80045ae:	e02f      	b.n	8004610 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80045b0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fe f991 	bl	80028dc <io_holding_reg_read>
 80045ba:	4603      	mov	r3, r0
 80045bc:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80045c0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80045c4:	0a1b      	lsrs	r3, r3, #8
 80045c6:	b299      	uxth	r1, r3
 80045c8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80045cc:	1c5a      	adds	r2, r3, #1
 80045ce:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80045d2:	461a      	mov	r2, r3
 80045d4:	b2c9      	uxtb	r1, r1
 80045d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045de:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80045e0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80045ea:	461a      	mov	r2, r3
 80045ec:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80045f0:	b2d9      	uxtb	r1, r3
 80045f2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045f6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045fa:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80045fc:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004600:	3301      	adds	r3, #1
 8004602:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8004606:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800460a:	3301      	adds	r3, #1
 800460c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004610:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004614:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004618:	429a      	cmp	r2, r3
 800461a:	dbc9      	blt.n	80045b0 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 800461c:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004620:	f107 030c 	add.w	r3, r7, #12
 8004624:	4611      	mov	r1, r2
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fb10 	bl	8004c4c <modbus_send_response>
 800462c:	e2ca      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800462e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004632:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	3302      	adds	r3, #2
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	b21b      	sxth	r3, r3
 800463e:	021b      	lsls	r3, r3, #8
 8004640:	b21a      	sxth	r2, r3
 8004642:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004646:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3303      	adds	r3, #3
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	b21b      	sxth	r3, r3
 8004652:	4313      	orrs	r3, r2
 8004654:	b21b      	sxth	r3, r3
 8004656:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800465a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800465e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3304      	adds	r3, #4
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	b21b      	sxth	r3, r3
 800466a:	021b      	lsls	r3, r3, #8
 800466c:	b21a      	sxth	r2, r3
 800466e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004672:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3305      	adds	r3, #5
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	b21b      	sxth	r3, r3
 800467e:	4313      	orrs	r3, r2
 8004680:	b21b      	sxth	r3, r3
 8004682:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8004686:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800468a:	2b00      	cmp	r3, #0
 800468c:	d005      	beq.n	800469a <modbus_handle_frame+0x656>
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <modbus_handle_frame+0x6a0>)
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8004696:	429a      	cmp	r2, r3
 8004698:	d908      	bls.n	80046ac <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800469a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800469e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046a2:	2203      	movs	r2, #3
 80046a4:	4618      	mov	r0, r3
 80046a6:	f000 fafb 	bl	8004ca0 <modbus_send_exception>
				return;
 80046aa:	e28b      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80046ac:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80046b0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80046b4:	4413      	add	r3, r2
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	3b01      	subs	r3, #1
 80046ba:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80046be:	4b09      	ldr	r3, [pc, #36]	@ (80046e4 <modbus_handle_frame+0x6a0>)
 80046c0:	881b      	ldrh	r3, [r3, #0]
 80046c2:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d30e      	bcc.n	80046e8 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80046ca:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80046ce:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046d2:	2202      	movs	r2, #2
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 fae3 	bl	8004ca0 <modbus_send_exception>
				return;
 80046da:	e273      	b.n	8004bc4 <modbus_handle_frame+0xb80>
 80046dc:	200012f0 	.word	0x200012f0
 80046e0:	20000dd0 	.word	0x20000dd0
 80046e4:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80046e8:	4bb2      	ldr	r3, [pc, #712]	@ (80049b4 <modbus_handle_frame+0x970>)
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80046f4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80046f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80046fe:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004702:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004704:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004708:	b2db      	uxtb	r3, r3
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	b2da      	uxtb	r2, r3
 800470e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004712:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004716:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004718:	2303      	movs	r3, #3
 800471a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800471e:	2300      	movs	r3, #0
 8004720:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004724:	e02f      	b.n	8004786 <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8004726:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800472a:	4618      	mov	r0, r3
 800472c:	f7fe f98e 	bl	8002a4c <io_input_reg_read>
 8004730:	4603      	mov	r3, r0
 8004732:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004736:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800473a:	0a1b      	lsrs	r3, r3, #8
 800473c:	b299      	uxth	r1, r3
 800473e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004748:	461a      	mov	r2, r3
 800474a:	b2c9      	uxtb	r1, r1
 800474c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004750:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004754:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004756:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004760:	461a      	mov	r2, r3
 8004762:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004766:	b2d9      	uxtb	r1, r3
 8004768:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800476c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004770:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004772:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8004776:	3301      	adds	r3, #1
 8004778:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800477c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004780:	3301      	adds	r3, #1
 8004782:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004786:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800478a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800478e:	429a      	cmp	r2, r3
 8004790:	dbc9      	blt.n	8004726 <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004792:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8004796:	f107 030c 	add.w	r3, r7, #12
 800479a:	4611      	mov	r1, r2
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fa55 	bl	8004c4c <modbus_send_response>
 80047a2:	e20f      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80047a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3302      	adds	r3, #2
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	b21b      	sxth	r3, r3
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	b21a      	sxth	r2, r3
 80047b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	3303      	adds	r3, #3
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	b21b      	sxth	r3, r3
 80047c8:	4313      	orrs	r3, r2
 80047ca:	b21b      	sxth	r3, r3
 80047cc:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80047d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3304      	adds	r3, #4
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	b21b      	sxth	r3, r3
 80047e0:	021b      	lsls	r3, r3, #8
 80047e2:	b21a      	sxth	r2, r3
 80047e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3305      	adds	r3, #5
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	b21b      	sxth	r3, r3
 80047f4:	4313      	orrs	r3, r2
 80047f6:	b21b      	sxth	r3, r3
 80047f8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80047fc:	4b6e      	ldr	r3, [pc, #440]	@ (80049b8 <modbus_handle_frame+0x974>)
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004804:	429a      	cmp	r2, r3
 8004806:	d308      	bcc.n	800481a <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004808:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800480c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004810:	2202      	movs	r2, #2
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fa44 	bl	8004ca0 <modbus_send_exception>
				return;
 8004818:	e1d4      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800481a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800481e:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004822:	bf0c      	ite	eq
 8004824:	2301      	moveq	r3, #1
 8004826:	2300      	movne	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800482e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004832:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8004836:	4611      	mov	r1, r2
 8004838:	4618      	mov	r0, r3
 800483a:	f7fd ff3d 	bl	80026b8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 800483e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004842:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004846:	2106      	movs	r1, #6
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	f000 f9ff 	bl	8004c4c <modbus_send_response>
			break;
 800484e:	e1b9      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004850:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004854:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3302      	adds	r3, #2
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	b21b      	sxth	r3, r3
 8004860:	021b      	lsls	r3, r3, #8
 8004862:	b21a      	sxth	r2, r3
 8004864:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004868:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3303      	adds	r3, #3
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	b21b      	sxth	r3, r3
 8004874:	4313      	orrs	r3, r2
 8004876:	b21b      	sxth	r3, r3
 8004878:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800487c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004880:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3304      	adds	r3, #4
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	b21b      	sxth	r3, r3
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	b21a      	sxth	r2, r3
 8004890:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004894:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	3305      	adds	r3, #5
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	b21b      	sxth	r3, r3
 80048a0:	4313      	orrs	r3, r2
 80048a2:	b21b      	sxth	r3, r3
 80048a4:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80048a8:	4b44      	ldr	r3, [pc, #272]	@ (80049bc <modbus_handle_frame+0x978>)
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d308      	bcc.n	80048c6 <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80048b4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80048b8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80048bc:	2202      	movs	r2, #2
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f9ee 	bl	8004ca0 <modbus_send_exception>
				return;
 80048c4:	e17e      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80048c6:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80048ca:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80048ce:	4611      	mov	r1, r2
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fe f823 	bl	800291c <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80048d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048da:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048de:	2106      	movs	r1, #6
 80048e0:	6818      	ldr	r0, [r3, #0]
 80048e2:	f000 f9b3 	bl	8004c4c <modbus_send_response>
			break;
 80048e6:	e16d      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80048e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	3302      	adds	r3, #2
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b21b      	sxth	r3, r3
 80048f8:	021b      	lsls	r3, r3, #8
 80048fa:	b21a      	sxth	r2, r3
 80048fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004900:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3303      	adds	r3, #3
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	b21b      	sxth	r3, r3
 800490c:	4313      	orrs	r3, r2
 800490e:	b21b      	sxth	r3, r3
 8004910:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004914:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004918:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3304      	adds	r3, #4
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	b21b      	sxth	r3, r3
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	b21a      	sxth	r2, r3
 8004928:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800492c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3305      	adds	r3, #5
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	b21b      	sxth	r3, r3
 8004938:	4313      	orrs	r3, r2
 800493a:	b21b      	sxth	r3, r3
 800493c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004940:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004944:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	799b      	ldrb	r3, [r3, #6]
 800494c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004950:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004954:	3307      	adds	r3, #7
 8004956:	2b00      	cmp	r3, #0
 8004958:	da00      	bge.n	800495c <modbus_handle_frame+0x918>
 800495a:	3307      	adds	r3, #7
 800495c:	10db      	asrs	r3, r3, #3
 800495e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004962:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004966:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800496a:	4413      	add	r3, r2
 800496c:	4a12      	ldr	r2, [pc, #72]	@ (80049b8 <modbus_handle_frame+0x974>)
 800496e:	8812      	ldrh	r2, [r2, #0]
 8004970:	4293      	cmp	r3, r2
 8004972:	dd08      	ble.n	8004986 <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004974:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004978:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800497c:	2202      	movs	r2, #2
 800497e:	4618      	mov	r0, r3
 8004980:	f000 f98e 	bl	8004ca0 <modbus_send_exception>
				return;
 8004984:	e11e      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8004986:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800498a:	b29b      	uxth	r3, r3
 800498c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004990:	429a      	cmp	r2, r3
 8004992:	d008      	beq.n	80049a6 <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004994:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004998:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800499c:	2203      	movs	r2, #3
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 f97e 	bl	8004ca0 <modbus_send_exception>
				return;
 80049a4:	e10e      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80049a6:	2307      	movs	r3, #7
 80049a8:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80049ac:	2300      	movs	r3, #0
 80049ae:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80049b2:	e044      	b.n	8004a3e <modbus_handle_frame+0x9fa>
 80049b4:	200012f0 	.word	0x200012f0
 80049b8:	20000c28 	.word	0x20000c28
 80049bc:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80049c0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80049c4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80049c8:	4413      	add	r3, r2
 80049ca:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 80049ce:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80049d2:	08db      	lsrs	r3, r3, #3
 80049d4:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80049d8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80049e4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80049e8:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80049ec:	4413      	add	r3, r2
 80049ee:	461a      	mov	r2, r3
 80049f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4413      	add	r3, r2
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	461a      	mov	r2, r3
 8004a00:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004a04:	fa42 f303 	asr.w	r3, r2, r3
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004a12:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	bf14      	ite	ne
 8004a1a:	2301      	movne	r3, #1
 8004a1c:	2300      	moveq	r3, #0
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004a24:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8004a28:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004a2c:	4611      	mov	r1, r2
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7fd fe42 	bl	80026b8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004a34:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a38:	3301      	adds	r3, #1
 8004a3a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004a3e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004a42:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d3ba      	bcc.n	80049c0 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004a4a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a4e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a52:	2106      	movs	r1, #6
 8004a54:	6818      	ldr	r0, [r3, #0]
 8004a56:	f000 f8f9 	bl	8004c4c <modbus_send_response>
			break;
 8004a5a:	e0b3      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004a5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3302      	adds	r3, #2
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	b21b      	sxth	r3, r3
 8004a6c:	021b      	lsls	r3, r3, #8
 8004a6e:	b21a      	sxth	r2, r3
 8004a70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3303      	adds	r3, #3
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	b21b      	sxth	r3, r3
 8004a80:	4313      	orrs	r3, r2
 8004a82:	b21b      	sxth	r3, r3
 8004a84:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8004a88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3304      	adds	r3, #4
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	b21b      	sxth	r3, r3
 8004a98:	021b      	lsls	r3, r3, #8
 8004a9a:	b21a      	sxth	r2, r3
 8004a9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004aa0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3305      	adds	r3, #5
 8004aa8:	781b      	ldrb	r3, [r3, #0]
 8004aaa:	b21b      	sxth	r3, r3
 8004aac:	4313      	orrs	r3, r2
 8004aae:	b21b      	sxth	r3, r3
 8004ab0:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004ab4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ab8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	799b      	ldrb	r3, [r3, #6]
 8004ac0:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004ac4:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8004ac8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004acc:	4413      	add	r3, r2
 8004ace:	4a3f      	ldr	r2, [pc, #252]	@ (8004bcc <modbus_handle_frame+0xb88>)
 8004ad0:	8812      	ldrh	r2, [r2, #0]
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	dd08      	ble.n	8004ae8 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004ad6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004ada:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004ade:	2202      	movs	r2, #2
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f000 f8dd 	bl	8004ca0 <modbus_send_exception>
				return;
 8004ae6:	e06d      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004ae8:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8004aec:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d008      	beq.n	8004b08 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004af6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004afa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004afe:	2203      	movs	r2, #3
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 f8cd 	bl	8004ca0 <modbus_send_exception>
				return;
 8004b06:	e05d      	b.n	8004bc4 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004b08:	2307      	movs	r3, #7
 8004b0a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004b0e:	2300      	movs	r3, #0
 8004b10:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004b14:	e034      	b.n	8004b80 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004b16:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004b20:	4413      	add	r3, r2
 8004b22:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004b26:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004b2a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004b2e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	4413      	add	r3, r2
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	b21b      	sxth	r3, r3
 8004b3a:	021b      	lsls	r3, r3, #8
 8004b3c:	b21a      	sxth	r2, r3
 8004b3e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004b42:	3301      	adds	r3, #1
 8004b44:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004b48:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004b4c:	6809      	ldr	r1, [r1, #0]
 8004b4e:	440b      	add	r3, r1
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	b21b      	sxth	r3, r3
 8004b54:	4313      	orrs	r3, r2
 8004b56:	b21b      	sxth	r3, r3
 8004b58:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004b5c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004b60:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004b64:	4611      	mov	r1, r2
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fd fed8 	bl	800291c <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004b6c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004b70:	3302      	adds	r3, #2
 8004b72:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004b76:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004b80:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004b84:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	dbc4      	blt.n	8004b16 <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004b8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b94:	2106      	movs	r1, #6
 8004b96:	6818      	ldr	r0, [r3, #0]
 8004b98:	f000 f858 	bl	8004c4c <modbus_send_response>
			break;
 8004b9c:	e012      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004b9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ba2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004ba6:	881a      	ldrh	r2, [r3, #0]
 8004ba8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004bb0:	4611      	mov	r1, r2
 8004bb2:	6818      	ldr	r0, [r3, #0]
 8004bb4:	f000 f8ac 	bl	8004d10 <modbus_vendor_handle_frame>
			break;
 8004bb8:	e004      	b.n	8004bc4 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004bba:	bf00      	nop
 8004bbc:	e002      	b.n	8004bc4 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004bbe:	bf00      	nop
 8004bc0:	e000      	b.n	8004bc4 <modbus_handle_frame+0xb80>
		return;
 8004bc2:	bf00      	nop
		}
	}
}
 8004bc4:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20000dd0 	.word	0x20000dd0

08004bd0 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	460b      	mov	r3, r1
 8004bda:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004bdc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004be0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004be2:	2300      	movs	r3, #0
 8004be4:	81bb      	strh	r3, [r7, #12]
 8004be6:	e026      	b.n	8004c36 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004be8:	89bb      	ldrh	r3, [r7, #12]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	4413      	add	r3, r2
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	89fb      	ldrh	r3, [r7, #14]
 8004bf4:	4053      	eors	r3, r2
 8004bf6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	72fb      	strb	r3, [r7, #11]
 8004bfc:	e015      	b.n	8004c2a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004bfe:	89fb      	ldrh	r3, [r7, #14]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004c08:	89fb      	ldrh	r3, [r7, #14]
 8004c0a:	085b      	lsrs	r3, r3, #1
 8004c0c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004c0e:	89fb      	ldrh	r3, [r7, #14]
 8004c10:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004c14:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004c18:	43db      	mvns	r3, r3
 8004c1a:	81fb      	strh	r3, [r7, #14]
 8004c1c:	e002      	b.n	8004c24 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004c1e:	89fb      	ldrh	r3, [r7, #14]
 8004c20:	085b      	lsrs	r3, r3, #1
 8004c22:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004c24:	7afb      	ldrb	r3, [r7, #11]
 8004c26:	3301      	adds	r3, #1
 8004c28:	72fb      	strb	r3, [r7, #11]
 8004c2a:	7afb      	ldrb	r3, [r7, #11]
 8004c2c:	2b07      	cmp	r3, #7
 8004c2e:	d9e6      	bls.n	8004bfe <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004c30:	89bb      	ldrh	r3, [r7, #12]
 8004c32:	3301      	adds	r3, #1
 8004c34:	81bb      	strh	r3, [r7, #12]
 8004c36:	89ba      	ldrh	r2, [r7, #12]
 8004c38:	887b      	ldrh	r3, [r7, #2]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d3d4      	bcc.n	8004be8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004c3e:	89fb      	ldrh	r3, [r7, #14]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	460b      	mov	r3, r1
 8004c56:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004c58:	887b      	ldrh	r3, [r7, #2]
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7ff ffb7 	bl	8004bd0 <modbus_crc16>
 8004c62:	4603      	mov	r3, r0
 8004c64:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004c66:	887b      	ldrh	r3, [r7, #2]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	807a      	strh	r2, [r7, #2]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4413      	add	r3, r2
 8004c72:	89fa      	ldrh	r2, [r7, #14]
 8004c74:	b2d2      	uxtb	r2, r2
 8004c76:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004c78:	89fb      	ldrh	r3, [r7, #14]
 8004c7a:	0a1b      	lsrs	r3, r3, #8
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	887b      	ldrh	r3, [r7, #2]
 8004c80:	1c59      	adds	r1, r3, #1
 8004c82:	8079      	strh	r1, [r7, #2]
 8004c84:	4619      	mov	r1, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	440b      	add	r3, r1
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004c8e:	887b      	ldrh	r3, [r7, #2]
 8004c90:	4619      	mov	r1, r3
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 ff80 	bl	8005b98 <RS485_Transmit>
}
 8004c98:	bf00      	nop
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	71fb      	strb	r3, [r7, #7]
 8004caa:	460b      	mov	r3, r1
 8004cac:	71bb      	strb	r3, [r7, #6]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004cb6:	79bb      	ldrb	r3, [r7, #6]
 8004cb8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004cc0:	797b      	ldrb	r3, [r7, #5]
 8004cc2:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004cc4:	f107 0308 	add.w	r3, r7, #8
 8004cc8:	2103      	movs	r1, #3
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff ff80 	bl	8004bd0 <modbus_crc16>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004cd4:	89fb      	ldrh	r3, [r7, #14]
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004cda:	89fb      	ldrh	r3, [r7, #14]
 8004cdc:	0a1b      	lsrs	r3, r3, #8
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004ce4:	f107 0308 	add.w	r3, r7, #8
 8004ce8:	2105      	movs	r1, #5
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 ff54 	bl	8005b98 <RS485_Transmit>
}
 8004cf0:	bf00      	nop
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
	return slave_address;
 8004cfc:	4b03      	ldr	r3, [pc, #12]	@ (8004d0c <modbusGetSlaveAddress+0x14>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	200012f0 	.word	0x200012f0

08004d10 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b0f0      	sub	sp, #448	@ 0x1c0
 8004d14:	af02      	add	r7, sp, #8
 8004d16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d1a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d1e:	6018      	str	r0, [r3, #0]
 8004d20:	460a      	mov	r2, r1
 8004d22:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d26:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004d2a:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004d2c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d30:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	785b      	ldrb	r3, [r3, #1]
 8004d38:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	uint8_t slave_address = modbusGetSlaveAddress();
 8004d3c:	f7ff ffdc 	bl	8004cf8 <modbusGetSlaveAddress>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 31b2 	strb.w	r3, [r7, #434]	@ 0x1b2

	switch (function) {
 8004d46:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8004d4a:	3b65      	subs	r3, #101	@ 0x65
 8004d4c:	2b09      	cmp	r3, #9
 8004d4e:	f200 86ab 	bhi.w	8005aa8 <modbus_vendor_handle_frame+0xd98>
 8004d52:	a201      	add	r2, pc, #4	@ (adr r2, 8004d58 <modbus_vendor_handle_frame+0x48>)
 8004d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d58:	08004d81 	.word	0x08004d81
 8004d5c:	0800510b 	.word	0x0800510b
 8004d60:	08005179 	.word	0x08005179
 8004d64:	080053c9 	.word	0x080053c9
 8004d68:	08005483 	.word	0x08005483
 8004d6c:	08005549 	.word	0x08005549
 8004d70:	080056cb 	.word	0x080056cb
 8004d74:	08005803 	.word	0x08005803
 8004d78:	08005905 	.word	0x08005905
 8004d7c:	080059b1 	.word	0x080059b1
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004d80:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d84:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004d88:	881b      	ldrh	r3, [r3, #0]
 8004d8a:	2b16      	cmp	r3, #22
 8004d8c:	d009      	beq.n	8004da2 <modbus_vendor_handle_frame+0x92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d8e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004d92:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004d96:	2203      	movs	r2, #3
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7ff ff81 	bl	8004ca0 <modbus_send_exception>
				return;
 8004d9e:	f000 be8c 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004da2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004da6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	789b      	ldrb	r3, [r3, #2]
 8004dae:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004db2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004db6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	3303      	adds	r3, #3
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	b21b      	sxth	r3, r3
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	b21a      	sxth	r2, r3
 8004dc6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	b21b      	sxth	r3, r3
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	b21b      	sxth	r3, r3
 8004dda:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t op1Raw = frame[5];
 8004dde:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004de2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	795b      	ldrb	r3, [r3, #5]
 8004dea:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8004dee:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004df2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	3306      	adds	r3, #6
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	b21b      	sxth	r3, r3
 8004dfe:	021b      	lsls	r3, r3, #8
 8004e00:	b21a      	sxth	r2, r3
 8004e02:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e06:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3307      	adds	r3, #7
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b21b      	sxth	r3, r3
 8004e12:	4313      	orrs	r3, r2
 8004e14:	b21b      	sxth	r3, r3
 8004e16:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t input_type2Raw = frame[8];
 8004e1a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e1e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	7a1b      	ldrb	r3, [r3, #8]
 8004e26:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004e2a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e2e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3309      	adds	r3, #9
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	b21b      	sxth	r3, r3
 8004e3a:	021b      	lsls	r3, r3, #8
 8004e3c:	b21a      	sxth	r2, r3
 8004e3e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e42:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	330a      	adds	r3, #10
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	b21b      	sxth	r3, r3
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	b21b      	sxth	r3, r3
 8004e52:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t op2Raw = frame[11];
 8004e56:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e5a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	7adb      	ldrb	r3, [r3, #11]
 8004e62:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004e66:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e6a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	b21b      	sxth	r3, r3
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	b21a      	sxth	r2, r3
 8004e7a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e7e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330d      	adds	r3, #13
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	b21b      	sxth	r3, r3
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	b21b      	sxth	r3, r3
 8004e8e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t joinRaw = frame[14];
 8004e92:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e96:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	7b9b      	ldrb	r3, [r3, #14]
 8004e9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t output_typeRaw = frame[15];
 8004ea2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ea6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	7bdb      	ldrb	r3, [r3, #15]
 8004eae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004eb2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eb6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3310      	adds	r3, #16
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	b21b      	sxth	r3, r3
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	b21a      	sxth	r2, r3
 8004ec6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3311      	adds	r3, #17
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	b21b      	sxth	r3, r3
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	b21b      	sxth	r3, r3
 8004eda:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004ede:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ee2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	3312      	adds	r3, #18
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	b21b      	sxth	r3, r3
 8004eee:	021b      	lsls	r3, r3, #8
 8004ef0:	b21a      	sxth	r2, r3
 8004ef2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ef6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3313      	adds	r3, #19
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	b21b      	sxth	r3, r3
 8004f02:	4313      	orrs	r3, r2
 8004f04:	b21b      	sxth	r3, r3
 8004f06:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004f0a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00b      	beq.n	8004f2a <modbus_vendor_handle_frame+0x21a>
 8004f12:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f16:	2b06      	cmp	r3, #6
 8004f18:	d807      	bhi.n	8004f2a <modbus_vendor_handle_frame+0x21a>
 8004f1a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <modbus_vendor_handle_frame+0x21a>
 8004f22:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004f26:	2b06      	cmp	r3, #6
 8004f28:	d909      	bls.n	8004f3e <modbus_vendor_handle_frame+0x22e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f2a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004f2e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004f32:	2203      	movs	r2, #3
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff feb3 	bl	8004ca0 <modbus_send_exception>
				return;
 8004f3a:	f000 bdbe 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004f3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d011      	beq.n	8004f6a <modbus_vendor_handle_frame+0x25a>
 8004f46:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <modbus_vendor_handle_frame+0x246>
 8004f4e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004f52:	2b06      	cmp	r3, #6
 8004f54:	d909      	bls.n	8004f6a <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f56:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004f5a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004f5e:	2203      	movs	r2, #3
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7ff fe9d 	bl	8004ca0 <modbus_send_exception>
				return;
 8004f66:	f000 bda8 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004f6a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <modbus_vendor_handle_frame+0x26a>
 8004f72:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004f76:	2b06      	cmp	r3, #6
 8004f78:	d909      	bls.n	8004f8e <modbus_vendor_handle_frame+0x27e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f7a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004f7e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004f82:	2203      	movs	r2, #3
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fe8b 	bl	8004ca0 <modbus_send_exception>
				return;
 8004f8a:	f000 bd96 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004f8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d011      	beq.n	8004fba <modbus_vendor_handle_frame+0x2aa>
 8004f96:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <modbus_vendor_handle_frame+0x296>
 8004f9e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004fa2:	2b06      	cmp	r3, #6
 8004fa4:	d909      	bls.n	8004fba <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fa6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004faa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fae:	2203      	movs	r2, #3
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff fe75 	bl	8004ca0 <modbus_send_exception>
				return;
 8004fb6:	f000 bd80 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004fba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <modbus_vendor_handle_frame+0x2ba>
 8004fc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d909      	bls.n	8004fde <modbus_vendor_handle_frame+0x2ce>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fca:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004fce:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fd2:	2203      	movs	r2, #3
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fe63 	bl	8004ca0 <modbus_send_exception>
				return;
 8004fda:	f000 bd6e 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004fde:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			RegisterType output_type = output_typeRaw - 1;
 8004fe8:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004fec:	3b01      	subs	r3, #1
 8004fee:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
			ComparisonOp op1 = op1Raw - 1;
 8004ff2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			LogicJoin join = joinRaw - 1;
 8004ffc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005000:	3b01      	subs	r3, #1
 8005002:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

			RegisterType input_type2 = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
			ComparisonOp op2 = 0;
 800500c:	2300      	movs	r3, #0
 800500e:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			if (joinRaw != 1) {
 8005012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005016:	2b01      	cmp	r3, #1
 8005018:	d009      	beq.n	800502e <modbus_vendor_handle_frame+0x31e>
				input_type2 = input_type2Raw - 1;
 800501a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800501e:	3b01      	subs	r3, #1
 8005020:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				op2 = op2Raw - 1;
 8005024:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005028:	3b01      	subs	r3, #1
 800502a:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			}


			LogicRule newRule = {
 800502e:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8005032:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8005036:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800503a:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 800503e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005042:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8005046:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800504a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 800504e:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 8005052:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8005056:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 800505a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 800505e:	f897 31b6 	ldrb.w	r3, [r7, #438]	@ 0x1b6
 8005062:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8005066:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800506a:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 800506e:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 8005072:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8005076:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800507a:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 800507e:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8005082:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8005086:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800508a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 800508e:	2301      	movs	r3, #1
 8005090:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5

			bool status = automation_add_rule(newRule);
 8005094:	466b      	mov	r3, sp
 8005096:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800509a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800509e:	6018      	str	r0, [r3, #0]
 80050a0:	3304      	adds	r3, #4
 80050a2:	8019      	strh	r1, [r3, #0]
 80050a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80050a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80050aa:	f7fc f8af 	bl	800120c <automation_add_rule>
 80050ae:	4603      	mov	r3, r0
 80050b0:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			if (status == false) {
 80050b4:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 80050b8:	f083 0301 	eor.w	r3, r3, #1
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <modbus_vendor_handle_frame+0x3b8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80050c2:	2300      	movs	r3, #0
 80050c4:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80050c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050d0:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80050d4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80050d6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050de:	2265      	movs	r2, #101	@ 0x65
 80050e0:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80050e2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050ea:	f897 21b5 	ldrb.w	r2, [r7, #437]	@ 0x1b5
 80050ee:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80050f0:	2303      	movs	r3, #3
 80050f2:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e

			modbus_send_response(responseData, responseLen);
 80050f6:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 80050fa:	f107 030c 	add.w	r3, r7, #12
 80050fe:	4611      	mov	r1, r2
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff fda3 	bl	8004c4c <modbus_send_response>
 8005106:	f000 bcd8 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800510a:	f7fc f8bf 	bl	800128c <automation_get_rule_count>
 800510e:	4603      	mov	r3, r0
 8005110:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			responseData[0] = slave_address; // the address of us
 8005114:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005118:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800511c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005120:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005122:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005126:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800512a:	2265      	movs	r2, #101	@ 0x65
 800512c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 800512e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005132:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005136:	2202      	movs	r2, #2
 8005138:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800513a:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800513e:	0a1b      	lsrs	r3, r3, #8
 8005140:	b29b      	uxth	r3, r3
 8005142:	b2da      	uxtb	r2, r3
 8005144:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005148:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800514c:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800514e:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8005152:	b2da      	uxtb	r2, r3
 8005154:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005158:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800515c:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800515e:	2305      	movs	r3, #5
 8005160:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 8005164:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 8005168:	f107 030c 	add.w	r3, r7, #12
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff fd6c 	bl	8004c4c <modbus_send_response>
			break;
 8005174:	f000 bca1 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005178:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800517c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005180:	881b      	ldrh	r3, [r3, #0]
 8005182:	2b06      	cmp	r3, #6
 8005184:	d009      	beq.n	800519a <modbus_vendor_handle_frame+0x48a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005186:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800518a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800518e:	2203      	movs	r2, #3
 8005190:	4618      	mov	r0, r3
 8005192:	f7ff fd85 	bl	8004ca0 <modbus_send_exception>
				return;
 8005196:	f000 bc90 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800519a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800519e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3302      	adds	r3, #2
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	b21b      	sxth	r3, r3
 80051aa:	021b      	lsls	r3, r3, #8
 80051ac:	b21a      	sxth	r2, r3
 80051ae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051b2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3303      	adds	r3, #3
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	b21b      	sxth	r3, r3
 80051be:	4313      	orrs	r3, r2
 80051c0:	b21b      	sxth	r3, r3
 80051c2:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80051c6:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80051ca:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 80051ce:	4611      	mov	r1, r2
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7fc f867 	bl	80012a4 <automation_get_rule>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			if (status == false) {
 80051dc:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 80051e0:	f083 0301 	eor.w	r3, r3, #1
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d009      	beq.n	80051fe <modbus_vendor_handle_frame+0x4ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80051ea:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80051ee:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80051f2:	2204      	movs	r2, #4
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7ff fd53 	bl	8004ca0 <modbus_send_exception>
				return;
 80051fa:	f000 bc5e 	b.w	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80051fe:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005202:	3301      	adds	r3, #1
 8005204:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005208:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800520c:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005210:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005214:	3301      	adds	r3, #1
 8005216:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800521a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800521e:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005222:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005226:	3301      	adds	r3, #1
 8005228:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 800522c:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005230:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005234:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005238:	3301      	adds	r3, #1
 800523a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800523e:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005242:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005246:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 800524a:	3301      	adds	r3, #1
 800524c:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005250:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 8005254:	3301      	adds	r3, #1
 8005256:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800525a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800525e:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint16_t output_value = (uint16_t)rule.output_value;
 8005262:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005266:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 800526a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800526e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005272:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005276:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8005278:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800527c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005280:	2267      	movs	r2, #103	@ 0x67
 8005282:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005284:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005288:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800528c:	f897 2186 	ldrb.w	r2, [r7, #390]	@ 0x186
 8005290:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8005292:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8005296:	0a1b      	lsrs	r3, r3, #8
 8005298:	b29b      	uxth	r3, r3
 800529a:	b2da      	uxtb	r2, r3
 800529c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052a0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052a4:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80052a6:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052b0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052b4:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80052b6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052ba:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052be:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80052c2:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80052c4:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80052c8:	0a1b      	lsrs	r3, r3, #8
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052d2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052d6:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80052d8:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052e2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052e6:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80052e8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052ec:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052f0:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80052f4:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80052f6:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80052fa:	0a1b      	lsrs	r3, r3, #8
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005304:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005308:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800530a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800530e:	b2da      	uxtb	r2, r3
 8005310:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005314:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005318:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800531a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800531e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005322:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005326:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005328:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800532c:	0a1b      	lsrs	r3, r3, #8
 800532e:	b29b      	uxth	r3, r3
 8005330:	b2da      	uxtb	r2, r3
 8005332:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005336:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800533a:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 800533c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005340:	b2da      	uxtb	r2, r3
 8005342:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005346:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800534a:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 800534c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005350:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005354:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 8005358:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800535a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800535e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005362:	f897 2176 	ldrb.w	r2, [r7, #374]	@ 0x176
 8005366:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8005368:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 800536c:	0a1b      	lsrs	r3, r3, #8
 800536e:	b29b      	uxth	r3, r3
 8005370:	b2da      	uxtb	r2, r3
 8005372:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005376:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800537a:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 800537c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005380:	b2da      	uxtb	r2, r3
 8005382:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005386:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800538a:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 800538c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005390:	0a1b      	lsrs	r3, r3, #8
 8005392:	b29b      	uxth	r3, r3
 8005394:	b2da      	uxtb	r2, r3
 8005396:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800539a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800539e:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80053a0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80053a4:	b2da      	uxtb	r2, r3
 80053a6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053aa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053ae:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80053b0:	2314      	movs	r3, #20
 80053b2:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 80053b6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80053ba:	f107 030c 	add.w	r3, r7, #12
 80053be:	4611      	mov	r1, r2
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7ff fc43 	bl	8004c4c <modbus_send_response>
 80053c6:	e378      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80053c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053cc:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	2b06      	cmp	r3, #6
 80053d4:	d008      	beq.n	80053e8 <modbus_vendor_handle_frame+0x6d8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053d6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80053da:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80053de:	2203      	movs	r2, #3
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fc5d 	bl	8004ca0 <modbus_send_exception>
				return;
 80053e6:	e368      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80053e8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ec:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3302      	adds	r3, #2
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	b21b      	sxth	r3, r3
 80053f8:	021b      	lsls	r3, r3, #8
 80053fa:	b21a      	sxth	r2, r3
 80053fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005400:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3303      	adds	r3, #3
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	b21b      	sxth	r3, r3
 800540c:	4313      	orrs	r3, r2
 800540e:	b21b      	sxth	r3, r3
 8005410:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			bool status = automation_delete_rule(ruleIndex);
 8005414:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8005418:	4618      	mov	r0, r3
 800541a:	f7fb ff6f 	bl	80012fc <automation_delete_rule>
 800541e:	4603      	mov	r3, r0
 8005420:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			if (status == false) {
 8005424:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8005428:	f083 0301 	eor.w	r3, r3, #1
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d008      	beq.n	8005444 <modbus_vendor_handle_frame+0x734>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005432:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005436:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800543a:	2204      	movs	r2, #4
 800543c:	4618      	mov	r0, r3
 800543e:	f7ff fc2f 	bl	8004ca0 <modbus_send_exception>
				return;
 8005442:	e33a      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005444:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005448:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800544c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005450:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8005452:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005456:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800545a:	2268      	movs	r2, #104	@ 0x68
 800545c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 800545e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005462:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005466:	2201      	movs	r2, #1
 8005468:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800546a:	2303      	movs	r3, #3
 800546c:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			modbus_send_response(responseData, responseLen);
 8005470:	f8b7 218a 	ldrh.w	r2, [r7, #394]	@ 0x18a
 8005474:	f107 030c 	add.w	r3, r7, #12
 8005478:	4611      	mov	r1, r2
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff fbe6 	bl	8004c4c <modbus_send_response>
 8005480:	e31b      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005482:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005486:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800548a:	881b      	ldrh	r3, [r3, #0]
 800548c:	2b06      	cmp	r3, #6
 800548e:	d008      	beq.n	80054a2 <modbus_vendor_handle_frame+0x792>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005490:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005494:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005498:	2203      	movs	r2, #3
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff fc00 	bl	8004ca0 <modbus_send_exception>
				return;
 80054a0:	e30b      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80054a2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054a6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3302      	adds	r3, #2
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d008      	beq.n	80054c6 <modbus_vendor_handle_frame+0x7b6>
 80054b4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054b8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3302      	adds	r3, #2
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d908      	bls.n	80054d8 <modbus_vendor_handle_frame+0x7c8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054c6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80054ca:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80054ce:	2203      	movs	r2, #3
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff fbe5 	bl	8004ca0 <modbus_send_exception>
				return;
 80054d6:	e2f0      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80054d8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054dc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3302      	adds	r3, #2
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193

			bool status = io_virtual_add(registerType);
 80054ec:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fd fb0f 	bl	8002b14 <io_virtual_add>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f887 3192 	strb.w	r3, [r7, #402]	@ 0x192
			if (status == false) {
 80054fc:	f897 3192 	ldrb.w	r3, [r7, #402]	@ 0x192
 8005500:	f083 0301 	eor.w	r3, r3, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d008      	beq.n	800551c <modbus_vendor_handle_frame+0x80c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800550a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800550e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005512:	2204      	movs	r2, #4
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff fbc3 	bl	8004ca0 <modbus_send_exception>
				return;
 800551a:	e2ce      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800551c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005520:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005524:	2369      	movs	r3, #105	@ 0x69
 8005526:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 800552a:	2301      	movs	r3, #1
 800552c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8005530:	2303      	movs	r3, #3
 8005532:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 8005536:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 800553a:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800553e:	4611      	mov	r1, r2
 8005540:	4618      	mov	r0, r3
 8005542:	f7ff fb83 	bl	8004c4c <modbus_send_response>
 8005546:	e2b8      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005548:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800554c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005550:	881b      	ldrh	r3, [r3, #0]
 8005552:	2b07      	cmp	r3, #7
 8005554:	d008      	beq.n	8005568 <modbus_vendor_handle_frame+0x858>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005556:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800555a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800555e:	2203      	movs	r2, #3
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff fb9d 	bl	8004ca0 <modbus_send_exception>
				return;
 8005566:	e2a8      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005568:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800556c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	3302      	adds	r3, #2
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d008      	beq.n	800558c <modbus_vendor_handle_frame+0x87c>
 800557a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800557e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3302      	adds	r3, #2
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	2b02      	cmp	r3, #2
 800558a:	d908      	bls.n	800559e <modbus_vendor_handle_frame+0x88e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800558c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005590:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005594:	2203      	movs	r2, #3
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff fb82 	bl	8004ca0 <modbus_send_exception>
				return;
 800559c:	e28d      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800559e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055a2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3302      	adds	r3, #2
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80055b2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055b6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3303      	adds	r3, #3
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	b21b      	sxth	r3, r3
 80055c2:	021b      	lsls	r3, r3, #8
 80055c4:	b21a      	sxth	r2, r3
 80055c6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055ca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	3304      	adds	r3, #4
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	b21b      	sxth	r3, r3
 80055d6:	4313      	orrs	r3, r2
 80055d8:	b21b      	sxth	r3, r3
 80055da:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80055de:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 80055e2:	f8b7 1198 	ldrh.w	r1, [r7, #408]	@ 0x198
 80055e6:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7fd fb06 	bl	8002bfc <io_virtual_read>
 80055f0:	4603      	mov	r3, r0
 80055f2:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			if (status == false) {
 80055f6:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80055fa:	f083 0301 	eor.w	r3, r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <modbus_vendor_handle_frame+0x906>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005604:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005608:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800560c:	2204      	movs	r2, #4
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff fb46 	bl	8004ca0 <modbus_send_exception>
				return;
 8005614:	e251      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8005616:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800561a:	2b00      	cmp	r3, #0
 800561c:	d002      	beq.n	8005624 <modbus_vendor_handle_frame+0x914>
 800561e:	2b01      	cmp	r3, #1
 8005620:	d004      	beq.n	800562c <modbus_vendor_handle_frame+0x91c>
 8005622:	e007      	b.n	8005634 <modbus_vendor_handle_frame+0x924>
				case VIR_COIL:
					byteCount = 1;
 8005624:	2301      	movs	r3, #1
 8005626:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 800562a:	e003      	b.n	8005634 <modbus_vendor_handle_frame+0x924>
				case VIR_HOLDING:
					byteCount = 2;
 800562c:	2302      	movs	r3, #2
 800562e:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 8005632:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005634:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005638:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800563c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005640:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8005642:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005646:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800564a:	226a      	movs	r2, #106	@ 0x6a
 800564c:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800564e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005652:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005656:	f897 21b4 	ldrb.w	r2, [r7, #436]	@ 0x1b4
 800565a:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 800565c:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <modbus_vendor_handle_frame+0x95a>
 8005664:	2b01      	cmp	r3, #1
 8005666:	d00e      	beq.n	8005686 <modbus_vendor_handle_frame+0x976>
 8005668:	e020      	b.n	80056ac <modbus_vendor_handle_frame+0x99c>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800566a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800566e:	2b00      	cmp	r3, #0
 8005670:	bf14      	ite	ne
 8005672:	2301      	movne	r3, #1
 8005674:	2300      	moveq	r3, #0
 8005676:	b2db      	uxtb	r3, r3
 8005678:	461a      	mov	r2, r3
 800567a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800567e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005682:	70da      	strb	r2, [r3, #3]
					break;
 8005684:	e012      	b.n	80056ac <modbus_vendor_handle_frame+0x99c>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8005686:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800568a:	0a1b      	lsrs	r3, r3, #8
 800568c:	b29b      	uxth	r3, r3
 800568e:	b2da      	uxtb	r2, r3
 8005690:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005694:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005698:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 800569a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800569e:	b2da      	uxtb	r2, r3
 80056a0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056a4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056a8:	711a      	strb	r2, [r3, #4]
					break;
 80056aa:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80056ac:	f897 31b4 	ldrb.w	r3, [r7, #436]	@ 0x1b4
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	3303      	adds	r3, #3
 80056b4:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 80056b8:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 80056bc:	f107 030c 	add.w	r3, r7, #12
 80056c0:	4611      	mov	r1, r2
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7ff fac2 	bl	8004c4c <modbus_send_response>
 80056c8:	e1f7      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80056ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ce:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	2b09      	cmp	r3, #9
 80056d6:	d008      	beq.n	80056ea <modbus_vendor_handle_frame+0x9da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80056d8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80056dc:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80056e0:	2203      	movs	r2, #3
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fadc 	bl	8004ca0 <modbus_send_exception>
				return;
 80056e8:	e1e7      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80056ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	3302      	adds	r3, #2
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d008      	beq.n	800570e <modbus_vendor_handle_frame+0x9fe>
 80056fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005700:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3302      	adds	r3, #2
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	2b02      	cmp	r3, #2
 800570c:	d908      	bls.n	8005720 <modbus_vendor_handle_frame+0xa10>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800570e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005712:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005716:	2203      	movs	r2, #3
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fac1 	bl	8004ca0 <modbus_send_exception>
				return;
 800571e:	e1cc      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005720:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005724:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3302      	adds	r3, #2
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	3b01      	subs	r3, #1
 8005730:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005734:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005738:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3303      	adds	r3, #3
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	b21b      	sxth	r3, r3
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	b21a      	sxth	r2, r3
 8005748:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800574c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3304      	adds	r3, #4
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	b21b      	sxth	r3, r3
 8005758:	4313      	orrs	r3, r2
 800575a:	b21b      	sxth	r3, r3
 800575c:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2
			uint16_t value = (frame[5] << 8) | frame[6];
 8005760:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005764:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3305      	adds	r3, #5
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	b21b      	sxth	r3, r3
 8005770:	021b      	lsls	r3, r3, #8
 8005772:	b21a      	sxth	r2, r3
 8005774:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005778:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3306      	adds	r3, #6
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	b21b      	sxth	r3, r3
 8005784:	4313      	orrs	r3, r2
 8005786:	b21b      	sxth	r3, r3
 8005788:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0


			bool status = io_virtual_write(registerType, address, value);
 800578c:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8005790:	f8b7 11a2 	ldrh.w	r1, [r7, #418]	@ 0x1a2
 8005794:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 8005798:	4618      	mov	r0, r3
 800579a:	f7fd fa6f 	bl	8002c7c <io_virtual_write>
 800579e:	4603      	mov	r3, r0
 80057a0:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
			if (status == false) {
 80057a4:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80057a8:	f083 0301 	eor.w	r3, r3, #1
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d008      	beq.n	80057c4 <modbus_vendor_handle_frame+0xab4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80057b2:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80057b6:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80057ba:	2204      	movs	r2, #4
 80057bc:	4618      	mov	r0, r3
 80057be:	f7ff fa6f 	bl	8004ca0 <modbus_send_exception>
				return;
 80057c2:	e17a      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80057c4:	2303      	movs	r3, #3
 80057c6:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80057ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057d2:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80057d6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80057d8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057dc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057e0:	226b      	movs	r2, #107	@ 0x6b
 80057e2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80057e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057e8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057ec:	2201      	movs	r2, #1
 80057ee:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80057f0:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 80057f4:	f107 030c 	add.w	r3, r7, #12
 80057f8:	4611      	mov	r1, r2
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fa26 	bl	8004c4c <modbus_send_response>
 8005800:	e15b      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005802:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005806:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800580a:	881b      	ldrh	r3, [r3, #0]
 800580c:	2b06      	cmp	r3, #6
 800580e:	d008      	beq.n	8005822 <modbus_vendor_handle_frame+0xb12>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005810:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005814:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005818:	2203      	movs	r2, #3
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff fa40 	bl	8004ca0 <modbus_send_exception>
				return;
 8005820:	e14b      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005822:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005826:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3302      	adds	r3, #2
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <modbus_vendor_handle_frame+0xb36>
 8005834:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005838:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3302      	adds	r3, #2
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2b02      	cmp	r3, #2
 8005844:	d908      	bls.n	8005858 <modbus_vendor_handle_frame+0xb48>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005846:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800584a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800584e:	2203      	movs	r2, #3
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff fa25 	bl	8004ca0 <modbus_send_exception>
				return;
 8005856:	e130      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005858:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800585c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3302      	adds	r3, #2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	3b01      	subs	r3, #1
 8005868:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800586c:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8005870:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8005874:	4611      	mov	r1, r2
 8005876:	4618      	mov	r0, r3
 8005878:	f7fd f998 	bl	8002bac <io_virtual_get_count>
 800587c:	4603      	mov	r3, r0
 800587e:	f887 31a8 	strb.w	r3, [r7, #424]	@ 0x1a8
			if (status == false) {
 8005882:	f897 31a8 	ldrb.w	r3, [r7, #424]	@ 0x1a8
 8005886:	f083 0301 	eor.w	r3, r3, #1
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d008      	beq.n	80058a2 <modbus_vendor_handle_frame+0xb92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005890:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005894:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005898:	2204      	movs	r2, #4
 800589a:	4618      	mov	r0, r3
 800589c:	f7ff fa00 	bl	8004ca0 <modbus_send_exception>
				return;
 80058a0:	e10b      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80058a2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058a6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058aa:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80058ae:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80058b0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058b8:	226c      	movs	r2, #108	@ 0x6c
 80058ba:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80058bc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058c0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058c4:	2202      	movs	r2, #2
 80058c6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80058c8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80058cc:	0a1b      	lsrs	r3, r3, #8
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058da:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80058dc:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058ea:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80058ec:	2305      	movs	r3, #5
 80058ee:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 80058f2:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 80058f6:	f107 030c 	add.w	r3, r7, #12
 80058fa:	4611      	mov	r1, r2
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7ff f9a5 	bl	8004c4c <modbus_send_response>
 8005902:	e0da      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8005904:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005908:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	2b06      	cmp	r3, #6
 8005910:	d008      	beq.n	8005924 <modbus_vendor_handle_frame+0xc14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005912:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005916:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800591a:	2203      	movs	r2, #3
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff f9bf 	bl	8004ca0 <modbus_send_exception>
				return;
 8005922:	e0ca      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8005924:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005928:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3302      	adds	r3, #2
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d108      	bne.n	8005948 <modbus_vendor_handle_frame+0xc38>
 8005936:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800593a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3303      	adds	r3, #3
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d008      	beq.n	800595a <modbus_vendor_handle_frame+0xc4a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005948:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800594c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005950:	2203      	movs	r2, #3
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff f9a4 	bl	8004ca0 <modbus_send_exception>
				return;
 8005958:	e0af      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}


			bool status = io_virtual_clear();
 800595a:	f7fd fb5d 	bl	8003018 <io_virtual_clear>
 800595e:	4603      	mov	r3, r0
 8005960:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			if (status == false) {
 8005964:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8005968:	f083 0301 	eor.w	r3, r3, #1
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d008      	beq.n	8005984 <modbus_vendor_handle_frame+0xc74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005972:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005976:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800597a:	2204      	movs	r2, #4
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff f98f 	bl	8004ca0 <modbus_send_exception>
				return;
 8005982:	e09a      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005984:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005988:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 800598c:	236d      	movs	r3, #109	@ 0x6d
 800598e:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 8005992:	2301      	movs	r3, #1
 8005994:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 8005998:	2303      	movs	r3, #3
 800599a:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 800599e:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80059a2:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80059a6:	4611      	mov	r1, r2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7ff f94f 	bl	8004c4c <modbus_send_response>
 80059ae:	e084      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80059b0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059b4:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80059b8:	881b      	ldrh	r3, [r3, #0]
 80059ba:	2b0b      	cmp	r3, #11
 80059bc:	d008      	beq.n	80059d0 <modbus_vendor_handle_frame+0xcc0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80059be:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80059c2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059c6:	2203      	movs	r2, #3
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff f969 	bl	8004ca0 <modbus_send_exception>
				return;
 80059ce:	e074      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80059d0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059d4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	789b      	ldrb	r3, [r3, #2]
 80059dc:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 80059e0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059e4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	78db      	ldrb	r3, [r3, #3]
 80059ec:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 80059f0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059f4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	791b      	ldrb	r3, [r3, #4]
 80059fc:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005a00:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a04:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	795b      	ldrb	r3, [r3, #5]
 8005a0c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005a10:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a14:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	799b      	ldrb	r3, [r3, #6]
 8005a1c:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005a20:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a24:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	79db      	ldrb	r3, [r3, #7]
 8005a2c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005a30:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a34:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	7a1b      	ldrb	r3, [r3, #8]
 8005a3c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005a40:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fb05 	bl	8006054 <DS3231_SetTime>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status != HAL_OK) {
 8005a50:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d008      	beq.n	8005a6a <modbus_vendor_handle_frame+0xd5a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005a58:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005a5c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a60:	2204      	movs	r2, #4
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7ff f91c 	bl	8004ca0 <modbus_send_exception>
				return;
 8005a68:	e027      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005a6a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a6e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005a72:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005a76:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8005a78:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a7c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005a80:	226e      	movs	r2, #110	@ 0x6e
 8005a82:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005a84:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a88:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005a90:	2303      	movs	r3, #3
 8005a92:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8005a96:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8005a9a:	f107 030c 	add.w	r3, r7, #12
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff f8d3 	bl	8004c4c <modbus_send_response>
 8005aa6:	e008      	b.n	8005aba <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8005aa8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005aac:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7ff f8f4 	bl	8004ca0 <modbus_send_exception>
			break;
 8005ab8:	bf00      	nop
		}
	}
}
 8005aba:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop

08005ac4 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8005ac8:	4b07      	ldr	r3, [pc, #28]	@ (8005ae8 <RS485_SetTransmitMode+0x24>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a07      	ldr	r2, [pc, #28]	@ (8005aec <RS485_SetTransmitMode+0x28>)
 8005ace:	8811      	ldrh	r1, [r2, #0]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f003 f84e 	bl	8008b74 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005ad8:	2201      	movs	r2, #1
 8005ada:	2140      	movs	r1, #64	@ 0x40
 8005adc:	4804      	ldr	r0, [pc, #16]	@ (8005af0 <RS485_SetTransmitMode+0x2c>)
 8005ade:	f003 f849 	bl	8008b74 <HAL_GPIO_WritePin>
#endif
}
 8005ae2:	bf00      	nop
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	200012f4 	.word	0x200012f4
 8005aec:	200012f8 	.word	0x200012f8
 8005af0:	48000800 	.word	0x48000800

08005af4 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005af4:	b580      	push	{r7, lr}
 8005af6:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8005af8:	4b07      	ldr	r3, [pc, #28]	@ (8005b18 <RS485_SetReceiveMode+0x24>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a07      	ldr	r2, [pc, #28]	@ (8005b1c <RS485_SetReceiveMode+0x28>)
 8005afe:	8811      	ldrh	r1, [r2, #0]
 8005b00:	2200      	movs	r2, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f003 f836 	bl	8008b74 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8005b08:	2200      	movs	r2, #0
 8005b0a:	2140      	movs	r1, #64	@ 0x40
 8005b0c:	4804      	ldr	r0, [pc, #16]	@ (8005b20 <RS485_SetReceiveMode+0x2c>)
 8005b0e:	f003 f831 	bl	8008b74 <HAL_GPIO_WritePin>
#endif
}
 8005b12:	bf00      	nop
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	200012f4 	.word	0x200012f4
 8005b1c:	200012f8 	.word	0x200012f8
 8005b20:	48000800 	.word	0x48000800

08005b24 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005b30:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005b34:	2100      	movs	r1, #0
 8005b36:	4810      	ldr	r0, [pc, #64]	@ (8005b78 <RS485_Setup+0x54>)
 8005b38:	f00d f891 	bl	8012c5e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8005b3c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005b40:	2100      	movs	r1, #0
 8005b42:	480e      	ldr	r0, [pc, #56]	@ (8005b7c <RS485_Setup+0x58>)
 8005b44:	f00d f88b 	bl	8012c5e <memset>
	rs485_tx_frame_head = 0;
 8005b48:	4b0d      	ldr	r3, [pc, #52]	@ (8005b80 <RS485_Setup+0x5c>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8005b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b84 <RS485_Setup+0x60>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005b54:	4a0c      	ldr	r2, [pc, #48]	@ (8005b88 <RS485_Setup+0x64>)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8005b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b8c <RS485_Setup+0x68>)
 8005b5c:	887b      	ldrh	r3, [r7, #2]
 8005b5e:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005b60:	f7ff ffc8 	bl	8005af4 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b68:	4909      	ldr	r1, [pc, #36]	@ (8005b90 <RS485_Setup+0x6c>)
 8005b6a:	480a      	ldr	r0, [pc, #40]	@ (8005b94 <RS485_Setup+0x70>)
 8005b6c:	f008 f955 	bl	800de1a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	200013fc 	.word	0x200013fc
 8005b7c:	20001c0c 	.word	0x20001c0c
 8005b80:	2000241e 	.word	0x2000241e
 8005b84:	2000241f 	.word	0x2000241f
 8005b88:	200012f4 	.word	0x200012f4
 8005b8c:	200012f8 	.word	0x200012f8
 8005b90:	200012fc 	.word	0x200012fc
 8005b94:	20001198 	.word	0x20001198

08005b98 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005ba4:	887b      	ldrh	r3, [r7, #2]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d03a      	beq.n	8005c20 <RS485_Transmit+0x88>
 8005baa:	887b      	ldrh	r3, [r7, #2]
 8005bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb0:	d836      	bhi.n	8005c20 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8005c28 <RS485_Transmit+0x90>)
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	3301      	adds	r3, #1
 8005bba:	425a      	negs	r2, r3
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	f002 0207 	and.w	r2, r2, #7
 8005bc4:	bf58      	it	pl
 8005bc6:	4253      	negpl	r3, r2
 8005bc8:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005bca:	4b18      	ldr	r3, [pc, #96]	@ (8005c2c <RS485_Transmit+0x94>)
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	7bfa      	ldrb	r2, [r7, #15]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d020      	beq.n	8005c18 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005bd6:	4b14      	ldr	r3, [pc, #80]	@ (8005c28 <RS485_Transmit+0x90>)
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	461a      	mov	r2, r3
 8005bde:	4613      	mov	r3, r2
 8005be0:	01db      	lsls	r3, r3, #7
 8005be2:	4413      	add	r3, r2
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	4a12      	ldr	r2, [pc, #72]	@ (8005c30 <RS485_Transmit+0x98>)
 8005be8:	4413      	add	r3, r2
 8005bea:	887a      	ldrh	r2, [r7, #2]
 8005bec:	6879      	ldr	r1, [r7, #4]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f00d f8b5 	bl	8012d5e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8005c28 <RS485_Transmit+0x90>)
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8005c30 <RS485_Transmit+0x98>)
 8005bfe:	460b      	mov	r3, r1
 8005c00:	01db      	lsls	r3, r3, #7
 8005c02:	440b      	add	r3, r1
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	4413      	add	r3, r2
 8005c08:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005c0c:	887a      	ldrh	r2, [r7, #2]
 8005c0e:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005c10:	4a05      	ldr	r2, [pc, #20]	@ (8005c28 <RS485_Transmit+0x90>)
 8005c12:	7bfb      	ldrb	r3, [r7, #15]
 8005c14:	7013      	strb	r3, [r2, #0]
 8005c16:	e004      	b.n	8005c22 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005c18:	4806      	ldr	r0, [pc, #24]	@ (8005c34 <RS485_Transmit+0x9c>)
 8005c1a:	f7fe f9ed 	bl	8003ff8 <usb_serial_println>
 8005c1e:	e000      	b.n	8005c22 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005c20:	bf00      	nop
    }
}
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	2000241e 	.word	0x2000241e
 8005c2c:	2000241f 	.word	0x2000241f
 8005c30:	20001c0c 	.word	0x20001c0c
 8005c34:	08014f6c 	.word	0x08014f6c

08005c38 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	460b      	mov	r3, r1
 8005c42:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a26      	ldr	r2, [pc, #152]	@ (8005ce4 <HAL_UARTEx_RxEventCallback+0xac>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d145      	bne.n	8005cda <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005c4e:	4b26      	ldr	r3, [pc, #152]	@ (8005ce8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	3301      	adds	r3, #1
 8005c56:	425a      	negs	r2, r3
 8005c58:	f003 0307 	and.w	r3, r3, #7
 8005c5c:	f002 0207 	and.w	r2, r2, #7
 8005c60:	bf58      	it	pl
 8005c62:	4253      	negpl	r3, r2
 8005c64:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005c66:	4b21      	ldr	r3, [pc, #132]	@ (8005cec <HAL_UARTEx_RxEventCallback+0xb4>)
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	7bfa      	ldrb	r2, [r7, #15]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d024      	beq.n	8005cbc <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005c72:	887b      	ldrh	r3, [r7, #2]
 8005c74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c78:	d823      	bhi.n	8005cc2 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	4613      	mov	r3, r2
 8005c84:	01db      	lsls	r3, r3, #7
 8005c86:	4413      	add	r3, r2
 8005c88:	005b      	lsls	r3, r3, #1
 8005c8a:	4a19      	ldr	r2, [pc, #100]	@ (8005cf0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005c8c:	4413      	add	r3, r2
 8005c8e:	887a      	ldrh	r2, [r7, #2]
 8005c90:	4918      	ldr	r1, [pc, #96]	@ (8005cf4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005c92:	4618      	mov	r0, r3
 8005c94:	f00d f863 	bl	8012d5e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005c98:	4b13      	ldr	r3, [pc, #76]	@ (8005ce8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	4a13      	ldr	r2, [pc, #76]	@ (8005cf0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	01db      	lsls	r3, r3, #7
 8005ca6:	440b      	add	r3, r1
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005cb0:	887a      	ldrh	r2, [r7, #2]
 8005cb2:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
 8005cb8:	7013      	strb	r3, [r2, #0]
 8005cba:	e002      	b.n	8005cc2 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005cbc:	480e      	ldr	r0, [pc, #56]	@ (8005cf8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8005cbe:	f7fe f99b 	bl	8003ff8 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005cc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cc6:	490b      	ldr	r1, [pc, #44]	@ (8005cf4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005cc8:	480c      	ldr	r0, [pc, #48]	@ (8005cfc <HAL_UARTEx_RxEventCallback+0xc4>)
 8005cca:	f008 f8a6 	bl	800de1a <HAL_UARTEx_ReceiveToIdle_DMA>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d002      	beq.n	8005cda <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005cd4:	480a      	ldr	r0, [pc, #40]	@ (8005d00 <HAL_UARTEx_RxEventCallback+0xc8>)
 8005cd6:	f7fe f98f 	bl	8003ff8 <usb_serial_println>
		}
	}
}
 8005cda:	bf00      	nop
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40013800 	.word	0x40013800
 8005ce8:	2000241c 	.word	0x2000241c
 8005cec:	2000241d 	.word	0x2000241d
 8005cf0:	200013fc 	.word	0x200013fc
 8005cf4:	200012fc 	.word	0x200012fc
 8005cf8:	08014f80 	.word	0x08014f80
 8005cfc:	20001198 	.word	0x20001198
 8005d00:	08014f94 	.word	0x08014f94

08005d04 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8005d08:	4b0a      	ldr	r3, [pc, #40]	@ (8005d34 <RS485_TCCallback+0x30>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005d0e:	f7ff fef1 	bl	8005af4 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005d12:	4b09      	ldr	r3, [pc, #36]	@ (8005d38 <RS485_TCCallback+0x34>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	4b07      	ldr	r3, [pc, #28]	@ (8005d38 <RS485_TCCallback+0x34>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d20:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005d22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d26:	4905      	ldr	r1, [pc, #20]	@ (8005d3c <RS485_TCCallback+0x38>)
 8005d28:	4803      	ldr	r0, [pc, #12]	@ (8005d38 <RS485_TCCallback+0x34>)
 8005d2a:	f008 f876 	bl	800de1a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20002420 	.word	0x20002420
 8005d38:	20001198 	.word	0x20001198
 8005d3c:	200012fc 	.word	0x200012fc

08005d40 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005d46:	e02b      	b.n	8005da0 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005d48:	4b1c      	ldr	r3, [pc, #112]	@ (8005dbc <RS485_ProcessPendingFrames+0x7c>)
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	461a      	mov	r2, r3
 8005d50:	4613      	mov	r3, r2
 8005d52:	01db      	lsls	r3, r3, #7
 8005d54:	4413      	add	r3, r2
 8005d56:	005b      	lsls	r3, r3, #1
 8005d58:	4a19      	ldr	r2, [pc, #100]	@ (8005dc0 <RS485_ProcessPendingFrames+0x80>)
 8005d5a:	4413      	add	r3, r2
 8005d5c:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005d5e:	4b17      	ldr	r3, [pc, #92]	@ (8005dbc <RS485_ProcessPendingFrames+0x7c>)
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	4619      	mov	r1, r3
 8005d66:	4a16      	ldr	r2, [pc, #88]	@ (8005dc0 <RS485_ProcessPendingFrames+0x80>)
 8005d68:	460b      	mov	r3, r1
 8005d6a:	01db      	lsls	r3, r3, #7
 8005d6c:	440b      	add	r3, r1
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	4413      	add	r3, r2
 8005d72:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005d7a:	887b      	ldrh	r3, [r7, #2]
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7fe f960 	bl	8004044 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005d84:	4b0d      	ldr	r3, [pc, #52]	@ (8005dbc <RS485_ProcessPendingFrames+0x7c>)
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	425a      	negs	r2, r3
 8005d8e:	f003 0307 	and.w	r3, r3, #7
 8005d92:	f002 0207 	and.w	r2, r2, #7
 8005d96:	bf58      	it	pl
 8005d98:	4253      	negpl	r3, r2
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	4b07      	ldr	r3, [pc, #28]	@ (8005dbc <RS485_ProcessPendingFrames+0x7c>)
 8005d9e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005da0:	4b06      	ldr	r3, [pc, #24]	@ (8005dbc <RS485_ProcessPendingFrames+0x7c>)
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	4b07      	ldr	r3, [pc, #28]	@ (8005dc4 <RS485_ProcessPendingFrames+0x84>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d1cb      	bne.n	8005d48 <RS485_ProcessPendingFrames+0x8>
	}
}
 8005db0:	bf00      	nop
 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	2000241d 	.word	0x2000241d
 8005dc0:	200013fc 	.word	0x200013fc
 8005dc4:	2000241c 	.word	0x2000241c

08005dc8 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005dce:	4b36      	ldr	r3, [pc, #216]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd4:	2b20      	cmp	r3, #32
 8005dd6:	d163      	bne.n	8005ea0 <RS485_TransmitPendingFrames+0xd8>
 8005dd8:	4b34      	ldr	r3, [pc, #208]	@ (8005eac <RS485_TransmitPendingFrames+0xe4>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d05f      	beq.n	8005ea0 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005de0:	4b33      	ldr	r3, [pc, #204]	@ (8005eb0 <RS485_TransmitPendingFrames+0xe8>)
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	4b33      	ldr	r3, [pc, #204]	@ (8005eb4 <RS485_TransmitPendingFrames+0xec>)
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d057      	beq.n	8005ea0 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005df0:	4b2e      	ldr	r3, [pc, #184]	@ (8005eac <RS485_TransmitPendingFrames+0xe4>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8005df6:	4b2e      	ldr	r3, [pc, #184]	@ (8005eb0 <RS485_TransmitPendingFrames+0xe8>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	4613      	mov	r3, r2
 8005e00:	01db      	lsls	r3, r3, #7
 8005e02:	4413      	add	r3, r2
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	4a2c      	ldr	r2, [pc, #176]	@ (8005eb8 <RS485_TransmitPendingFrames+0xf0>)
 8005e08:	4413      	add	r3, r2
 8005e0a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005e0c:	4b28      	ldr	r3, [pc, #160]	@ (8005eb0 <RS485_TransmitPendingFrames+0xe8>)
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	4619      	mov	r1, r3
 8005e14:	4a28      	ldr	r2, [pc, #160]	@ (8005eb8 <RS485_TransmitPendingFrames+0xf0>)
 8005e16:	460b      	mov	r3, r1
 8005e18:	01db      	lsls	r3, r3, #7
 8005e1a:	440b      	add	r3, r1
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005e28:	f7ff fe4c 	bl	8005ac4 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e3a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005e3c:	887b      	ldrh	r3, [r7, #2]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	4819      	ldr	r0, [pc, #100]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e44:	f006 fbcc 	bl	800c5e0 <HAL_UART_Transmit_DMA>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005e4c:	4b16      	ldr	r3, [pc, #88]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	4b15      	ldr	r3, [pc, #84]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e5a:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005e5c:	787b      	ldrb	r3, [r7, #1]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d010      	beq.n	8005e84 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005e62:	f7ff fe47 	bl	8005af4 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005e66:	4b10      	ldr	r3, [pc, #64]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e74:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005e76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e7a:	4910      	ldr	r1, [pc, #64]	@ (8005ebc <RS485_TransmitPendingFrames+0xf4>)
 8005e7c:	480a      	ldr	r0, [pc, #40]	@ (8005ea8 <RS485_TransmitPendingFrames+0xe0>)
 8005e7e:	f007 ffcc 	bl	800de1a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005e82:	e00d      	b.n	8005ea0 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005e84:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb0 <RS485_TransmitPendingFrames+0xe8>)
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	425a      	negs	r2, r3
 8005e8e:	f003 0307 	and.w	r3, r3, #7
 8005e92:	f002 0207 	and.w	r2, r2, #7
 8005e96:	bf58      	it	pl
 8005e98:	4253      	negpl	r3, r2
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	4b04      	ldr	r3, [pc, #16]	@ (8005eb0 <RS485_TransmitPendingFrames+0xe8>)
 8005e9e:	701a      	strb	r2, [r3, #0]
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	20001198 	.word	0x20001198
 8005eac:	20002420 	.word	0x20002420
 8005eb0:	2000241f 	.word	0x2000241f
 8005eb4:	2000241e 	.word	0x2000241e
 8005eb8:	20001c0c 	.word	0x20001c0c
 8005ebc:	200012fc 	.word	0x200012fc

08005ec0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a07      	ldr	r2, [pc, #28]	@ (8005eec <HAL_UART_ErrorCallback+0x2c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d108      	bne.n	8005ee4 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005ed2:	4807      	ldr	r0, [pc, #28]	@ (8005ef0 <HAL_UART_ErrorCallback+0x30>)
 8005ed4:	f7fe f890 	bl	8003ff8 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005ed8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005edc:	4905      	ldr	r1, [pc, #20]	@ (8005ef4 <HAL_UART_ErrorCallback+0x34>)
 8005ede:	4806      	ldr	r0, [pc, #24]	@ (8005ef8 <HAL_UART_ErrorCallback+0x38>)
 8005ee0:	f007 ff9b 	bl	800de1a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005ee4:	bf00      	nop
 8005ee6:	3708      	adds	r7, #8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	40013800 	.word	0x40013800
 8005ef0:	08014fb4 	.word	0x08014fb4
 8005ef4:	200012fc 	.word	0x200012fc
 8005ef8:	20001198 	.word	0x20001198

08005efc <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	4603      	mov	r3, r0
 8005f04:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	091b      	lsrs	r3, r3, #4
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	0092      	lsls	r2, r2, #2
 8005f10:	4413      	add	r3, r2
 8005f12:	005b      	lsls	r3, r3, #1
 8005f14:	b2da      	uxtb	r2, r3
 8005f16:	79fb      	ldrb	r3, [r7, #7]
 8005f18:	f003 030f 	and.w	r3, r3, #15
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	4413      	add	r3, r2
 8005f20:	b2db      	uxtb	r3, r3
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
	...

08005f30 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4603      	mov	r3, r0
 8005f38:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005f3a:	79fb      	ldrb	r3, [r7, #7]
 8005f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f78 <DecimalToBCD+0x48>)
 8005f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f42:	08db      	lsrs	r3, r3, #3
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	b25b      	sxtb	r3, r3
 8005f48:	011b      	lsls	r3, r3, #4
 8005f4a:	b258      	sxtb	r0, r3
 8005f4c:	79fa      	ldrb	r2, [r7, #7]
 8005f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <DecimalToBCD+0x48>)
 8005f50:	fba3 1302 	umull	r1, r3, r3, r2
 8005f54:	08d9      	lsrs	r1, r3, #3
 8005f56:	460b      	mov	r3, r1
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	440b      	add	r3, r1
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	b25b      	sxtb	r3, r3
 8005f64:	4303      	orrs	r3, r0
 8005f66:	b25b      	sxtb	r3, r3
 8005f68:	b2db      	uxtb	r3, r3
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	cccccccd 	.word	0xcccccccd

08005f7c <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b088      	sub	sp, #32
 8005f80:	af02      	add	r7, sp, #8
 8005f82:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005f84:	2300      	movs	r3, #0
 8005f86:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005f88:	f107 020f 	add.w	r2, r7, #15
 8005f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	2301      	movs	r3, #1
 8005f94:	21d0      	movs	r1, #208	@ 0xd0
 8005f96:	482e      	ldr	r0, [pc, #184]	@ (8006050 <DS3231_ReadTime+0xd4>)
 8005f98:	f002 fea0 	bl	8008cdc <HAL_I2C_Master_Transmit>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d001      	beq.n	8005fa6 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e050      	b.n	8006048 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005fa6:	f107 0210 	add.w	r2, r7, #16
 8005faa:	f04f 33ff 	mov.w	r3, #4294967295
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	2307      	movs	r3, #7
 8005fb2:	21d0      	movs	r1, #208	@ 0xd0
 8005fb4:	4826      	ldr	r0, [pc, #152]	@ (8006050 <DS3231_ReadTime+0xd4>)
 8005fb6:	f002 ffa9 	bl	8008f0c <HAL_I2C_Master_Receive>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e041      	b.n	8006048 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8005fc4:	7c3b      	ldrb	r3, [r7, #16]
 8005fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7ff ff95 	bl	8005efc <BCDToDecimal>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8005fda:	7c7b      	ldrb	r3, [r7, #17]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7ff ff8d 	bl	8005efc <BCDToDecimal>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8005fea:	7cbb      	ldrb	r3, [r7, #18]
 8005fec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7ff ff82 	bl	8005efc <BCDToDecimal>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006000:	7cfb      	ldrb	r3, [r7, #19]
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff ff7a 	bl	8005efc <BCDToDecimal>
 8006008:	4603      	mov	r3, r0
 800600a:	461a      	mov	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006010:	7d3b      	ldrb	r3, [r7, #20]
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff ff72 	bl	8005efc <BCDToDecimal>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006020:	7d7b      	ldrb	r3, [r7, #21]
 8006022:	f003 031f 	and.w	r3, r3, #31
 8006026:	b2db      	uxtb	r3, r3
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff ff67 	bl	8005efc <BCDToDecimal>
 800602e:	4603      	mov	r3, r0
 8006030:	461a      	mov	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8006036:	7dbb      	ldrb	r3, [r7, #22]
 8006038:	4618      	mov	r0, r3
 800603a:	f7ff ff5f 	bl	8005efc <BCDToDecimal>
 800603e:	4603      	mov	r3, r0
 8006040:	461a      	mov	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3718      	adds	r7, #24
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	200010e0 	.word	0x200010e0

08006054 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8006054:	b580      	push	{r7, lr}
 8006056:	b088      	sub	sp, #32
 8006058:	af04      	add	r7, sp, #16
 800605a:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 800605c:	2300      	movs	r3, #0
 800605e:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	4618      	mov	r0, r3
 8006066:	f7ff ff63 	bl	8005f30 <DecimalToBCD>
 800606a:	4603      	mov	r3, r0
 800606c:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	785b      	ldrb	r3, [r3, #1]
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff ff5c 	bl	8005f30 <DecimalToBCD>
 8006078:	4603      	mov	r3, r0
 800607a:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	789b      	ldrb	r3, [r3, #2]
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff ff55 	bl	8005f30 <DecimalToBCD>
 8006086:	4603      	mov	r3, r0
 8006088:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	78db      	ldrb	r3, [r3, #3]
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff ff4e 	bl	8005f30 <DecimalToBCD>
 8006094:	4603      	mov	r3, r0
 8006096:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	791b      	ldrb	r3, [r3, #4]
 800609c:	4618      	mov	r0, r3
 800609e:	f7ff ff47 	bl	8005f30 <DecimalToBCD>
 80060a2:	4603      	mov	r3, r0
 80060a4:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	795b      	ldrb	r3, [r3, #5]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff ff40 	bl	8005f30 <DecimalToBCD>
 80060b0:	4603      	mov	r3, r0
 80060b2:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	799b      	ldrb	r3, [r3, #6]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7ff ff39 	bl	8005f30 <DecimalToBCD>
 80060be:	4603      	mov	r3, r0
 80060c0:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ca:	9302      	str	r3, [sp, #8]
 80060cc:	2307      	movs	r3, #7
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	f107 0308 	add.w	r3, r7, #8
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	2301      	movs	r3, #1
 80060d8:	21d0      	movs	r1, #208	@ 0xd0
 80060da:	4806      	ldr	r0, [pc, #24]	@ (80060f4 <DS3231_SetTime+0xa0>)
 80060dc:	f003 f80c 	bl	80090f8 <HAL_I2C_Mem_Write>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <DS3231_SetTime+0x96>
		return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	200010e0 	.word	0x200010e0

080060f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80060f8:	480d      	ldr	r0, [pc, #52]	@ (8006130 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80060fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80060fc:	f7fd ff58 	bl	8003fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006100:	480c      	ldr	r0, [pc, #48]	@ (8006134 <LoopForever+0x6>)
  ldr r1, =_edata
 8006102:	490d      	ldr	r1, [pc, #52]	@ (8006138 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006104:	4a0d      	ldr	r2, [pc, #52]	@ (800613c <LoopForever+0xe>)
  movs r3, #0
 8006106:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006108:	e002      	b.n	8006110 <LoopCopyDataInit>

0800610a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800610a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800610c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800610e:	3304      	adds	r3, #4

08006110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006114:	d3f9      	bcc.n	800610a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006116:	4a0a      	ldr	r2, [pc, #40]	@ (8006140 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006118:	4c0a      	ldr	r4, [pc, #40]	@ (8006144 <LoopForever+0x16>)
  movs r3, #0
 800611a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800611c:	e001      	b.n	8006122 <LoopFillZerobss>

0800611e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800611e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006120:	3204      	adds	r2, #4

08006122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006124:	d3fb      	bcc.n	800611e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8006126:	f00c fdf3 	bl	8012d10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800612a:	f7fc ff9d 	bl	8003068 <main>

0800612e <LoopForever>:

LoopForever:
    b LoopForever
 800612e:	e7fe      	b.n	800612e <LoopForever>
  ldr   r0, =_estack
 8006130:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006138:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 800613c:	08016ec4 	.word	0x08016ec4
  ldr r2, =_sbss
 8006140:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8006144:	20003754 	.word	0x20003754

08006148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006148:	e7fe      	b.n	8006148 <ADC1_2_IRQHandler>

0800614a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b082      	sub	sp, #8
 800614e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006150:	2300      	movs	r3, #0
 8006152:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006154:	2003      	movs	r0, #3
 8006156:	f001 fd8b 	bl	8007c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800615a:	200f      	movs	r0, #15
 800615c:	f000 f80e 	bl	800617c <HAL_InitTick>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	71fb      	strb	r3, [r7, #7]
 800616a:	e001      	b.n	8006170 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800616c:	f7fd fb8c 	bl	8003888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006170:	79fb      	ldrb	r3, [r7, #7]

}
 8006172:	4618      	mov	r0, r3
 8006174:	3708      	adds	r7, #8
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
	...

0800617c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006184:	2300      	movs	r3, #0
 8006186:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006188:	4b16      	ldr	r3, [pc, #88]	@ (80061e4 <HAL_InitTick+0x68>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d022      	beq.n	80061d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006190:	4b15      	ldr	r3, [pc, #84]	@ (80061e8 <HAL_InitTick+0x6c>)
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	4b13      	ldr	r3, [pc, #76]	@ (80061e4 <HAL_InitTick+0x68>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800619c:	fbb1 f3f3 	udiv	r3, r1, r3
 80061a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a4:	4618      	mov	r0, r3
 80061a6:	f001 fd96 	bl	8007cd6 <HAL_SYSTICK_Config>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10f      	bne.n	80061d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b0f      	cmp	r3, #15
 80061b4:	d809      	bhi.n	80061ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80061b6:	2200      	movs	r2, #0
 80061b8:	6879      	ldr	r1, [r7, #4]
 80061ba:	f04f 30ff 	mov.w	r0, #4294967295
 80061be:	f001 fd62 	bl	8007c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80061c2:	4a0a      	ldr	r2, [pc, #40]	@ (80061ec <HAL_InitTick+0x70>)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	e007      	b.n	80061da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	73fb      	strb	r3, [r7, #15]
 80061ce:	e004      	b.n	80061da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	73fb      	strb	r3, [r7, #15]
 80061d4:	e001      	b.n	80061da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80061da:	7bfb      	ldrb	r3, [r7, #15]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	2000000c 	.word	0x2000000c
 80061e8:	20000004 	.word	0x20000004
 80061ec:	20000008 	.word	0x20000008

080061f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <HAL_IncTick+0x1c>)
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4b05      	ldr	r3, [pc, #20]	@ (8006210 <HAL_IncTick+0x20>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4413      	add	r3, r2
 80061fe:	4a03      	ldr	r2, [pc, #12]	@ (800620c <HAL_IncTick+0x1c>)
 8006200:	6013      	str	r3, [r2, #0]
}
 8006202:	bf00      	nop
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	20002424 	.word	0x20002424
 8006210:	2000000c 	.word	0x2000000c

08006214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
  return uwTick;
 8006218:	4b03      	ldr	r3, [pc, #12]	@ (8006228 <HAL_GetTick+0x14>)
 800621a:	681b      	ldr	r3, [r3, #0]
}
 800621c:	4618      	mov	r0, r3
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	20002424 	.word	0x20002424

0800622c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006234:	f7ff ffee 	bl	8006214 <HAL_GetTick>
 8006238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006244:	d004      	beq.n	8006250 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006246:	4b09      	ldr	r3, [pc, #36]	@ (800626c <HAL_Delay+0x40>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	4413      	add	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006250:	bf00      	nop
 8006252:	f7ff ffdf 	bl	8006214 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	429a      	cmp	r2, r3
 8006260:	d8f7      	bhi.n	8006252 <HAL_Delay+0x26>
  {
  }
}
 8006262:	bf00      	nop
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	2000000c 	.word	0x2000000c

08006270 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	431a      	orrs	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	609a      	str	r2, [r3, #8]
}
 800628a:	bf00      	nop
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr

08006296 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
 800629e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	609a      	str	r2, [r3, #8]
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
 80062e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3360      	adds	r3, #96	@ 0x60
 80062ea:	461a      	mov	r2, r3
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	4b08      	ldr	r3, [pc, #32]	@ (800631c <LL_ADC_SetOffset+0x44>)
 80062fa:	4013      	ands	r3, r2
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	430a      	orrs	r2, r1
 8006306:	4313      	orrs	r3, r2
 8006308:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006310:	bf00      	nop
 8006312:	371c      	adds	r7, #28
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	03fff000 	.word	0x03fff000

08006320 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	3360      	adds	r3, #96	@ 0x60
 800632e:	461a      	mov	r2, r3
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006340:	4618      	mov	r0, r3
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3360      	adds	r3, #96	@ 0x60
 800635c:	461a      	mov	r2, r3
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4413      	add	r3, r2
 8006364:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	431a      	orrs	r2, r3
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006376:	bf00      	nop
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006382:	b480      	push	{r7}
 8006384:	b087      	sub	sp, #28
 8006386:	af00      	add	r7, sp, #0
 8006388:	60f8      	str	r0, [r7, #12]
 800638a:	60b9      	str	r1, [r7, #8]
 800638c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	3360      	adds	r3, #96	@ 0x60
 8006392:	461a      	mov	r2, r3
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	431a      	orrs	r2, r3
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80063ac:	bf00      	nop
 80063ae:	371c      	adds	r7, #28
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3360      	adds	r3, #96	@ 0x60
 80063c8:	461a      	mov	r2, r3
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	4413      	add	r3, r2
 80063d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	431a      	orrs	r2, r3
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80063e2:	bf00      	nop
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	615a      	str	r2, [r3, #20]
}
 8006408:	bf00      	nop
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006424:	2b00      	cmp	r3, #0
 8006426:	d101      	bne.n	800642c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006428:	2301      	movs	r3, #1
 800642a:	e000      	b.n	800642e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800643a:	b480      	push	{r7}
 800643c:	b087      	sub	sp, #28
 800643e:	af00      	add	r7, sp, #0
 8006440:	60f8      	str	r0, [r7, #12]
 8006442:	60b9      	str	r1, [r7, #8]
 8006444:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	3330      	adds	r3, #48	@ 0x30
 800644a:	461a      	mov	r2, r3
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	0a1b      	lsrs	r3, r3, #8
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	f003 030c 	and.w	r3, r3, #12
 8006456:	4413      	add	r3, r2
 8006458:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	f003 031f 	and.w	r3, r3, #31
 8006464:	211f      	movs	r1, #31
 8006466:	fa01 f303 	lsl.w	r3, r1, r3
 800646a:	43db      	mvns	r3, r3
 800646c:	401a      	ands	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	0e9b      	lsrs	r3, r3, #26
 8006472:	f003 011f 	and.w	r1, r3, #31
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f003 031f 	and.w	r3, r3, #31
 800647c:	fa01 f303 	lsl.w	r3, r1, r3
 8006480:	431a      	orrs	r2, r3
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006486:	bf00      	nop
 8006488:	371c      	adds	r7, #28
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006492:	b480      	push	{r7}
 8006494:	b087      	sub	sp, #28
 8006496:	af00      	add	r7, sp, #0
 8006498:	60f8      	str	r0, [r7, #12]
 800649a:	60b9      	str	r1, [r7, #8]
 800649c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	3314      	adds	r3, #20
 80064a2:	461a      	mov	r2, r3
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	0e5b      	lsrs	r3, r3, #25
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	f003 0304 	and.w	r3, r3, #4
 80064ae:	4413      	add	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	0d1b      	lsrs	r3, r3, #20
 80064ba:	f003 031f 	and.w	r3, r3, #31
 80064be:	2107      	movs	r1, #7
 80064c0:	fa01 f303 	lsl.w	r3, r1, r3
 80064c4:	43db      	mvns	r3, r3
 80064c6:	401a      	ands	r2, r3
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	0d1b      	lsrs	r3, r3, #20
 80064cc:	f003 031f 	and.w	r3, r3, #31
 80064d0:	6879      	ldr	r1, [r7, #4]
 80064d2:	fa01 f303 	lsl.w	r3, r1, r3
 80064d6:	431a      	orrs	r2, r3
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80064dc:	bf00      	nop
 80064de:	371c      	adds	r7, #28
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006500:	43db      	mvns	r3, r3
 8006502:	401a      	ands	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f003 0318 	and.w	r3, r3, #24
 800650a:	4908      	ldr	r1, [pc, #32]	@ (800652c <LL_ADC_SetChannelSingleDiff+0x44>)
 800650c:	40d9      	lsrs	r1, r3
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	400b      	ands	r3, r1
 8006512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006516:	431a      	orrs	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800651e:	bf00      	nop
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	0007ffff 	.word	0x0007ffff

08006530 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 031f 	and.w	r3, r3, #31
}
 8006540:	4618      	mov	r0, r3
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800655c:	4618      	mov	r0, r3
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006578:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6093      	str	r3, [r2, #8]
}
 8006580:	bf00      	nop
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800659c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065a0:	d101      	bne.n	80065a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e000      	b.n	80065a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80065c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065f0:	d101      	bne.n	80065f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80065f2:	2301      	movs	r3, #1
 80065f4:	e000      	b.n	80065f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006614:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006618:	f043 0201 	orr.w	r2, r3, #1
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800663c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006640:	f043 0202 	orr.w	r2, r3, #2
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <LL_ADC_IsEnabled+0x18>
 8006668:	2301      	movs	r3, #1
 800666a:	e000      	b.n	800666e <LL_ADC_IsEnabled+0x1a>
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800667a:	b480      	push	{r7}
 800667c:	b083      	sub	sp, #12
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b02      	cmp	r3, #2
 800668c:	d101      	bne.n	8006692 <LL_ADC_IsDisableOngoing+0x18>
 800668e:	2301      	movs	r3, #1
 8006690:	e000      	b.n	8006694 <LL_ADC_IsDisableOngoing+0x1a>
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80066b4:	f043 0204 	orr.w	r2, r3, #4
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80066dc:	f043 0210 	orr.w	r2, r3, #16
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b04      	cmp	r3, #4
 8006702:	d101      	bne.n	8006708 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006704:	2301      	movs	r3, #1
 8006706:	e000      	b.n	800670a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006716:	b480      	push	{r7}
 8006718:	b083      	sub	sp, #12
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006726:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800672a:	f043 0220 	orr.w	r2, r3, #32
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006732:	bf00      	nop
 8006734:	370c      	adds	r7, #12
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr

0800673e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800673e:	b480      	push	{r7}
 8006740:	b083      	sub	sp, #12
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b08      	cmp	r3, #8
 8006750:	d101      	bne.n	8006756 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006752:	2301      	movs	r3, #1
 8006754:	e000      	b.n	8006758 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006764:	b590      	push	{r4, r7, lr}
 8006766:	b089      	sub	sp, #36	@ 0x24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800676c:	2300      	movs	r3, #0
 800676e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006770:	2300      	movs	r3, #0
 8006772:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e167      	b.n	8006a4e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006788:	2b00      	cmp	r3, #0
 800678a:	d109      	bne.n	80067a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f7fd f89f 	bl	80038d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7ff fef1 	bl	800658c <LL_ADC_IsDeepPowerDownEnabled>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d004      	beq.n	80067ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff fed7 	bl	8006568 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff ff0c 	bl	80065dc <LL_ADC_IsInternalRegulatorEnabled>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d115      	bne.n	80067f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7ff fef0 	bl	80065b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80067d4:	4ba0      	ldr	r3, [pc, #640]	@ (8006a58 <HAL_ADC_Init+0x2f4>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	099b      	lsrs	r3, r3, #6
 80067da:	4aa0      	ldr	r2, [pc, #640]	@ (8006a5c <HAL_ADC_Init+0x2f8>)
 80067dc:	fba2 2303 	umull	r2, r3, r2, r3
 80067e0:	099b      	lsrs	r3, r3, #6
 80067e2:	3301      	adds	r3, #1
 80067e4:	005b      	lsls	r3, r3, #1
 80067e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80067e8:	e002      	b.n	80067f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3b01      	subs	r3, #1
 80067ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f9      	bne.n	80067ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7ff feee 	bl	80065dc <LL_ADC_IsInternalRegulatorEnabled>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d10d      	bne.n	8006822 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800680a:	f043 0210 	orr.w	r2, r3, #16
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff ff62 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 800682c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006832:	f003 0310 	and.w	r3, r3, #16
 8006836:	2b00      	cmp	r3, #0
 8006838:	f040 8100 	bne.w	8006a3c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f040 80fc 	bne.w	8006a3c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006848:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800684c:	f043 0202 	orr.w	r2, r3, #2
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff fefb 	bl	8006654 <LL_ADC_IsEnabled>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d111      	bne.n	8006888 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006864:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006868:	f7ff fef4 	bl	8006654 <LL_ADC_IsEnabled>
 800686c:	4604      	mov	r4, r0
 800686e:	487c      	ldr	r0, [pc, #496]	@ (8006a60 <HAL_ADC_Init+0x2fc>)
 8006870:	f7ff fef0 	bl	8006654 <LL_ADC_IsEnabled>
 8006874:	4603      	mov	r3, r0
 8006876:	4323      	orrs	r3, r4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d105      	bne.n	8006888 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	4619      	mov	r1, r3
 8006882:	4878      	ldr	r0, [pc, #480]	@ (8006a64 <HAL_ADC_Init+0x300>)
 8006884:	f7ff fcf4 	bl	8006270 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	7f5b      	ldrb	r3, [r3, #29]
 800688c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006892:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006898:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800689e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80068a6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80068a8:	4313      	orrs	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d106      	bne.n	80068c4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ba:	3b01      	subs	r3, #1
 80068bc:	045b      	lsls	r3, r3, #17
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d009      	beq.n	80068e0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068da:	69ba      	ldr	r2, [r7, #24]
 80068dc:	4313      	orrs	r3, r2
 80068de:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68da      	ldr	r2, [r3, #12]
 80068e6:	4b60      	ldr	r3, [pc, #384]	@ (8006a68 <HAL_ADC_Init+0x304>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	6812      	ldr	r2, [r2, #0]
 80068ee:	69b9      	ldr	r1, [r7, #24]
 80068f0:	430b      	orrs	r3, r1
 80068f2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4618      	mov	r0, r3
 8006910:	f7ff ff15 	bl	800673e <LL_ADC_INJ_IsConversionOngoing>
 8006914:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d16d      	bne.n	80069f8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d16a      	bne.n	80069f8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006926:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800692e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006930:	4313      	orrs	r3, r2
 8006932:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800693e:	f023 0302 	bic.w	r3, r3, #2
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6812      	ldr	r2, [r2, #0]
 8006946:	69b9      	ldr	r1, [r7, #24]
 8006948:	430b      	orrs	r3, r1
 800694a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d017      	beq.n	8006984 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006962:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800696c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006970:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	6911      	ldr	r1, [r2, #16]
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	6812      	ldr	r2, [r2, #0]
 800697c:	430b      	orrs	r3, r1
 800697e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006982:	e013      	b.n	80069ac <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	691a      	ldr	r2, [r3, #16]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006992:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6812      	ldr	r2, [r2, #0]
 80069a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80069a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069a8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d118      	bne.n	80069e8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80069c0:	f023 0304 	bic.w	r3, r3, #4
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80069cc:	4311      	orrs	r1, r2
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80069d2:	4311      	orrs	r1, r2
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80069d8:	430a      	orrs	r2, r1
 80069da:	431a      	orrs	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f042 0201 	orr.w	r2, r2, #1
 80069e4:	611a      	str	r2, [r3, #16]
 80069e6:	e007      	b.n	80069f8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	691a      	ldr	r2, [r3, #16]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f022 0201 	bic.w	r2, r2, #1
 80069f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d10c      	bne.n	8006a1a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a06:	f023 010f 	bic.w	r1, r3, #15
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	1e5a      	subs	r2, r3, #1
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a18:	e007      	b.n	8006a2a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 020f 	bic.w	r2, r2, #15
 8006a28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a2e:	f023 0303 	bic.w	r3, r3, #3
 8006a32:	f043 0201 	orr.w	r2, r3, #1
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a3a:	e007      	b.n	8006a4c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a40:	f043 0210 	orr.w	r2, r3, #16
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3724      	adds	r7, #36	@ 0x24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd90      	pop	{r4, r7, pc}
 8006a56:	bf00      	nop
 8006a58:	20000004 	.word	0x20000004
 8006a5c:	053e2d63 	.word	0x053e2d63
 8006a60:	50000100 	.word	0x50000100
 8006a64:	50000300 	.word	0x50000300
 8006a68:	fff04007 	.word	0xfff04007

08006a6c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a74:	4859      	ldr	r0, [pc, #356]	@ (8006bdc <HAL_ADC_Start+0x170>)
 8006a76:	f7ff fd5b 	bl	8006530 <LL_ADC_GetMultimode>
 8006a7a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7ff fe35 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f040 809f 	bne.w	8006bcc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d101      	bne.n	8006a9c <HAL_ADC_Start+0x30>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	e09a      	b.n	8006bd2 <HAL_ADC_Start+0x166>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 fe63 	bl	8007770 <ADC_Enable>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006aae:	7dfb      	ldrb	r3, [r7, #23]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f040 8086 	bne.w	8006bc2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006abe:	f023 0301 	bic.w	r3, r3, #1
 8006ac2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a44      	ldr	r2, [pc, #272]	@ (8006be0 <HAL_ADC_Start+0x174>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d002      	beq.n	8006ada <HAL_ADC_Start+0x6e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	e001      	b.n	8006ade <HAL_ADC_Start+0x72>
 8006ada:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d002      	beq.n	8006aec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d105      	bne.n	8006af8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006af0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006afc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b04:	d106      	bne.n	8006b14 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b0a:	f023 0206 	bic.w	r2, r3, #6
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	661a      	str	r2, [r3, #96]	@ 0x60
 8006b12:	e002      	b.n	8006b1a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	221c      	movs	r2, #28
 8006b20:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8006be0 <HAL_ADC_Start+0x174>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d002      	beq.n	8006b3a <HAL_ADC_Start+0xce>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	e001      	b.n	8006b3e <HAL_ADC_Start+0xd2>
 8006b3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	6812      	ldr	r2, [r2, #0]
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d008      	beq.n	8006b58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d005      	beq.n	8006b58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	2b05      	cmp	r3, #5
 8006b50:	d002      	beq.n	8006b58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	2b09      	cmp	r3, #9
 8006b56:	d114      	bne.n	8006b82 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d007      	beq.n	8006b76 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006b6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7ff fd90 	bl	80066a0 <LL_ADC_REG_StartConversion>
 8006b80:	e026      	b.n	8006bd0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a13      	ldr	r2, [pc, #76]	@ (8006be0 <HAL_ADC_Start+0x174>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d002      	beq.n	8006b9e <HAL_ADC_Start+0x132>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	e001      	b.n	8006ba2 <HAL_ADC_Start+0x136>
 8006b9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ba2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00f      	beq.n	8006bd0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bb4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006bb8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006bc0:	e006      	b.n	8006bd0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006bca:	e001      	b.n	8006bd0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006bcc:	2302      	movs	r3, #2
 8006bce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3718      	adds	r7, #24
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	50000300 	.word	0x50000300
 8006be0:	50000100 	.word	0x50000100

08006be4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d101      	bne.n	8006bfa <HAL_ADC_Stop+0x16>
 8006bf6:	2302      	movs	r3, #2
 8006bf8:	e023      	b.n	8006c42 <HAL_ADC_Stop+0x5e>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006c02:	2103      	movs	r1, #3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fcf7 	bl	80075f8 <ADC_ConversionStop>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006c0e:	7bfb      	ldrb	r3, [r7, #15]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d111      	bne.n	8006c38 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 fe31 	bl	800787c <ADC_Disable>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d109      	bne.n	8006c38 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006c2c:	f023 0301 	bic.w	r3, r3, #1
 8006c30:	f043 0201 	orr.w	r2, r3, #1
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
	...

08006c4c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b088      	sub	sp, #32
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c56:	4867      	ldr	r0, [pc, #412]	@ (8006df4 <HAL_ADC_PollForConversion+0x1a8>)
 8006c58:	f7ff fc6a 	bl	8006530 <LL_ADC_GetMultimode>
 8006c5c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d102      	bne.n	8006c6c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006c66:	2308      	movs	r3, #8
 8006c68:	61fb      	str	r3, [r7, #28]
 8006c6a:	e02a      	b.n	8006cc2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d005      	beq.n	8006c7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	2b05      	cmp	r3, #5
 8006c76:	d002      	beq.n	8006c7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	2b09      	cmp	r3, #9
 8006c7c:	d111      	bne.n	8006ca2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d007      	beq.n	8006c9c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c90:	f043 0220 	orr.w	r2, r3, #32
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e0a6      	b.n	8006dea <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006ca0:	e00f      	b.n	8006cc2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006ca2:	4854      	ldr	r0, [pc, #336]	@ (8006df4 <HAL_ADC_PollForConversion+0x1a8>)
 8006ca4:	f7ff fc52 	bl	800654c <LL_ADC_GetMultiDMATransfer>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cb2:	f043 0220 	orr.w	r2, r3, #32
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e095      	b.n	8006dea <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006cbe:	2304      	movs	r3, #4
 8006cc0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006cc2:	f7ff faa7 	bl	8006214 <HAL_GetTick>
 8006cc6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006cc8:	e021      	b.n	8006d0e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd0:	d01d      	beq.n	8006d0e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006cd2:	f7ff fa9f 	bl	8006214 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d302      	bcc.n	8006ce8 <HAL_ADC_PollForConversion+0x9c>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d112      	bne.n	8006d0e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10b      	bne.n	8006d0e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cfa:	f043 0204 	orr.w	r2, r3, #4
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e06d      	b.n	8006dea <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	4013      	ands	r3, r2
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0d6      	beq.n	8006cca <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d20:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff fb71 	bl	8006414 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01c      	beq.n	8006d72 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	7f5b      	ldrb	r3, [r3, #29]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d118      	bne.n	8006d72 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0308 	and.w	r3, r3, #8
 8006d4a:	2b08      	cmp	r3, #8
 8006d4c:	d111      	bne.n	8006d72 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d52:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d105      	bne.n	8006d72 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d6a:	f043 0201 	orr.w	r2, r3, #1
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a20      	ldr	r2, [pc, #128]	@ (8006df8 <HAL_ADC_PollForConversion+0x1ac>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d002      	beq.n	8006d82 <HAL_ADC_PollForConversion+0x136>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	e001      	b.n	8006d86 <HAL_ADC_PollForConversion+0x13a>
 8006d82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	6812      	ldr	r2, [r2, #0]
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d008      	beq.n	8006da0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d005      	beq.n	8006da0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	2b05      	cmp	r3, #5
 8006d98:	d002      	beq.n	8006da0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	2b09      	cmp	r3, #9
 8006d9e:	d104      	bne.n	8006daa <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	e00d      	b.n	8006dc6 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a12      	ldr	r2, [pc, #72]	@ (8006df8 <HAL_ADC_PollForConversion+0x1ac>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d002      	beq.n	8006dba <HAL_ADC_PollForConversion+0x16e>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	e001      	b.n	8006dbe <HAL_ADC_PollForConversion+0x172>
 8006dba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006dbe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d104      	bne.n	8006dd6 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	e008      	b.n	8006de8 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d103      	bne.n	8006de8 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	220c      	movs	r2, #12
 8006de6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3720      	adds	r7, #32
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	50000300 	.word	0x50000300
 8006df8:	50000100 	.word	0x50000100

08006dfc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
	...

08006e18 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b0b6      	sub	sp, #216	@ 0xd8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e22:	2300      	movs	r3, #0
 8006e24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d101      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x22>
 8006e36:	2302      	movs	r3, #2
 8006e38:	e3c8      	b.n	80075cc <HAL_ADC_ConfigChannel+0x7b4>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7ff fc52 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f040 83ad 	bne.w	80075ae <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6818      	ldr	r0, [r3, #0]
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	6859      	ldr	r1, [r3, #4]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	461a      	mov	r2, r3
 8006e62:	f7ff faea 	bl	800643a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7ff fc40 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 8006e70:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7ff fc60 	bl	800673e <LL_ADC_INJ_IsConversionOngoing>
 8006e7e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006e82:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f040 81d9 	bne.w	800723e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006e8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f040 81d4 	bne.w	800723e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e9e:	d10f      	bne.n	8006ec0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6818      	ldr	r0, [r3, #0]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f7ff faf1 	bl	8006492 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f7ff fa98 	bl	80063ee <LL_ADC_SetSamplingTimeCommonConfig>
 8006ebe:	e00e      	b.n	8006ede <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6818      	ldr	r0, [r3, #0]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	6819      	ldr	r1, [r3, #0]
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	f7ff fae0 	bl	8006492 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7ff fa88 	bl	80063ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	695a      	ldr	r2, [r3, #20]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	08db      	lsrs	r3, r3, #3
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	005b      	lsls	r3, r3, #1
 8006ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	691b      	ldr	r3, [r3, #16]
 8006efc:	2b04      	cmp	r3, #4
 8006efe:	d022      	beq.n	8006f46 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6818      	ldr	r0, [r3, #0]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	6919      	ldr	r1, [r3, #16]
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f10:	f7ff f9e2 	bl	80062d8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6818      	ldr	r0, [r3, #0]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	6919      	ldr	r1, [r3, #16]
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	699b      	ldr	r3, [r3, #24]
 8006f20:	461a      	mov	r2, r3
 8006f22:	f7ff fa2e 	bl	8006382 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6818      	ldr	r0, [r3, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d102      	bne.n	8006f3c <HAL_ADC_ConfigChannel+0x124>
 8006f36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f3a:	e000      	b.n	8006f3e <HAL_ADC_ConfigChannel+0x126>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f7ff fa3a 	bl	80063b8 <LL_ADC_SetOffsetSaturation>
 8006f44:	e17b      	b.n	800723e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2100      	movs	r1, #0
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff f9e7 	bl	8006320 <LL_ADC_GetOffsetChannel>
 8006f52:	4603      	mov	r3, r0
 8006f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10a      	bne.n	8006f72 <HAL_ADC_ConfigChannel+0x15a>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2100      	movs	r1, #0
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff f9dc 	bl	8006320 <LL_ADC_GetOffsetChannel>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	0e9b      	lsrs	r3, r3, #26
 8006f6c:	f003 021f 	and.w	r2, r3, #31
 8006f70:	e01e      	b.n	8006fb0 <HAL_ADC_ConfigChannel+0x198>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2100      	movs	r1, #0
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7ff f9d1 	bl	8006320 <LL_ADC_GetOffsetChannel>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f88:	fa93 f3a3 	rbit	r3, r3
 8006f8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006f90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006f98:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006fa0:	2320      	movs	r3, #32
 8006fa2:	e004      	b.n	8006fae <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006fa4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006fa8:	fab3 f383 	clz	r3, r3
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d105      	bne.n	8006fc8 <HAL_ADC_ConfigChannel+0x1b0>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	0e9b      	lsrs	r3, r3, #26
 8006fc2:	f003 031f 	and.w	r3, r3, #31
 8006fc6:	e018      	b.n	8006ffa <HAL_ADC_ConfigChannel+0x1e2>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006fd4:	fa93 f3a3 	rbit	r3, r3
 8006fd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006fdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fe0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006fe4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006fec:	2320      	movs	r3, #32
 8006fee:	e004      	b.n	8006ffa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006ff0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ff4:	fab3 f383 	clz	r3, r3
 8006ff8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d106      	bne.n	800700c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2200      	movs	r2, #0
 8007004:	2100      	movs	r1, #0
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff f9a0 	bl	800634c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2101      	movs	r1, #1
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff f984 	bl	8006320 <LL_ADC_GetOffsetChannel>
 8007018:	4603      	mov	r3, r0
 800701a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10a      	bne.n	8007038 <HAL_ADC_ConfigChannel+0x220>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2101      	movs	r1, #1
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff f979 	bl	8006320 <LL_ADC_GetOffsetChannel>
 800702e:	4603      	mov	r3, r0
 8007030:	0e9b      	lsrs	r3, r3, #26
 8007032:	f003 021f 	and.w	r2, r3, #31
 8007036:	e01e      	b.n	8007076 <HAL_ADC_ConfigChannel+0x25e>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2101      	movs	r1, #1
 800703e:	4618      	mov	r0, r3
 8007040:	f7ff f96e 	bl	8006320 <LL_ADC_GetOffsetChannel>
 8007044:	4603      	mov	r3, r0
 8007046:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800704a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800704e:	fa93 f3a3 	rbit	r3, r3
 8007052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800705a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800705e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8007066:	2320      	movs	r3, #32
 8007068:	e004      	b.n	8007074 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800706a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800706e:	fab3 f383 	clz	r3, r3
 8007072:	b2db      	uxtb	r3, r3
 8007074:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800707e:	2b00      	cmp	r3, #0
 8007080:	d105      	bne.n	800708e <HAL_ADC_ConfigChannel+0x276>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	0e9b      	lsrs	r3, r3, #26
 8007088:	f003 031f 	and.w	r3, r3, #31
 800708c:	e018      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x2a8>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007096:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800709a:	fa93 f3a3 	rbit	r3, r3
 800709e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80070a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80070a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80070aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80070b2:	2320      	movs	r3, #32
 80070b4:	e004      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80070b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070ba:	fab3 f383 	clz	r3, r3
 80070be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d106      	bne.n	80070d2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2200      	movs	r2, #0
 80070ca:	2101      	movs	r1, #1
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7ff f93d 	bl	800634c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2102      	movs	r1, #2
 80070d8:	4618      	mov	r0, r3
 80070da:	f7ff f921 	bl	8006320 <LL_ADC_GetOffsetChannel>
 80070de:	4603      	mov	r3, r0
 80070e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d10a      	bne.n	80070fe <HAL_ADC_ConfigChannel+0x2e6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2102      	movs	r1, #2
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7ff f916 	bl	8006320 <LL_ADC_GetOffsetChannel>
 80070f4:	4603      	mov	r3, r0
 80070f6:	0e9b      	lsrs	r3, r3, #26
 80070f8:	f003 021f 	and.w	r2, r3, #31
 80070fc:	e01e      	b.n	800713c <HAL_ADC_ConfigChannel+0x324>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2102      	movs	r1, #2
 8007104:	4618      	mov	r0, r3
 8007106:	f7ff f90b 	bl	8006320 <LL_ADC_GetOffsetChannel>
 800710a:	4603      	mov	r3, r0
 800710c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007110:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007114:	fa93 f3a3 	rbit	r3, r3
 8007118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800711c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007120:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007124:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800712c:	2320      	movs	r3, #32
 800712e:	e004      	b.n	800713a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8007130:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007134:	fab3 f383 	clz	r3, r3
 8007138:	b2db      	uxtb	r3, r3
 800713a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007144:	2b00      	cmp	r3, #0
 8007146:	d105      	bne.n	8007154 <HAL_ADC_ConfigChannel+0x33c>
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	0e9b      	lsrs	r3, r3, #26
 800714e:	f003 031f 	and.w	r3, r3, #31
 8007152:	e016      	b.n	8007182 <HAL_ADC_ConfigChannel+0x36a>
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800715c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007160:	fa93 f3a3 	rbit	r3, r3
 8007164:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007166:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007168:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800716c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8007174:	2320      	movs	r3, #32
 8007176:	e004      	b.n	8007182 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8007178:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800717c:	fab3 f383 	clz	r3, r3
 8007180:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007182:	429a      	cmp	r2, r3
 8007184:	d106      	bne.n	8007194 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2200      	movs	r2, #0
 800718c:	2102      	movs	r1, #2
 800718e:	4618      	mov	r0, r3
 8007190:	f7ff f8dc 	bl	800634c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2103      	movs	r1, #3
 800719a:	4618      	mov	r0, r3
 800719c:	f7ff f8c0 	bl	8006320 <LL_ADC_GetOffsetChannel>
 80071a0:	4603      	mov	r3, r0
 80071a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10a      	bne.n	80071c0 <HAL_ADC_ConfigChannel+0x3a8>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2103      	movs	r1, #3
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7ff f8b5 	bl	8006320 <LL_ADC_GetOffsetChannel>
 80071b6:	4603      	mov	r3, r0
 80071b8:	0e9b      	lsrs	r3, r3, #26
 80071ba:	f003 021f 	and.w	r2, r3, #31
 80071be:	e017      	b.n	80071f0 <HAL_ADC_ConfigChannel+0x3d8>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2103      	movs	r1, #3
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff f8aa 	bl	8006320 <LL_ADC_GetOffsetChannel>
 80071cc:	4603      	mov	r3, r0
 80071ce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071d2:	fa93 f3a3 	rbit	r3, r3
 80071d6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80071d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071da:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80071dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80071e2:	2320      	movs	r3, #32
 80071e4:	e003      	b.n	80071ee <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80071e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071e8:	fab3 f383 	clz	r3, r3
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d105      	bne.n	8007208 <HAL_ADC_ConfigChannel+0x3f0>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	0e9b      	lsrs	r3, r3, #26
 8007202:	f003 031f 	and.w	r3, r3, #31
 8007206:	e011      	b.n	800722c <HAL_ADC_ConfigChannel+0x414>
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800720e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007210:	fa93 f3a3 	rbit	r3, r3
 8007214:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007216:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007218:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800721a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007220:	2320      	movs	r3, #32
 8007222:	e003      	b.n	800722c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007224:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007226:	fab3 f383 	clz	r3, r3
 800722a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800722c:	429a      	cmp	r2, r3
 800722e:	d106      	bne.n	800723e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2200      	movs	r2, #0
 8007236:	2103      	movs	r1, #3
 8007238:	4618      	mov	r0, r3
 800723a:	f7ff f887 	bl	800634c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4618      	mov	r0, r3
 8007244:	f7ff fa06 	bl	8006654 <LL_ADC_IsEnabled>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	f040 8140 	bne.w	80074d0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6818      	ldr	r0, [r3, #0]
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	6819      	ldr	r1, [r3, #0]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	461a      	mov	r2, r3
 800725e:	f7ff f943 	bl	80064e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	4a8f      	ldr	r2, [pc, #572]	@ (80074a4 <HAL_ADC_ConfigChannel+0x68c>)
 8007268:	4293      	cmp	r3, r2
 800726a:	f040 8131 	bne.w	80074d0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <HAL_ADC_ConfigChannel+0x47e>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	0e9b      	lsrs	r3, r3, #26
 8007284:	3301      	adds	r3, #1
 8007286:	f003 031f 	and.w	r3, r3, #31
 800728a:	2b09      	cmp	r3, #9
 800728c:	bf94      	ite	ls
 800728e:	2301      	movls	r3, #1
 8007290:	2300      	movhi	r3, #0
 8007292:	b2db      	uxtb	r3, r3
 8007294:	e019      	b.n	80072ca <HAL_ADC_ConfigChannel+0x4b2>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800729c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800729e:	fa93 f3a3 	rbit	r3, r3
 80072a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80072a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072a6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80072a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80072ae:	2320      	movs	r3, #32
 80072b0:	e003      	b.n	80072ba <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80072b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072b4:	fab3 f383 	clz	r3, r3
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	3301      	adds	r3, #1
 80072bc:	f003 031f 	and.w	r3, r3, #31
 80072c0:	2b09      	cmp	r3, #9
 80072c2:	bf94      	ite	ls
 80072c4:	2301      	movls	r3, #1
 80072c6:	2300      	movhi	r3, #0
 80072c8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d079      	beq.n	80073c2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d107      	bne.n	80072ea <HAL_ADC_ConfigChannel+0x4d2>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	0e9b      	lsrs	r3, r3, #26
 80072e0:	3301      	adds	r3, #1
 80072e2:	069b      	lsls	r3, r3, #26
 80072e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80072e8:	e015      	b.n	8007316 <HAL_ADC_ConfigChannel+0x4fe>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072f2:	fa93 f3a3 	rbit	r3, r3
 80072f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80072f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80072fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d101      	bne.n	8007306 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8007302:	2320      	movs	r3, #32
 8007304:	e003      	b.n	800730e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8007306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007308:	fab3 f383 	clz	r3, r3
 800730c:	b2db      	uxtb	r3, r3
 800730e:	3301      	adds	r3, #1
 8007310:	069b      	lsls	r3, r3, #26
 8007312:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800731e:	2b00      	cmp	r3, #0
 8007320:	d109      	bne.n	8007336 <HAL_ADC_ConfigChannel+0x51e>
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	0e9b      	lsrs	r3, r3, #26
 8007328:	3301      	adds	r3, #1
 800732a:	f003 031f 	and.w	r3, r3, #31
 800732e:	2101      	movs	r1, #1
 8007330:	fa01 f303 	lsl.w	r3, r1, r3
 8007334:	e017      	b.n	8007366 <HAL_ADC_ConfigChannel+0x54e>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800733c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800733e:	fa93 f3a3 	rbit	r3, r3
 8007342:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007346:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800734a:	2b00      	cmp	r3, #0
 800734c:	d101      	bne.n	8007352 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800734e:	2320      	movs	r3, #32
 8007350:	e003      	b.n	800735a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8007352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007354:	fab3 f383 	clz	r3, r3
 8007358:	b2db      	uxtb	r3, r3
 800735a:	3301      	adds	r3, #1
 800735c:	f003 031f 	and.w	r3, r3, #31
 8007360:	2101      	movs	r1, #1
 8007362:	fa01 f303 	lsl.w	r3, r1, r3
 8007366:	ea42 0103 	orr.w	r1, r2, r3
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10a      	bne.n	800738c <HAL_ADC_ConfigChannel+0x574>
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	0e9b      	lsrs	r3, r3, #26
 800737c:	3301      	adds	r3, #1
 800737e:	f003 021f 	and.w	r2, r3, #31
 8007382:	4613      	mov	r3, r2
 8007384:	005b      	lsls	r3, r3, #1
 8007386:	4413      	add	r3, r2
 8007388:	051b      	lsls	r3, r3, #20
 800738a:	e018      	b.n	80073be <HAL_ADC_ConfigChannel+0x5a6>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007394:	fa93 f3a3 	rbit	r3, r3
 8007398:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800739a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800739e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80073a4:	2320      	movs	r3, #32
 80073a6:	e003      	b.n	80073b0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80073a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073aa:	fab3 f383 	clz	r3, r3
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	3301      	adds	r3, #1
 80073b2:	f003 021f 	and.w	r2, r3, #31
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073be:	430b      	orrs	r3, r1
 80073c0:	e081      	b.n	80074c6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d107      	bne.n	80073de <HAL_ADC_ConfigChannel+0x5c6>
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	0e9b      	lsrs	r3, r3, #26
 80073d4:	3301      	adds	r3, #1
 80073d6:	069b      	lsls	r3, r3, #26
 80073d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80073dc:	e015      	b.n	800740a <HAL_ADC_ConfigChannel+0x5f2>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e6:	fa93 f3a3 	rbit	r3, r3
 80073ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80073ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ee:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80073f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80073f6:	2320      	movs	r3, #32
 80073f8:	e003      	b.n	8007402 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80073fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fc:	fab3 f383 	clz	r3, r3
 8007400:	b2db      	uxtb	r3, r3
 8007402:	3301      	adds	r3, #1
 8007404:	069b      	lsls	r3, r3, #26
 8007406:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007412:	2b00      	cmp	r3, #0
 8007414:	d109      	bne.n	800742a <HAL_ADC_ConfigChannel+0x612>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	0e9b      	lsrs	r3, r3, #26
 800741c:	3301      	adds	r3, #1
 800741e:	f003 031f 	and.w	r3, r3, #31
 8007422:	2101      	movs	r1, #1
 8007424:	fa01 f303 	lsl.w	r3, r1, r3
 8007428:	e017      	b.n	800745a <HAL_ADC_ConfigChannel+0x642>
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	fa93 f3a3 	rbit	r3, r3
 8007436:	61fb      	str	r3, [r7, #28]
  return result;
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800743c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8007442:	2320      	movs	r3, #32
 8007444:	e003      	b.n	800744e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	fab3 f383 	clz	r3, r3
 800744c:	b2db      	uxtb	r3, r3
 800744e:	3301      	adds	r3, #1
 8007450:	f003 031f 	and.w	r3, r3, #31
 8007454:	2101      	movs	r1, #1
 8007456:	fa01 f303 	lsl.w	r3, r1, r3
 800745a:	ea42 0103 	orr.w	r1, r2, r3
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007466:	2b00      	cmp	r3, #0
 8007468:	d10d      	bne.n	8007486 <HAL_ADC_ConfigChannel+0x66e>
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	0e9b      	lsrs	r3, r3, #26
 8007470:	3301      	adds	r3, #1
 8007472:	f003 021f 	and.w	r2, r3, #31
 8007476:	4613      	mov	r3, r2
 8007478:	005b      	lsls	r3, r3, #1
 800747a:	4413      	add	r3, r2
 800747c:	3b1e      	subs	r3, #30
 800747e:	051b      	lsls	r3, r3, #20
 8007480:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007484:	e01e      	b.n	80074c4 <HAL_ADC_ConfigChannel+0x6ac>
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	fa93 f3a3 	rbit	r3, r3
 8007492:	613b      	str	r3, [r7, #16]
  return result;
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d104      	bne.n	80074a8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800749e:	2320      	movs	r3, #32
 80074a0:	e006      	b.n	80074b0 <HAL_ADC_ConfigChannel+0x698>
 80074a2:	bf00      	nop
 80074a4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	fab3 f383 	clz	r3, r3
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	3301      	adds	r3, #1
 80074b2:	f003 021f 	and.w	r2, r3, #31
 80074b6:	4613      	mov	r3, r2
 80074b8:	005b      	lsls	r3, r3, #1
 80074ba:	4413      	add	r3, r2
 80074bc:	3b1e      	subs	r3, #30
 80074be:	051b      	lsls	r3, r3, #20
 80074c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074c4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80074c6:	683a      	ldr	r2, [r7, #0]
 80074c8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074ca:	4619      	mov	r1, r3
 80074cc:	f7fe ffe1 	bl	8006492 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	4b3f      	ldr	r3, [pc, #252]	@ (80075d4 <HAL_ADC_ConfigChannel+0x7bc>)
 80074d6:	4013      	ands	r3, r2
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d071      	beq.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80074dc:	483e      	ldr	r0, [pc, #248]	@ (80075d8 <HAL_ADC_ConfigChannel+0x7c0>)
 80074de:	f7fe feed 	bl	80062bc <LL_ADC_GetCommonPathInternalCh>
 80074e2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a3c      	ldr	r2, [pc, #240]	@ (80075dc <HAL_ADC_ConfigChannel+0x7c4>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d004      	beq.n	80074fa <HAL_ADC_ConfigChannel+0x6e2>
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a3a      	ldr	r2, [pc, #232]	@ (80075e0 <HAL_ADC_ConfigChannel+0x7c8>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d127      	bne.n	800754a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80074fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d121      	bne.n	800754a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800750e:	d157      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007510:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007514:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007518:	4619      	mov	r1, r3
 800751a:	482f      	ldr	r0, [pc, #188]	@ (80075d8 <HAL_ADC_ConfigChannel+0x7c0>)
 800751c:	f7fe febb 	bl	8006296 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007520:	4b30      	ldr	r3, [pc, #192]	@ (80075e4 <HAL_ADC_ConfigChannel+0x7cc>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	099b      	lsrs	r3, r3, #6
 8007526:	4a30      	ldr	r2, [pc, #192]	@ (80075e8 <HAL_ADC_ConfigChannel+0x7d0>)
 8007528:	fba2 2303 	umull	r2, r3, r2, r3
 800752c:	099b      	lsrs	r3, r3, #6
 800752e:	1c5a      	adds	r2, r3, #1
 8007530:	4613      	mov	r3, r2
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	4413      	add	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800753a:	e002      	b.n	8007542 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3b01      	subs	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1f9      	bne.n	800753c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007548:	e03a      	b.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a27      	ldr	r2, [pc, #156]	@ (80075ec <HAL_ADC_ConfigChannel+0x7d4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d113      	bne.n	800757c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007554:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007558:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10d      	bne.n	800757c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a22      	ldr	r2, [pc, #136]	@ (80075f0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d02a      	beq.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800756a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800756e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007572:	4619      	mov	r1, r3
 8007574:	4818      	ldr	r0, [pc, #96]	@ (80075d8 <HAL_ADC_ConfigChannel+0x7c0>)
 8007576:	f7fe fe8e 	bl	8006296 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800757a:	e021      	b.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a1c      	ldr	r2, [pc, #112]	@ (80075f4 <HAL_ADC_ConfigChannel+0x7dc>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d11c      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007586:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800758a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d116      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a16      	ldr	r2, [pc, #88]	@ (80075f0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d011      	beq.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800759c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80075a4:	4619      	mov	r1, r3
 80075a6:	480c      	ldr	r0, [pc, #48]	@ (80075d8 <HAL_ADC_ConfigChannel+0x7c0>)
 80075a8:	f7fe fe75 	bl	8006296 <LL_ADC_SetCommonPathInternalCh>
 80075ac:	e008      	b.n	80075c0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075b2:	f043 0220 	orr.w	r2, r3, #32
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80075c8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	37d8      	adds	r7, #216	@ 0xd8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	80080000 	.word	0x80080000
 80075d8:	50000300 	.word	0x50000300
 80075dc:	c3210000 	.word	0xc3210000
 80075e0:	90c00010 	.word	0x90c00010
 80075e4:	20000004 	.word	0x20000004
 80075e8:	053e2d63 	.word	0x053e2d63
 80075ec:	c7520000 	.word	0xc7520000
 80075f0:	50000100 	.word	0x50000100
 80075f4:	cb840000 	.word	0xcb840000

080075f8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b088      	sub	sp, #32
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007602:	2300      	movs	r3, #0
 8007604:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff f86e 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 8007614:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f7ff f88f 	bl	800673e <LL_ADC_INJ_IsConversionOngoing>
 8007620:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d103      	bne.n	8007630 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 8098 	beq.w	8007760 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d02a      	beq.n	8007694 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	7f5b      	ldrb	r3, [r3, #29]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d126      	bne.n	8007694 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	7f1b      	ldrb	r3, [r3, #28]
 800764a:	2b01      	cmp	r3, #1
 800764c:	d122      	bne.n	8007694 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800764e:	2301      	movs	r3, #1
 8007650:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007652:	e014      	b.n	800767e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	4a45      	ldr	r2, [pc, #276]	@ (800776c <ADC_ConversionStop+0x174>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d90d      	bls.n	8007678 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007660:	f043 0210 	orr.w	r2, r3, #16
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800766c:	f043 0201 	orr.w	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e074      	b.n	8007762 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	3301      	adds	r3, #1
 800767c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007688:	2b40      	cmp	r3, #64	@ 0x40
 800768a:	d1e3      	bne.n	8007654 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2240      	movs	r2, #64	@ 0x40
 8007692:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	2b02      	cmp	r3, #2
 8007698:	d014      	beq.n	80076c4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7ff f826 	bl	80066f0 <LL_ADC_REG_IsConversionOngoing>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00c      	beq.n	80076c4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fe ffe3 	bl	800667a <LL_ADC_IsDisableOngoing>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d104      	bne.n	80076c4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff f802 	bl	80066c8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d014      	beq.n	80076f4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7ff f835 	bl	800673e <LL_ADC_INJ_IsConversionOngoing>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00c      	beq.n	80076f4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe ffcb 	bl	800667a <LL_ADC_IsDisableOngoing>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d104      	bne.n	80076f4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7ff f811 	bl	8006716 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d005      	beq.n	8007706 <ADC_ConversionStop+0x10e>
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	2b03      	cmp	r3, #3
 80076fe:	d105      	bne.n	800770c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007700:	230c      	movs	r3, #12
 8007702:	617b      	str	r3, [r7, #20]
        break;
 8007704:	e005      	b.n	8007712 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007706:	2308      	movs	r3, #8
 8007708:	617b      	str	r3, [r7, #20]
        break;
 800770a:	e002      	b.n	8007712 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800770c:	2304      	movs	r3, #4
 800770e:	617b      	str	r3, [r7, #20]
        break;
 8007710:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007712:	f7fe fd7f 	bl	8006214 <HAL_GetTick>
 8007716:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007718:	e01b      	b.n	8007752 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800771a:	f7fe fd7b 	bl	8006214 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	2b05      	cmp	r3, #5
 8007726:	d914      	bls.n	8007752 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689a      	ldr	r2, [r3, #8]
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	4013      	ands	r3, r2
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00d      	beq.n	8007752 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800773a:	f043 0210 	orr.w	r2, r3, #16
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007746:	f043 0201 	orr.w	r2, r3, #1
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e007      	b.n	8007762 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689a      	ldr	r2, [r3, #8]
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	4013      	ands	r3, r2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1dc      	bne.n	800771a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3720      	adds	r7, #32
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	a33fffff 	.word	0xa33fffff

08007770 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007778:	2300      	movs	r3, #0
 800777a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4618      	mov	r0, r3
 8007782:	f7fe ff67 	bl	8006654 <LL_ADC_IsEnabled>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d169      	bne.n	8007860 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689a      	ldr	r2, [r3, #8]
 8007792:	4b36      	ldr	r3, [pc, #216]	@ (800786c <ADC_Enable+0xfc>)
 8007794:	4013      	ands	r3, r2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00d      	beq.n	80077b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800779e:	f043 0210 	orr.w	r2, r3, #16
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077aa:	f043 0201 	orr.w	r2, r3, #1
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e055      	b.n	8007862 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fe ff22 	bl	8006604 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80077c0:	482b      	ldr	r0, [pc, #172]	@ (8007870 <ADC_Enable+0x100>)
 80077c2:	f7fe fd7b 	bl	80062bc <LL_ADC_GetCommonPathInternalCh>
 80077c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80077c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d013      	beq.n	80077f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80077d0:	4b28      	ldr	r3, [pc, #160]	@ (8007874 <ADC_Enable+0x104>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	099b      	lsrs	r3, r3, #6
 80077d6:	4a28      	ldr	r2, [pc, #160]	@ (8007878 <ADC_Enable+0x108>)
 80077d8:	fba2 2303 	umull	r2, r3, r2, r3
 80077dc:	099b      	lsrs	r3, r3, #6
 80077de:	1c5a      	adds	r2, r3, #1
 80077e0:	4613      	mov	r3, r2
 80077e2:	005b      	lsls	r3, r3, #1
 80077e4:	4413      	add	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077ea:	e002      	b.n	80077f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	3b01      	subs	r3, #1
 80077f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1f9      	bne.n	80077ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80077f8:	f7fe fd0c 	bl	8006214 <HAL_GetTick>
 80077fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077fe:	e028      	b.n	8007852 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4618      	mov	r0, r3
 8007806:	f7fe ff25 	bl	8006654 <LL_ADC_IsEnabled>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d104      	bne.n	800781a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4618      	mov	r0, r3
 8007816:	f7fe fef5 	bl	8006604 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800781a:	f7fe fcfb 	bl	8006214 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	2b02      	cmp	r3, #2
 8007826:	d914      	bls.n	8007852 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b01      	cmp	r3, #1
 8007834:	d00d      	beq.n	8007852 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800783a:	f043 0210 	orr.w	r2, r3, #16
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007846:	f043 0201 	orr.w	r2, r3, #1
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e007      	b.n	8007862 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b01      	cmp	r3, #1
 800785e:	d1cf      	bne.n	8007800 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	8000003f 	.word	0x8000003f
 8007870:	50000300 	.word	0x50000300
 8007874:	20000004 	.word	0x20000004
 8007878:	053e2d63 	.word	0x053e2d63

0800787c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4618      	mov	r0, r3
 800788a:	f7fe fef6 	bl	800667a <LL_ADC_IsDisableOngoing>
 800788e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4618      	mov	r0, r3
 8007896:	f7fe fedd 	bl	8006654 <LL_ADC_IsEnabled>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d047      	beq.n	8007930 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d144      	bne.n	8007930 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 030d 	and.w	r3, r3, #13
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d10c      	bne.n	80078ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fe feb7 	bl	800662c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2203      	movs	r2, #3
 80078c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80078c6:	f7fe fca5 	bl	8006214 <HAL_GetTick>
 80078ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80078cc:	e029      	b.n	8007922 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078d2:	f043 0210 	orr.w	r2, r3, #16
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078de:	f043 0201 	orr.w	r2, r3, #1
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e023      	b.n	8007932 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80078ea:	f7fe fc93 	bl	8006214 <HAL_GetTick>
 80078ee:	4602      	mov	r2, r0
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	2b02      	cmp	r3, #2
 80078f6:	d914      	bls.n	8007922 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00d      	beq.n	8007922 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800790a:	f043 0210 	orr.w	r2, r3, #16
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007916:	f043 0201 	orr.w	r2, r3, #1
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e007      	b.n	8007932 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1dc      	bne.n	80078ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <LL_ADC_IsEnabled>:
{
 800793a:	b480      	push	{r7}
 800793c:	b083      	sub	sp, #12
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b01      	cmp	r3, #1
 800794c:	d101      	bne.n	8007952 <LL_ADC_IsEnabled+0x18>
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <LL_ADC_IsEnabled+0x1a>
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <LL_ADC_REG_IsConversionOngoing>:
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 0304 	and.w	r3, r3, #4
 8007970:	2b04      	cmp	r3, #4
 8007972:	d101      	bne.n	8007978 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
	...

08007988 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007988:	b590      	push	{r4, r7, lr}
 800798a:	b0a1      	sub	sp, #132	@ 0x84
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d101      	bne.n	80079a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80079a2:	2302      	movs	r3, #2
 80079a4:	e08b      	b.n	8007abe <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80079ae:	2300      	movs	r3, #0
 80079b0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80079b2:	2300      	movs	r3, #0
 80079b4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079be:	d102      	bne.n	80079c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80079c0:	4b41      	ldr	r3, [pc, #260]	@ (8007ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80079c2:	60bb      	str	r3, [r7, #8]
 80079c4:	e001      	b.n	80079ca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80079c6:	2300      	movs	r3, #0
 80079c8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10b      	bne.n	80079e8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079d4:	f043 0220 	orr.w	r2, r3, #32
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e06a      	b.n	8007abe <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7ff ffb8 	bl	8007960 <LL_ADC_REG_IsConversionOngoing>
 80079f0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7ff ffb2 	bl	8007960 <LL_ADC_REG_IsConversionOngoing>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d14c      	bne.n	8007a9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007a02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d149      	bne.n	8007a9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a08:	4b30      	ldr	r3, [pc, #192]	@ (8007acc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007a0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d028      	beq.n	8007a66 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	6859      	ldr	r1, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a26:	035b      	lsls	r3, r3, #13
 8007a28:	430b      	orrs	r3, r1
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a30:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007a34:	f7ff ff81 	bl	800793a <LL_ADC_IsEnabled>
 8007a38:	4604      	mov	r4, r0
 8007a3a:	4823      	ldr	r0, [pc, #140]	@ (8007ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007a3c:	f7ff ff7d 	bl	800793a <LL_ADC_IsEnabled>
 8007a40:	4603      	mov	r3, r0
 8007a42:	4323      	orrs	r3, r4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d133      	bne.n	8007ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007a48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007a50:	f023 030f 	bic.w	r3, r3, #15
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	6811      	ldr	r1, [r2, #0]
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	6892      	ldr	r2, [r2, #8]
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a62:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a64:	e024      	b.n	8007ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007a66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a70:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a72:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007a76:	f7ff ff60 	bl	800793a <LL_ADC_IsEnabled>
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	4812      	ldr	r0, [pc, #72]	@ (8007ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007a7e:	f7ff ff5c 	bl	800793a <LL_ADC_IsEnabled>
 8007a82:	4603      	mov	r3, r0
 8007a84:	4323      	orrs	r3, r4
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d112      	bne.n	8007ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007a92:	f023 030f 	bic.w	r3, r3, #15
 8007a96:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007a98:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a9a:	e009      	b.n	8007ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aa0:	f043 0220 	orr.w	r2, r3, #32
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007aae:	e000      	b.n	8007ab2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ab0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007aba:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3784      	adds	r7, #132	@ 0x84
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd90      	pop	{r4, r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	50000100 	.word	0x50000100
 8007acc:	50000300 	.word	0x50000300

08007ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b085      	sub	sp, #20
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f003 0307 	and.w	r3, r3, #7
 8007ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8007b14 <__NVIC_SetPriorityGrouping+0x44>)
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007aec:	4013      	ands	r3, r2
 8007aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b02:	4a04      	ldr	r2, [pc, #16]	@ (8007b14 <__NVIC_SetPriorityGrouping+0x44>)
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	60d3      	str	r3, [r2, #12]
}
 8007b08:	bf00      	nop
 8007b0a:	3714      	adds	r7, #20
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	e000ed00 	.word	0xe000ed00

08007b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007b1c:	4b04      	ldr	r3, [pc, #16]	@ (8007b30 <__NVIC_GetPriorityGrouping+0x18>)
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	0a1b      	lsrs	r3, r3, #8
 8007b22:	f003 0307 	and.w	r3, r3, #7
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	e000ed00 	.word	0xe000ed00

08007b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	db0b      	blt.n	8007b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b46:	79fb      	ldrb	r3, [r7, #7]
 8007b48:	f003 021f 	and.w	r2, r3, #31
 8007b4c:	4907      	ldr	r1, [pc, #28]	@ (8007b6c <__NVIC_EnableIRQ+0x38>)
 8007b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b52:	095b      	lsrs	r3, r3, #5
 8007b54:	2001      	movs	r0, #1
 8007b56:	fa00 f202 	lsl.w	r2, r0, r2
 8007b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007b5e:	bf00      	nop
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	e000e100 	.word	0xe000e100

08007b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	4603      	mov	r3, r0
 8007b78:	6039      	str	r1, [r7, #0]
 8007b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	db0a      	blt.n	8007b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	490c      	ldr	r1, [pc, #48]	@ (8007bbc <__NVIC_SetPriority+0x4c>)
 8007b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b8e:	0112      	lsls	r2, r2, #4
 8007b90:	b2d2      	uxtb	r2, r2
 8007b92:	440b      	add	r3, r1
 8007b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b98:	e00a      	b.n	8007bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	b2da      	uxtb	r2, r3
 8007b9e:	4908      	ldr	r1, [pc, #32]	@ (8007bc0 <__NVIC_SetPriority+0x50>)
 8007ba0:	79fb      	ldrb	r3, [r7, #7]
 8007ba2:	f003 030f 	and.w	r3, r3, #15
 8007ba6:	3b04      	subs	r3, #4
 8007ba8:	0112      	lsls	r2, r2, #4
 8007baa:	b2d2      	uxtb	r2, r2
 8007bac:	440b      	add	r3, r1
 8007bae:	761a      	strb	r2, [r3, #24]
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	e000e100 	.word	0xe000e100
 8007bc0:	e000ed00 	.word	0xe000ed00

08007bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b089      	sub	sp, #36	@ 0x24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f003 0307 	and.w	r3, r3, #7
 8007bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	f1c3 0307 	rsb	r3, r3, #7
 8007bde:	2b04      	cmp	r3, #4
 8007be0:	bf28      	it	cs
 8007be2:	2304      	movcs	r3, #4
 8007be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	3304      	adds	r3, #4
 8007bea:	2b06      	cmp	r3, #6
 8007bec:	d902      	bls.n	8007bf4 <NVIC_EncodePriority+0x30>
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	3b03      	subs	r3, #3
 8007bf2:	e000      	b.n	8007bf6 <NVIC_EncodePriority+0x32>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8007c02:	43da      	mvns	r2, r3
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	401a      	ands	r2, r3
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	fa01 f303 	lsl.w	r3, r1, r3
 8007c16:	43d9      	mvns	r1, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c1c:	4313      	orrs	r3, r2
         );
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3724      	adds	r7, #36	@ 0x24
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c3c:	d301      	bcc.n	8007c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e00f      	b.n	8007c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007c42:	4a0a      	ldr	r2, [pc, #40]	@ (8007c6c <SysTick_Config+0x40>)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	3b01      	subs	r3, #1
 8007c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007c4a:	210f      	movs	r1, #15
 8007c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c50:	f7ff ff8e 	bl	8007b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007c54:	4b05      	ldr	r3, [pc, #20]	@ (8007c6c <SysTick_Config+0x40>)
 8007c56:	2200      	movs	r2, #0
 8007c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007c5a:	4b04      	ldr	r3, [pc, #16]	@ (8007c6c <SysTick_Config+0x40>)
 8007c5c:	2207      	movs	r2, #7
 8007c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3708      	adds	r7, #8
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	e000e010 	.word	0xe000e010

08007c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f7ff ff29 	bl	8007ad0 <__NVIC_SetPriorityGrouping>
}
 8007c7e:	bf00      	nop
 8007c80:	3708      	adds	r7, #8
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b086      	sub	sp, #24
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	60b9      	str	r1, [r7, #8]
 8007c90:	607a      	str	r2, [r7, #4]
 8007c92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007c94:	f7ff ff40 	bl	8007b18 <__NVIC_GetPriorityGrouping>
 8007c98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	68b9      	ldr	r1, [r7, #8]
 8007c9e:	6978      	ldr	r0, [r7, #20]
 8007ca0:	f7ff ff90 	bl	8007bc4 <NVIC_EncodePriority>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007caa:	4611      	mov	r1, r2
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff ff5f 	bl	8007b70 <__NVIC_SetPriority>
}
 8007cb2:	bf00      	nop
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b082      	sub	sp, #8
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7ff ff33 	bl	8007b34 <__NVIC_EnableIRQ>
}
 8007cce:	bf00      	nop
 8007cd0:	3708      	adds	r7, #8
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007cd6:	b580      	push	{r7, lr}
 8007cd8:	b082      	sub	sp, #8
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f7ff ffa4 	bl	8007c2c <SysTick_Config>
 8007ce4:	4603      	mov	r3, r0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b082      	sub	sp, #8
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e014      	b.n	8007d2a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	791b      	ldrb	r3, [r3, #4]
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d105      	bne.n	8007d16 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f7fb fe4b 	bl	80039ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2201      	movs	r2, #1
 8007d26:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3708      	adds	r7, #8
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
	...

08007d34 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e056      	b.n	8007df6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	795b      	ldrb	r3, [r3, #5]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_DAC_Start+0x20>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e050      	b.n	8007df6 <HAL_DAC_Start+0xc2>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6819      	ldr	r1, [r3, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	f003 0310 	and.w	r3, r3, #16
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	409a      	lsls	r2, r3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	430a      	orrs	r2, r1
 8007d76:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007d78:	4b22      	ldr	r3, [pc, #136]	@ (8007e04 <HAL_DAC_Start+0xd0>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	099b      	lsrs	r3, r3, #6
 8007d7e:	4a22      	ldr	r2, [pc, #136]	@ (8007e08 <HAL_DAC_Start+0xd4>)
 8007d80:	fba2 2303 	umull	r2, r3, r2, r3
 8007d84:	099b      	lsrs	r3, r3, #6
 8007d86:	3301      	adds	r3, #1
 8007d88:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007d8a:	e002      	b.n	8007d92 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d1f9      	bne.n	8007d8c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10f      	bne.n	8007dbe <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	d11d      	bne.n	8007de8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685a      	ldr	r2, [r3, #4]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f042 0201 	orr.w	r2, r2, #1
 8007dba:	605a      	str	r2, [r3, #4]
 8007dbc:	e014      	b.n	8007de8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f003 0310 	and.w	r3, r3, #16
 8007dce:	2102      	movs	r1, #2
 8007dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d107      	bne.n	8007de8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	685a      	ldr	r2, [r3, #4]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f042 0202 	orr.w	r2, r2, #2
 8007de6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	20000004 	.word	0x20000004
 8007e08:	053e2d63 	.word	0x053e2d63

08007e0c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e018      	b.n	8007e5a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d105      	bne.n	8007e46 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4413      	add	r3, r2
 8007e40:	3308      	adds	r3, #8
 8007e42:	617b      	str	r3, [r7, #20]
 8007e44:	e004      	b.n	8007e50 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	3314      	adds	r3, #20
 8007e4e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	461a      	mov	r2, r3
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	371c      	adds	r7, #28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
	...

08007e68 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b08a      	sub	sp, #40	@ 0x28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e74:	2300      	movs	r3, #0
 8007e76:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_DAC_ConfigChannel+0x1c>
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e1a1      	b.n	80081cc <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	795b      	ldrb	r3, [r3, #5]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d101      	bne.n	8007e9a <HAL_DAC_ConfigChannel+0x32>
 8007e96:	2302      	movs	r3, #2
 8007e98:	e198      	b.n	80081cc <HAL_DAC_ConfigChannel+0x364>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	2b04      	cmp	r3, #4
 8007eac:	d17a      	bne.n	8007fa4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007eae:	f7fe f9b1 	bl	8006214 <HAL_GetTick>
 8007eb2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d13d      	bne.n	8007f36 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007eba:	e018      	b.n	8007eee <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007ebc:	f7fe f9aa 	bl	8006214 <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d911      	bls.n	8007eee <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ed0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00a      	beq.n	8007eee <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	f043 0208 	orr.w	r2, r3, #8
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2203      	movs	r2, #3
 8007ee8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e16e      	b.n	80081cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1df      	bne.n	8007ebc <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f04:	641a      	str	r2, [r3, #64]	@ 0x40
 8007f06:	e020      	b.n	8007f4a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007f08:	f7fe f984 	bl	8006214 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d90f      	bls.n	8007f36 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	da0a      	bge.n	8007f36 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	f043 0208 	orr.w	r2, r3, #8
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2203      	movs	r2, #3
 8007f30:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e14a      	b.n	80081cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	dbe3      	blt.n	8007f08 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f48:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f003 0310 	and.w	r3, r3, #16
 8007f56:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f5e:	43db      	mvns	r3, r3
 8007f60:	ea02 0103 	and.w	r1, r2, r3
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f003 0310 	and.w	r3, r3, #16
 8007f6e:	409a      	lsls	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	430a      	orrs	r2, r1
 8007f76:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f003 0310 	and.w	r3, r3, #16
 8007f84:	21ff      	movs	r1, #255	@ 0xff
 8007f86:	fa01 f303 	lsl.w	r3, r1, r3
 8007f8a:	43db      	mvns	r3, r3
 8007f8c:	ea02 0103 	and.w	r1, r2, r3
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f003 0310 	and.w	r3, r3, #16
 8007f9a:	409a      	lsls	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	430a      	orrs	r2, r1
 8007fa2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d11d      	bne.n	8007fe8 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f003 0310 	and.w	r3, r3, #16
 8007fba:	221f      	movs	r2, #31
 8007fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	6a1b      	ldr	r3, [r3, #32]
 8007fcc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f003 0310 	and.w	r3, r3, #16
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f003 0310 	and.w	r3, r3, #16
 8007ff6:	2207      	movs	r2, #7
 8007ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffc:	43db      	mvns	r3, r3
 8007ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008000:	4013      	ands	r3, r2
 8008002:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d102      	bne.n	8008012 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800800c:	2300      	movs	r3, #0
 800800e:	623b      	str	r3, [r7, #32]
 8008010:	e00f      	b.n	8008032 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	2b02      	cmp	r3, #2
 8008018:	d102      	bne.n	8008020 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800801a:	2301      	movs	r3, #1
 800801c:	623b      	str	r3, [r7, #32]
 800801e:	e008      	b.n	8008032 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d102      	bne.n	800802e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8008028:	2301      	movs	r3, #1
 800802a:	623b      	str	r3, [r7, #32]
 800802c:	e001      	b.n	8008032 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800802e:	2300      	movs	r3, #0
 8008030:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	689a      	ldr	r2, [r3, #8]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	4313      	orrs	r3, r2
 800803c:	6a3a      	ldr	r2, [r7, #32]
 800803e:	4313      	orrs	r3, r2
 8008040:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f003 0310 	and.w	r3, r3, #16
 8008048:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800804c:	fa02 f303 	lsl.w	r3, r2, r3
 8008050:	43db      	mvns	r3, r3
 8008052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008054:	4013      	ands	r3, r2
 8008056:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	791b      	ldrb	r3, [r3, #4]
 800805c:	2b01      	cmp	r3, #1
 800805e:	d102      	bne.n	8008066 <HAL_DAC_ConfigChannel+0x1fe>
 8008060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008064:	e000      	b.n	8008068 <HAL_DAC_ConfigChannel+0x200>
 8008066:	2300      	movs	r3, #0
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	4313      	orrs	r3, r2
 800806c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f003 0310 	and.w	r3, r3, #16
 8008074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008078:	fa02 f303 	lsl.w	r3, r2, r3
 800807c:	43db      	mvns	r3, r3
 800807e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008080:	4013      	ands	r3, r2
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	795b      	ldrb	r3, [r3, #5]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d102      	bne.n	8008092 <HAL_DAC_ConfigChannel+0x22a>
 800808c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008090:	e000      	b.n	8008094 <HAL_DAC_ConfigChannel+0x22c>
 8008092:	2300      	movs	r3, #0
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	4313      	orrs	r3, r2
 8008098:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800809a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80080a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d114      	bne.n	80080d4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80080aa:	f003 ff2f 	bl	800bf0c <HAL_RCC_GetHCLKFreq>
 80080ae:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	4a48      	ldr	r2, [pc, #288]	@ (80081d4 <HAL_DAC_ConfigChannel+0x36c>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d904      	bls.n	80080c2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80080b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c0:	e00f      	b.n	80080e2 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	4a44      	ldr	r2, [pc, #272]	@ (80081d8 <HAL_DAC_ConfigChannel+0x370>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d90a      	bls.n	80080e0 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080d2:	e006      	b.n	80080e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080da:	4313      	orrs	r3, r2
 80080dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80080de:	e000      	b.n	80080e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80080e0:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f0:	4313      	orrs	r3, r2
 80080f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	6819      	ldr	r1, [r3, #0]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f003 0310 	and.w	r3, r3, #16
 8008108:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	43da      	mvns	r2, r3
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	400a      	ands	r2, r1
 8008118:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f003 0310 	and.w	r3, r3, #16
 8008128:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800812c:	fa02 f303 	lsl.w	r3, r2, r3
 8008130:	43db      	mvns	r3, r3
 8008132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008134:	4013      	ands	r3, r2
 8008136:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f003 0310 	and.w	r3, r3, #16
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	fa02 f303 	lsl.w	r3, r2, r3
 800814a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800814c:	4313      	orrs	r3, r2
 800814e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008156:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6819      	ldr	r1, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f003 0310 	and.w	r3, r3, #16
 8008164:	22c0      	movs	r2, #192	@ 0xc0
 8008166:	fa02 f303 	lsl.w	r3, r2, r3
 800816a:	43da      	mvns	r2, r3
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	400a      	ands	r2, r1
 8008172:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	089b      	lsrs	r3, r3, #2
 800817a:	f003 030f 	and.w	r3, r3, #15
 800817e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	089b      	lsrs	r3, r3, #2
 8008186:	021b      	lsls	r3, r3, #8
 8008188:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	4313      	orrs	r3, r2
 8008190:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f003 0310 	and.w	r3, r3, #16
 800819e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80081a2:	fa01 f303 	lsl.w	r3, r1, r3
 80081a6:	43db      	mvns	r3, r3
 80081a8:	ea02 0103 	and.w	r1, r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f003 0310 	and.w	r3, r3, #16
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	409a      	lsls	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2201      	movs	r2, #1
 80081c2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80081ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3728      	adds	r7, #40	@ 0x28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	09896800 	.word	0x09896800
 80081d8:	04c4b400 	.word	0x04c4b400

080081dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d101      	bne.n	80081ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e08d      	b.n	800830a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	461a      	mov	r2, r3
 80081f4:	4b47      	ldr	r3, [pc, #284]	@ (8008314 <HAL_DMA_Init+0x138>)
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d80f      	bhi.n	800821a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	4b45      	ldr	r3, [pc, #276]	@ (8008318 <HAL_DMA_Init+0x13c>)
 8008202:	4413      	add	r3, r2
 8008204:	4a45      	ldr	r2, [pc, #276]	@ (800831c <HAL_DMA_Init+0x140>)
 8008206:	fba2 2303 	umull	r2, r3, r2, r3
 800820a:	091b      	lsrs	r3, r3, #4
 800820c:	009a      	lsls	r2, r3, #2
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a42      	ldr	r2, [pc, #264]	@ (8008320 <HAL_DMA_Init+0x144>)
 8008216:	641a      	str	r2, [r3, #64]	@ 0x40
 8008218:	e00e      	b.n	8008238 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	461a      	mov	r2, r3
 8008220:	4b40      	ldr	r3, [pc, #256]	@ (8008324 <HAL_DMA_Init+0x148>)
 8008222:	4413      	add	r3, r2
 8008224:	4a3d      	ldr	r2, [pc, #244]	@ (800831c <HAL_DMA_Init+0x140>)
 8008226:	fba2 2303 	umull	r2, r3, r2, r3
 800822a:	091b      	lsrs	r3, r3, #4
 800822c:	009a      	lsls	r2, r3, #2
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a3c      	ldr	r2, [pc, #240]	@ (8008328 <HAL_DMA_Init+0x14c>)
 8008236:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2202      	movs	r2, #2
 800823c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800824e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008252:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800825c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008268:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008274:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fa76 	bl	800877c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008298:	d102      	bne.n	80082a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685a      	ldr	r2, [r3, #4]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082a8:	b2d2      	uxtb	r2, r2
 80082aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80082b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d010      	beq.n	80082e0 <HAL_DMA_Init+0x104>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	2b04      	cmp	r3, #4
 80082c4:	d80c      	bhi.n	80082e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fa96 	bl	80087f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d0:	2200      	movs	r2, #0
 80082d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80082dc:	605a      	str	r2, [r3, #4]
 80082de:	e008      	b.n	80082f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3710      	adds	r7, #16
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	40020407 	.word	0x40020407
 8008318:	bffdfff8 	.word	0xbffdfff8
 800831c:	cccccccd 	.word	0xcccccccd
 8008320:	40020000 	.word	0x40020000
 8008324:	bffdfbf8 	.word	0xbffdfbf8
 8008328:	40020400 	.word	0x40020400

0800832c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b086      	sub	sp, #24
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	607a      	str	r2, [r7, #4]
 8008338:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800833a:	2300      	movs	r3, #0
 800833c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008344:	2b01      	cmp	r3, #1
 8008346:	d101      	bne.n	800834c <HAL_DMA_Start_IT+0x20>
 8008348:	2302      	movs	r3, #2
 800834a:	e066      	b.n	800841a <HAL_DMA_Start_IT+0xee>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b01      	cmp	r3, #1
 800835e:	d155      	bne.n	800840c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2202      	movs	r2, #2
 8008364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f022 0201 	bic.w	r2, r2, #1
 800837c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	68b9      	ldr	r1, [r7, #8]
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 f9bb 	bl	8008700 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800838e:	2b00      	cmp	r3, #0
 8008390:	d008      	beq.n	80083a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f042 020e 	orr.w	r2, r2, #14
 80083a0:	601a      	str	r2, [r3, #0]
 80083a2:	e00f      	b.n	80083c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f022 0204 	bic.w	r2, r2, #4
 80083b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f042 020a 	orr.w	r2, r2, #10
 80083c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d007      	beq.n	80083e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d007      	beq.n	80083fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f042 0201 	orr.w	r2, r2, #1
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	e005      	b.n	8008418 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2200      	movs	r2, #0
 8008410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008414:	2302      	movs	r3, #2
 8008416:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008418:	7dfb      	ldrb	r3, [r7, #23]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3718      	adds	r7, #24
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008422:	b480      	push	{r7}
 8008424:	b085      	sub	sp, #20
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800842a:	2300      	movs	r3, #0
 800842c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b02      	cmp	r3, #2
 8008438:	d005      	beq.n	8008446 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2204      	movs	r2, #4
 800843e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	73fb      	strb	r3, [r7, #15]
 8008444:	e037      	b.n	80084b6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f022 020e 	bic.w	r2, r2, #14
 8008454:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008460:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008464:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f022 0201 	bic.w	r2, r2, #1
 8008474:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800847a:	f003 021f 	and.w	r2, r3, #31
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008482:	2101      	movs	r1, #1
 8008484:	fa01 f202 	lsl.w	r2, r1, r2
 8008488:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008492:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00c      	beq.n	80084b6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084aa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80084b4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3714      	adds	r7, #20
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084dc:	2300      	movs	r3, #0
 80084de:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	d00d      	beq.n	8008508 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2204      	movs	r2, #4
 80084f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	73fb      	strb	r3, [r7, #15]
 8008506:	e047      	b.n	8008598 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f022 020e 	bic.w	r2, r2, #14
 8008516:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f022 0201 	bic.w	r2, r2, #1
 8008526:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008532:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008536:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800853c:	f003 021f 	and.w	r2, r3, #31
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008544:	2101      	movs	r1, #1
 8008546:	fa01 f202 	lsl.w	r2, r1, r2
 800854a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008554:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00c      	beq.n	8008578 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008568:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800856c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008576:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858c:	2b00      	cmp	r3, #0
 800858e:	d003      	beq.n	8008598 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	4798      	blx	r3
    }
  }
  return status;
 8008598:	7bfb      	ldrb	r3, [r7, #15]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b084      	sub	sp, #16
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085be:	f003 031f 	and.w	r3, r3, #31
 80085c2:	2204      	movs	r2, #4
 80085c4:	409a      	lsls	r2, r3
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	4013      	ands	r3, r2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d026      	beq.n	800861c <HAL_DMA_IRQHandler+0x7a>
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	f003 0304 	and.w	r3, r3, #4
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d021      	beq.n	800861c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 0320 	and.w	r3, r3, #32
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d107      	bne.n	80085f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 0204 	bic.w	r2, r2, #4
 80085f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085fa:	f003 021f 	and.w	r2, r3, #31
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008602:	2104      	movs	r1, #4
 8008604:	fa01 f202 	lsl.w	r2, r1, r2
 8008608:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800860e:	2b00      	cmp	r3, #0
 8008610:	d071      	beq.n	80086f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800861a:	e06c      	b.n	80086f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008620:	f003 031f 	and.w	r3, r3, #31
 8008624:	2202      	movs	r2, #2
 8008626:	409a      	lsls	r2, r3
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	4013      	ands	r3, r2
 800862c:	2b00      	cmp	r3, #0
 800862e:	d02e      	beq.n	800868e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	f003 0302 	and.w	r3, r3, #2
 8008636:	2b00      	cmp	r3, #0
 8008638:	d029      	beq.n	800868e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 0320 	and.w	r3, r3, #32
 8008644:	2b00      	cmp	r3, #0
 8008646:	d10b      	bne.n	8008660 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 020a 	bic.w	r2, r2, #10
 8008656:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008664:	f003 021f 	and.w	r2, r3, #31
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800866c:	2102      	movs	r1, #2
 800866e:	fa01 f202 	lsl.w	r2, r1, r2
 8008672:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008680:	2b00      	cmp	r3, #0
 8008682:	d038      	beq.n	80086f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800868c:	e033      	b.n	80086f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008692:	f003 031f 	and.w	r3, r3, #31
 8008696:	2208      	movs	r2, #8
 8008698:	409a      	lsls	r2, r3
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	4013      	ands	r3, r2
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d02a      	beq.n	80086f8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f003 0308 	and.w	r3, r3, #8
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d025      	beq.n	80086f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f022 020e 	bic.w	r2, r2, #14
 80086ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086c0:	f003 021f 	and.w	r2, r3, #31
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c8:	2101      	movs	r1, #1
 80086ca:	fa01 f202 	lsl.w	r2, r1, r2
 80086ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2201      	movs	r2, #1
 80086da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d004      	beq.n	80086f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
}
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
 800870c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008716:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008728:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800872e:	f003 021f 	and.w	r2, r3, #31
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008736:	2101      	movs	r1, #1
 8008738:	fa01 f202 	lsl.w	r2, r1, r2
 800873c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	683a      	ldr	r2, [r7, #0]
 8008744:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	2b10      	cmp	r3, #16
 800874c:	d108      	bne.n	8008760 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800875e:	e007      	b.n	8008770 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68ba      	ldr	r2, [r7, #8]
 8008766:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	60da      	str	r2, [r3, #12]
}
 8008770:	bf00      	nop
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800877c:	b480      	push	{r7}
 800877e:	b087      	sub	sp, #28
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	461a      	mov	r2, r3
 800878a:	4b16      	ldr	r3, [pc, #88]	@ (80087e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800878c:	429a      	cmp	r2, r3
 800878e:	d802      	bhi.n	8008796 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008790:	4b15      	ldr	r3, [pc, #84]	@ (80087e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008792:	617b      	str	r3, [r7, #20]
 8008794:	e001      	b.n	800879a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8008796:	4b15      	ldr	r3, [pc, #84]	@ (80087ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008798:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	3b08      	subs	r3, #8
 80087a6:	4a12      	ldr	r2, [pc, #72]	@ (80087f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80087a8:	fba2 2303 	umull	r2, r3, r2, r3
 80087ac:	091b      	lsrs	r3, r3, #4
 80087ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087b4:	089b      	lsrs	r3, r3, #2
 80087b6:	009a      	lsls	r2, r3, #2
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	4413      	add	r3, r2
 80087bc:	461a      	mov	r2, r3
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a0b      	ldr	r2, [pc, #44]	@ (80087f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80087c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f003 031f 	and.w	r3, r3, #31
 80087ce:	2201      	movs	r2, #1
 80087d0:	409a      	lsls	r2, r3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80087d6:	bf00      	nop
 80087d8:	371c      	adds	r7, #28
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	40020407 	.word	0x40020407
 80087e8:	40020800 	.word	0x40020800
 80087ec:	40020820 	.word	0x40020820
 80087f0:	cccccccd 	.word	0xcccccccd
 80087f4:	40020880 	.word	0x40020880

080087f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	b2db      	uxtb	r3, r3
 8008806:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	4b0b      	ldr	r3, [pc, #44]	@ (8008838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800880c:	4413      	add	r3, r2
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	461a      	mov	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	4a08      	ldr	r2, [pc, #32]	@ (800883c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800881a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	3b01      	subs	r3, #1
 8008820:	f003 031f 	and.w	r3, r3, #31
 8008824:	2201      	movs	r2, #1
 8008826:	409a      	lsls	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800882c:	bf00      	nop
 800882e:	3714      	adds	r7, #20
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr
 8008838:	1000823f 	.word	0x1000823f
 800883c:	40020940 	.word	0x40020940

08008840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800884a:	2300      	movs	r3, #0
 800884c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800884e:	e15a      	b.n	8008b06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	2101      	movs	r1, #1
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	fa01 f303 	lsl.w	r3, r1, r3
 800885c:	4013      	ands	r3, r2
 800885e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 814c 	beq.w	8008b00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	f003 0303 	and.w	r3, r3, #3
 8008870:	2b01      	cmp	r3, #1
 8008872:	d005      	beq.n	8008880 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800887c:	2b02      	cmp	r3, #2
 800887e:	d130      	bne.n	80088e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	005b      	lsls	r3, r3, #1
 800888a:	2203      	movs	r2, #3
 800888c:	fa02 f303 	lsl.w	r3, r2, r3
 8008890:	43db      	mvns	r3, r3
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	4013      	ands	r3, r2
 8008896:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	005b      	lsls	r3, r3, #1
 80088a0:	fa02 f303 	lsl.w	r3, r2, r3
 80088a4:	693a      	ldr	r2, [r7, #16]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80088b6:	2201      	movs	r2, #1
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	fa02 f303 	lsl.w	r3, r2, r3
 80088be:	43db      	mvns	r3, r3
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	4013      	ands	r3, r2
 80088c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	091b      	lsrs	r3, r3, #4
 80088cc:	f003 0201 	and.w	r2, r3, #1
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	fa02 f303 	lsl.w	r3, r2, r3
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	4313      	orrs	r3, r2
 80088da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	f003 0303 	and.w	r3, r3, #3
 80088ea:	2b03      	cmp	r3, #3
 80088ec:	d017      	beq.n	800891e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	005b      	lsls	r3, r3, #1
 80088f8:	2203      	movs	r2, #3
 80088fa:	fa02 f303 	lsl.w	r3, r2, r3
 80088fe:	43db      	mvns	r3, r3
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	4013      	ands	r3, r2
 8008904:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	689a      	ldr	r2, [r3, #8]
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	005b      	lsls	r3, r3, #1
 800890e:	fa02 f303 	lsl.w	r3, r2, r3
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	4313      	orrs	r3, r2
 8008916:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	f003 0303 	and.w	r3, r3, #3
 8008926:	2b02      	cmp	r3, #2
 8008928:	d123      	bne.n	8008972 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	08da      	lsrs	r2, r3, #3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3208      	adds	r2, #8
 8008932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008936:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	f003 0307 	and.w	r3, r3, #7
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	220f      	movs	r2, #15
 8008942:	fa02 f303 	lsl.w	r3, r2, r3
 8008946:	43db      	mvns	r3, r3
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	4013      	ands	r3, r2
 800894c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	691a      	ldr	r2, [r3, #16]
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f003 0307 	and.w	r3, r3, #7
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	fa02 f303 	lsl.w	r3, r2, r3
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	4313      	orrs	r3, r2
 8008962:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	08da      	lsrs	r2, r3, #3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	3208      	adds	r2, #8
 800896c:	6939      	ldr	r1, [r7, #16]
 800896e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	2203      	movs	r2, #3
 800897e:	fa02 f303 	lsl.w	r3, r2, r3
 8008982:	43db      	mvns	r3, r3
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	4013      	ands	r3, r2
 8008988:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	f003 0203 	and.w	r2, r3, #3
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	fa02 f303 	lsl.w	r3, r2, r3
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	4313      	orrs	r3, r2
 800899e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 80a6 	beq.w	8008b00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089b4:	4b5b      	ldr	r3, [pc, #364]	@ (8008b24 <HAL_GPIO_Init+0x2e4>)
 80089b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089b8:	4a5a      	ldr	r2, [pc, #360]	@ (8008b24 <HAL_GPIO_Init+0x2e4>)
 80089ba:	f043 0301 	orr.w	r3, r3, #1
 80089be:	6613      	str	r3, [r2, #96]	@ 0x60
 80089c0:	4b58      	ldr	r3, [pc, #352]	@ (8008b24 <HAL_GPIO_Init+0x2e4>)
 80089c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c4:	f003 0301 	and.w	r3, r3, #1
 80089c8:	60bb      	str	r3, [r7, #8]
 80089ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089cc:	4a56      	ldr	r2, [pc, #344]	@ (8008b28 <HAL_GPIO_Init+0x2e8>)
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	089b      	lsrs	r3, r3, #2
 80089d2:	3302      	adds	r3, #2
 80089d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	f003 0303 	and.w	r3, r3, #3
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	220f      	movs	r2, #15
 80089e4:	fa02 f303 	lsl.w	r3, r2, r3
 80089e8:	43db      	mvns	r3, r3
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	4013      	ands	r3, r2
 80089ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80089f6:	d01f      	beq.n	8008a38 <HAL_GPIO_Init+0x1f8>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a4c      	ldr	r2, [pc, #304]	@ (8008b2c <HAL_GPIO_Init+0x2ec>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d019      	beq.n	8008a34 <HAL_GPIO_Init+0x1f4>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4a4b      	ldr	r2, [pc, #300]	@ (8008b30 <HAL_GPIO_Init+0x2f0>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d013      	beq.n	8008a30 <HAL_GPIO_Init+0x1f0>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a4a      	ldr	r2, [pc, #296]	@ (8008b34 <HAL_GPIO_Init+0x2f4>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d00d      	beq.n	8008a2c <HAL_GPIO_Init+0x1ec>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	4a49      	ldr	r2, [pc, #292]	@ (8008b38 <HAL_GPIO_Init+0x2f8>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d007      	beq.n	8008a28 <HAL_GPIO_Init+0x1e8>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	4a48      	ldr	r2, [pc, #288]	@ (8008b3c <HAL_GPIO_Init+0x2fc>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d101      	bne.n	8008a24 <HAL_GPIO_Init+0x1e4>
 8008a20:	2305      	movs	r3, #5
 8008a22:	e00a      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a24:	2306      	movs	r3, #6
 8008a26:	e008      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a28:	2304      	movs	r3, #4
 8008a2a:	e006      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e004      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a30:	2302      	movs	r3, #2
 8008a32:	e002      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a34:	2301      	movs	r3, #1
 8008a36:	e000      	b.n	8008a3a <HAL_GPIO_Init+0x1fa>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	f002 0203 	and.w	r2, r2, #3
 8008a40:	0092      	lsls	r2, r2, #2
 8008a42:	4093      	lsls	r3, r2
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a4a:	4937      	ldr	r1, [pc, #220]	@ (8008b28 <HAL_GPIO_Init+0x2e8>)
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	089b      	lsrs	r3, r3, #2
 8008a50:	3302      	adds	r3, #2
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008a58:	4b39      	ldr	r3, [pc, #228]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	43db      	mvns	r3, r3
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	4013      	ands	r3, r2
 8008a66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d003      	beq.n	8008a7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008a74:	693a      	ldr	r2, [r7, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008a7c:	4a30      	ldr	r2, [pc, #192]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008a82:	4b2f      	ldr	r3, [pc, #188]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008a84:	68db      	ldr	r3, [r3, #12]
 8008a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	43db      	mvns	r3, r3
 8008a8c:	693a      	ldr	r2, [r7, #16]
 8008a8e:	4013      	ands	r3, r2
 8008a90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d003      	beq.n	8008aa6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008aa6:	4a26      	ldr	r2, [pc, #152]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008aac:	4b24      	ldr	r3, [pc, #144]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	43db      	mvns	r3, r3
 8008ab6:	693a      	ldr	r2, [r7, #16]
 8008ab8:	4013      	ands	r3, r2
 8008aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d003      	beq.n	8008ad0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	43db      	mvns	r3, r3
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008af2:	693a      	ldr	r2, [r7, #16]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008afa:	4a11      	ldr	r2, [pc, #68]	@ (8008b40 <HAL_GPIO_Init+0x300>)
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	3301      	adds	r3, #1
 8008b04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f47f ae9d 	bne.w	8008850 <HAL_GPIO_Init+0x10>
  }
}
 8008b16:	bf00      	nop
 8008b18:	bf00      	nop
 8008b1a:	371c      	adds	r7, #28
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr
 8008b24:	40021000 	.word	0x40021000
 8008b28:	40010000 	.word	0x40010000
 8008b2c:	48000400 	.word	0x48000400
 8008b30:	48000800 	.word	0x48000800
 8008b34:	48000c00 	.word	0x48000c00
 8008b38:	48001000 	.word	0x48001000
 8008b3c:	48001400 	.word	0x48001400
 8008b40:	40010400 	.word	0x40010400

08008b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	691a      	ldr	r2, [r3, #16]
 8008b54:	887b      	ldrh	r3, [r7, #2]
 8008b56:	4013      	ands	r3, r2
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d002      	beq.n	8008b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	73fb      	strb	r3, [r7, #15]
 8008b60:	e001      	b.n	8008b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b62:	2300      	movs	r3, #0
 8008b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	460b      	mov	r3, r1
 8008b7e:	807b      	strh	r3, [r7, #2]
 8008b80:	4613      	mov	r3, r2
 8008b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008b84:	787b      	ldrb	r3, [r7, #1]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d003      	beq.n	8008b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008b8a:	887a      	ldrh	r2, [r7, #2]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008b90:	e002      	b.n	8008b98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008b92:	887a      	ldrh	r2, [r7, #2]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e08d      	b.n	8008cd2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d106      	bne.n	8008bd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7fa ff2c 	bl	8003a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2224      	movs	r2, #36	@ 0x24
 8008bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0201 	bic.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	685a      	ldr	r2, [r3, #4]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008bf4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	689a      	ldr	r2, [r3, #8]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c04:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d107      	bne.n	8008c1e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	689a      	ldr	r2, [r3, #8]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c1a:	609a      	str	r2, [r3, #8]
 8008c1c:	e006      	b.n	8008c2c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	689a      	ldr	r2, [r3, #8]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008c2a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	2b02      	cmp	r3, #2
 8008c32:	d108      	bne.n	8008c46 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	685a      	ldr	r2, [r3, #4]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c42:	605a      	str	r2, [r3, #4]
 8008c44:	e007      	b.n	8008c56 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	685a      	ldr	r2, [r3, #4]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008c54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	6812      	ldr	r2, [r2, #0]
 8008c60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	68da      	ldr	r2, [r3, #12]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	691a      	ldr	r2, [r3, #16]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	695b      	ldr	r3, [r3, #20]
 8008c82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	430a      	orrs	r2, r1
 8008c92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69d9      	ldr	r1, [r3, #28]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a1a      	ldr	r2, [r3, #32]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	430a      	orrs	r2, r1
 8008ca2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f042 0201 	orr.w	r2, r2, #1
 8008cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2220      	movs	r2, #32
 8008cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b088      	sub	sp, #32
 8008ce0:	af02      	add	r7, sp, #8
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	607a      	str	r2, [r7, #4]
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	460b      	mov	r3, r1
 8008cea:	817b      	strh	r3, [r7, #10]
 8008cec:	4613      	mov	r3, r2
 8008cee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	2b20      	cmp	r3, #32
 8008cfa:	f040 80fd 	bne.w	8008ef8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d101      	bne.n	8008d0c <HAL_I2C_Master_Transmit+0x30>
 8008d08:	2302      	movs	r3, #2
 8008d0a:	e0f6      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008d14:	f7fd fa7e 	bl	8006214 <HAL_GetTick>
 8008d18:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	2319      	movs	r3, #25
 8008d20:	2201      	movs	r2, #1
 8008d22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 fb72 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d001      	beq.n	8008d36 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e0e1      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2221      	movs	r2, #33	@ 0x21
 8008d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2210      	movs	r2, #16
 8008d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	893a      	ldrh	r2, [r7, #8]
 8008d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2bff      	cmp	r3, #255	@ 0xff
 8008d66:	d906      	bls.n	8008d76 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	22ff      	movs	r2, #255	@ 0xff
 8008d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008d6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d72:	617b      	str	r3, [r7, #20]
 8008d74:	e007      	b.n	8008d86 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008d80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d84:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d024      	beq.n	8008dd8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d92:	781a      	ldrb	r2, [r3, #0]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d9e:	1c5a      	adds	r2, r3, #1
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	3b01      	subs	r3, #1
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008db6:	3b01      	subs	r3, #1
 8008db8:	b29a      	uxth	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	8979      	ldrh	r1, [r7, #10]
 8008dca:	4b4e      	ldr	r3, [pc, #312]	@ (8008f04 <HAL_I2C_Master_Transmit+0x228>)
 8008dcc:	9300      	str	r3, [sp, #0]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f000 fd6d 	bl	80098b0 <I2C_TransferConfig>
 8008dd6:	e066      	b.n	8008ea6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ddc:	b2da      	uxtb	r2, r3
 8008dde:	8979      	ldrh	r1, [r7, #10]
 8008de0:	4b48      	ldr	r3, [pc, #288]	@ (8008f04 <HAL_I2C_Master_Transmit+0x228>)
 8008de2:	9300      	str	r3, [sp, #0]
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 fd62 	bl	80098b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008dec:	e05b      	b.n	8008ea6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008dee:	693a      	ldr	r2, [r7, #16]
 8008df0:	6a39      	ldr	r1, [r7, #32]
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f000 fb65 	bl	80094c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d001      	beq.n	8008e02 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e07b      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e06:	781a      	ldrb	r2, [r3, #0]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	b29a      	uxth	r2, r3
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d034      	beq.n	8008ea6 <HAL_I2C_Master_Transmit+0x1ca>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d130      	bne.n	8008ea6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	6a3b      	ldr	r3, [r7, #32]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2180      	movs	r1, #128	@ 0x80
 8008e4e:	68f8      	ldr	r0, [r7, #12]
 8008e50:	f000 fade 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d001      	beq.n	8008e5e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e04d      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	2bff      	cmp	r3, #255	@ 0xff
 8008e66:	d90e      	bls.n	8008e86 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	22ff      	movs	r2, #255	@ 0xff
 8008e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e72:	b2da      	uxtb	r2, r3
 8008e74:	8979      	ldrh	r1, [r7, #10]
 8008e76:	2300      	movs	r3, #0
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e7e:	68f8      	ldr	r0, [r7, #12]
 8008e80:	f000 fd16 	bl	80098b0 <I2C_TransferConfig>
 8008e84:	e00f      	b.n	8008ea6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e94:	b2da      	uxtb	r2, r3
 8008e96:	8979      	ldrh	r1, [r7, #10]
 8008e98:	2300      	movs	r3, #0
 8008e9a:	9300      	str	r3, [sp, #0]
 8008e9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f000 fd05 	bl	80098b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d19e      	bne.n	8008dee <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eb0:	693a      	ldr	r2, [r7, #16]
 8008eb2:	6a39      	ldr	r1, [r7, #32]
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f000 fb4b 	bl	8009550 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d001      	beq.n	8008ec4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e01a      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2220      	movs	r2, #32
 8008eca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6859      	ldr	r1, [r3, #4]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8008f08 <HAL_I2C_Master_Transmit+0x22c>)
 8008ed8:	400b      	ands	r3, r1
 8008eda:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2220      	movs	r2, #32
 8008ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	e000      	b.n	8008efa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008ef8:	2302      	movs	r3, #2
  }
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3718      	adds	r7, #24
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	80002000 	.word	0x80002000
 8008f08:	fe00e800 	.word	0xfe00e800

08008f0c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b088      	sub	sp, #32
 8008f10:	af02      	add	r7, sp, #8
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	607a      	str	r2, [r7, #4]
 8008f16:	461a      	mov	r2, r3
 8008f18:	460b      	mov	r3, r1
 8008f1a:	817b      	strh	r3, [r7, #10]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	2b20      	cmp	r3, #32
 8008f2a:	f040 80db 	bne.w	80090e4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d101      	bne.n	8008f3c <HAL_I2C_Master_Receive+0x30>
 8008f38:	2302      	movs	r3, #2
 8008f3a:	e0d4      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008f44:	f7fd f966 	bl	8006214 <HAL_GetTick>
 8008f48:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	9300      	str	r3, [sp, #0]
 8008f4e:	2319      	movs	r3, #25
 8008f50:	2201      	movs	r2, #1
 8008f52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 fa5a 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d001      	beq.n	8008f66 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e0bf      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2222      	movs	r2, #34	@ 0x22
 8008f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2210      	movs	r2, #16
 8008f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	893a      	ldrh	r2, [r7, #8]
 8008f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	2bff      	cmp	r3, #255	@ 0xff
 8008f96:	d90e      	bls.n	8008fb6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	22ff      	movs	r2, #255	@ 0xff
 8008f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	8979      	ldrh	r1, [r7, #10]
 8008fa6:	4b52      	ldr	r3, [pc, #328]	@ (80090f0 <HAL_I2C_Master_Receive+0x1e4>)
 8008fa8:	9300      	str	r3, [sp, #0]
 8008faa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008fae:	68f8      	ldr	r0, [r7, #12]
 8008fb0:	f000 fc7e 	bl	80098b0 <I2C_TransferConfig>
 8008fb4:	e06d      	b.n	8009092 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fba:	b29a      	uxth	r2, r3
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fc4:	b2da      	uxtb	r2, r3
 8008fc6:	8979      	ldrh	r1, [r7, #10]
 8008fc8:	4b49      	ldr	r3, [pc, #292]	@ (80090f0 <HAL_I2C_Master_Receive+0x1e4>)
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f000 fc6d 	bl	80098b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008fd6:	e05c      	b.n	8009092 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fd8:	697a      	ldr	r2, [r7, #20]
 8008fda:	6a39      	ldr	r1, [r7, #32]
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f000 fafb 	bl	80095d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d001      	beq.n	8008fec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e07c      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ff6:	b2d2      	uxtb	r2, r2
 8008ff8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ffe:	1c5a      	adds	r2, r3, #1
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009008:	3b01      	subs	r3, #1
 800900a:	b29a      	uxth	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b01      	subs	r3, #1
 8009018:	b29a      	uxth	r2, r3
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009022:	b29b      	uxth	r3, r3
 8009024:	2b00      	cmp	r3, #0
 8009026:	d034      	beq.n	8009092 <HAL_I2C_Master_Receive+0x186>
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800902c:	2b00      	cmp	r3, #0
 800902e:	d130      	bne.n	8009092 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	9300      	str	r3, [sp, #0]
 8009034:	6a3b      	ldr	r3, [r7, #32]
 8009036:	2200      	movs	r2, #0
 8009038:	2180      	movs	r1, #128	@ 0x80
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 f9e8 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e04d      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904e:	b29b      	uxth	r3, r3
 8009050:	2bff      	cmp	r3, #255	@ 0xff
 8009052:	d90e      	bls.n	8009072 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	22ff      	movs	r2, #255	@ 0xff
 8009058:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800905e:	b2da      	uxtb	r2, r3
 8009060:	8979      	ldrh	r1, [r7, #10]
 8009062:	2300      	movs	r3, #0
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	f000 fc20 	bl	80098b0 <I2C_TransferConfig>
 8009070:	e00f      	b.n	8009092 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009080:	b2da      	uxtb	r2, r3
 8009082:	8979      	ldrh	r1, [r7, #10]
 8009084:	2300      	movs	r3, #0
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f000 fc0f 	bl	80098b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009096:	b29b      	uxth	r3, r3
 8009098:	2b00      	cmp	r3, #0
 800909a:	d19d      	bne.n	8008fd8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800909c:	697a      	ldr	r2, [r7, #20]
 800909e:	6a39      	ldr	r1, [r7, #32]
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f000 fa55 	bl	8009550 <I2C_WaitOnSTOPFlagUntilTimeout>
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	e01a      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2220      	movs	r2, #32
 80090b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	6859      	ldr	r1, [r3, #4]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	4b0c      	ldr	r3, [pc, #48]	@ (80090f4 <HAL_I2C_Master_Receive+0x1e8>)
 80090c4:	400b      	ands	r3, r1
 80090c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2220      	movs	r2, #32
 80090cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2200      	movs	r2, #0
 80090dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	e000      	b.n	80090e6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80090e4:	2302      	movs	r3, #2
  }
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3718      	adds	r7, #24
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
 80090ee:	bf00      	nop
 80090f0:	80002400 	.word	0x80002400
 80090f4:	fe00e800 	.word	0xfe00e800

080090f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b088      	sub	sp, #32
 80090fc:	af02      	add	r7, sp, #8
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	4608      	mov	r0, r1
 8009102:	4611      	mov	r1, r2
 8009104:	461a      	mov	r2, r3
 8009106:	4603      	mov	r3, r0
 8009108:	817b      	strh	r3, [r7, #10]
 800910a:	460b      	mov	r3, r1
 800910c:	813b      	strh	r3, [r7, #8]
 800910e:	4613      	mov	r3, r2
 8009110:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2b20      	cmp	r3, #32
 800911c:	f040 80f9 	bne.w	8009312 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009120:	6a3b      	ldr	r3, [r7, #32]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d002      	beq.n	800912c <HAL_I2C_Mem_Write+0x34>
 8009126:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009128:	2b00      	cmp	r3, #0
 800912a:	d105      	bne.n	8009138 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009132:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e0ed      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800913e:	2b01      	cmp	r3, #1
 8009140:	d101      	bne.n	8009146 <HAL_I2C_Mem_Write+0x4e>
 8009142:	2302      	movs	r3, #2
 8009144:	e0e6      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2201      	movs	r2, #1
 800914a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800914e:	f7fd f861 	bl	8006214 <HAL_GetTick>
 8009152:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	2319      	movs	r3, #25
 800915a:	2201      	movs	r2, #1
 800915c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009160:	68f8      	ldr	r0, [r7, #12]
 8009162:	f000 f955 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d001      	beq.n	8009170 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e0d1      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2221      	movs	r2, #33	@ 0x21
 8009174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2240      	movs	r2, #64	@ 0x40
 800917c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2200      	movs	r2, #0
 8009184:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	6a3a      	ldr	r2, [r7, #32]
 800918a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009190:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2200      	movs	r2, #0
 8009196:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009198:	88f8      	ldrh	r0, [r7, #6]
 800919a:	893a      	ldrh	r2, [r7, #8]
 800919c:	8979      	ldrh	r1, [r7, #10]
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	9301      	str	r3, [sp, #4]
 80091a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	4603      	mov	r3, r0
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f000 f8b9 	bl	8009320 <I2C_RequestMemoryWrite>
 80091ae:	4603      	mov	r3, r0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d005      	beq.n	80091c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80091bc:	2301      	movs	r3, #1
 80091be:	e0a9      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	2bff      	cmp	r3, #255	@ 0xff
 80091c8:	d90e      	bls.n	80091e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	22ff      	movs	r2, #255	@ 0xff
 80091ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091d4:	b2da      	uxtb	r2, r3
 80091d6:	8979      	ldrh	r1, [r7, #10]
 80091d8:	2300      	movs	r3, #0
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 fb65 	bl	80098b0 <I2C_TransferConfig>
 80091e6:	e00f      	b.n	8009208 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091ec:	b29a      	uxth	r2, r3
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091f6:	b2da      	uxtb	r2, r3
 80091f8:	8979      	ldrh	r1, [r7, #10]
 80091fa:	2300      	movs	r3, #0
 80091fc:	9300      	str	r3, [sp, #0]
 80091fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f000 fb54 	bl	80098b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	f000 f958 	bl	80094c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8009212:	4603      	mov	r3, r0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d001      	beq.n	800921c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e07b      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009220:	781a      	ldrb	r2, [r3, #0]
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922c:	1c5a      	adds	r2, r3, #1
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009236:	b29b      	uxth	r3, r3
 8009238:	3b01      	subs	r3, #1
 800923a:	b29a      	uxth	r2, r3
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009244:	3b01      	subs	r3, #1
 8009246:	b29a      	uxth	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009250:	b29b      	uxth	r3, r3
 8009252:	2b00      	cmp	r3, #0
 8009254:	d034      	beq.n	80092c0 <HAL_I2C_Mem_Write+0x1c8>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800925a:	2b00      	cmp	r3, #0
 800925c:	d130      	bne.n	80092c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009264:	2200      	movs	r2, #0
 8009266:	2180      	movs	r1, #128	@ 0x80
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f000 f8d1 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 800926e:	4603      	mov	r3, r0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d001      	beq.n	8009278 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009274:	2301      	movs	r3, #1
 8009276:	e04d      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800927c:	b29b      	uxth	r3, r3
 800927e:	2bff      	cmp	r3, #255	@ 0xff
 8009280:	d90e      	bls.n	80092a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	22ff      	movs	r2, #255	@ 0xff
 8009286:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800928c:	b2da      	uxtb	r2, r3
 800928e:	8979      	ldrh	r1, [r7, #10]
 8009290:	2300      	movs	r3, #0
 8009292:	9300      	str	r3, [sp, #0]
 8009294:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009298:	68f8      	ldr	r0, [r7, #12]
 800929a:	f000 fb09 	bl	80098b0 <I2C_TransferConfig>
 800929e:	e00f      	b.n	80092c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	8979      	ldrh	r1, [r7, #10]
 80092b2:	2300      	movs	r3, #0
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 faf8 	bl	80098b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d19e      	bne.n	8009208 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092ce:	68f8      	ldr	r0, [r7, #12]
 80092d0:	f000 f93e 	bl	8009550 <I2C_WaitOnSTOPFlagUntilTimeout>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d001      	beq.n	80092de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e01a      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2220      	movs	r2, #32
 80092e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	6859      	ldr	r1, [r3, #4]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	4b0a      	ldr	r3, [pc, #40]	@ (800931c <HAL_I2C_Mem_Write+0x224>)
 80092f2:	400b      	ands	r3, r1
 80092f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2220      	movs	r2, #32
 80092fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2200      	movs	r2, #0
 8009302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2200      	movs	r2, #0
 800930a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	e000      	b.n	8009314 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009312:	2302      	movs	r3, #2
  }
}
 8009314:	4618      	mov	r0, r3
 8009316:	3718      	adds	r7, #24
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	fe00e800 	.word	0xfe00e800

08009320 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af02      	add	r7, sp, #8
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	4608      	mov	r0, r1
 800932a:	4611      	mov	r1, r2
 800932c:	461a      	mov	r2, r3
 800932e:	4603      	mov	r3, r0
 8009330:	817b      	strh	r3, [r7, #10]
 8009332:	460b      	mov	r3, r1
 8009334:	813b      	strh	r3, [r7, #8]
 8009336:	4613      	mov	r3, r2
 8009338:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800933a:	88fb      	ldrh	r3, [r7, #6]
 800933c:	b2da      	uxtb	r2, r3
 800933e:	8979      	ldrh	r1, [r7, #10]
 8009340:	4b20      	ldr	r3, [pc, #128]	@ (80093c4 <I2C_RequestMemoryWrite+0xa4>)
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f000 fab1 	bl	80098b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	69b9      	ldr	r1, [r7, #24]
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f000 f8b5 	bl	80094c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e02c      	b.n	80093bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009362:	88fb      	ldrh	r3, [r7, #6]
 8009364:	2b01      	cmp	r3, #1
 8009366:	d105      	bne.n	8009374 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009368:	893b      	ldrh	r3, [r7, #8]
 800936a:	b2da      	uxtb	r2, r3
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	629a      	str	r2, [r3, #40]	@ 0x28
 8009372:	e015      	b.n	80093a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009374:	893b      	ldrh	r3, [r7, #8]
 8009376:	0a1b      	lsrs	r3, r3, #8
 8009378:	b29b      	uxth	r3, r3
 800937a:	b2da      	uxtb	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009382:	69fa      	ldr	r2, [r7, #28]
 8009384:	69b9      	ldr	r1, [r7, #24]
 8009386:	68f8      	ldr	r0, [r7, #12]
 8009388:	f000 f89b 	bl	80094c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e012      	b.n	80093bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009396:	893b      	ldrh	r3, [r7, #8]
 8009398:	b2da      	uxtb	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2200      	movs	r2, #0
 80093a8:	2180      	movs	r1, #128	@ 0x80
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f000 f830 	bl	8009410 <I2C_WaitOnFlagUntilTimeout>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d001      	beq.n	80093ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e000      	b.n	80093bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80093ba:	2300      	movs	r3, #0
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	80002000 	.word	0x80002000

080093c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	699b      	ldr	r3, [r3, #24]
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d103      	bne.n	80093e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2200      	movs	r2, #0
 80093e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	f003 0301 	and.w	r3, r3, #1
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d007      	beq.n	8009404 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	699a      	ldr	r2, [r3, #24]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f042 0201 	orr.w	r2, r2, #1
 8009402:	619a      	str	r2, [r3, #24]
  }
}
 8009404:	bf00      	nop
 8009406:	370c      	adds	r7, #12
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	603b      	str	r3, [r7, #0]
 800941c:	4613      	mov	r3, r2
 800941e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009420:	e03b      	b.n	800949a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009422:	69ba      	ldr	r2, [r7, #24]
 8009424:	6839      	ldr	r1, [r7, #0]
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 f962 	bl	80096f0 <I2C_IsErrorOccurred>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e041      	b.n	80094ba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800943c:	d02d      	beq.n	800949a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800943e:	f7fc fee9 	bl	8006214 <HAL_GetTick>
 8009442:	4602      	mov	r2, r0
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	1ad3      	subs	r3, r2, r3
 8009448:	683a      	ldr	r2, [r7, #0]
 800944a:	429a      	cmp	r2, r3
 800944c:	d302      	bcc.n	8009454 <I2C_WaitOnFlagUntilTimeout+0x44>
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d122      	bne.n	800949a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	699a      	ldr	r2, [r3, #24]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	4013      	ands	r3, r2
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	429a      	cmp	r2, r3
 8009462:	bf0c      	ite	eq
 8009464:	2301      	moveq	r3, #1
 8009466:	2300      	movne	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	461a      	mov	r2, r3
 800946c:	79fb      	ldrb	r3, [r7, #7]
 800946e:	429a      	cmp	r2, r3
 8009470:	d113      	bne.n	800949a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009476:	f043 0220 	orr.w	r2, r3, #32
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2220      	movs	r2, #32
 8009482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2200      	movs	r2, #0
 800948a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e00f      	b.n	80094ba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	699a      	ldr	r2, [r3, #24]
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	4013      	ands	r3, r2
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	bf0c      	ite	eq
 80094aa:	2301      	moveq	r3, #1
 80094ac:	2300      	movne	r3, #0
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	461a      	mov	r2, r3
 80094b2:	79fb      	ldrb	r3, [r7, #7]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d0b4      	beq.n	8009422 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b084      	sub	sp, #16
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	60f8      	str	r0, [r7, #12]
 80094ca:	60b9      	str	r1, [r7, #8]
 80094cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80094ce:	e033      	b.n	8009538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	68b9      	ldr	r1, [r7, #8]
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f000 f90b 	bl	80096f0 <I2C_IsErrorOccurred>
 80094da:	4603      	mov	r3, r0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d001      	beq.n	80094e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e031      	b.n	8009548 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ea:	d025      	beq.n	8009538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094ec:	f7fc fe92 	bl	8006214 <HAL_GetTick>
 80094f0:	4602      	mov	r2, r0
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	1ad3      	subs	r3, r2, r3
 80094f6:	68ba      	ldr	r2, [r7, #8]
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d302      	bcc.n	8009502 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d11a      	bne.n	8009538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	699b      	ldr	r3, [r3, #24]
 8009508:	f003 0302 	and.w	r3, r3, #2
 800950c:	2b02      	cmp	r3, #2
 800950e:	d013      	beq.n	8009538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009514:	f043 0220 	orr.w	r2, r3, #32
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2220      	movs	r2, #32
 8009520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2200      	movs	r2, #0
 8009530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009534:	2301      	movs	r3, #1
 8009536:	e007      	b.n	8009548 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	699b      	ldr	r3, [r3, #24]
 800953e:	f003 0302 	and.w	r3, r3, #2
 8009542:	2b02      	cmp	r3, #2
 8009544:	d1c4      	bne.n	80094d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	60b9      	str	r1, [r7, #8]
 800955a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800955c:	e02f      	b.n	80095be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	68b9      	ldr	r1, [r7, #8]
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f000 f8c4 	bl	80096f0 <I2C_IsErrorOccurred>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d001      	beq.n	8009572 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e02d      	b.n	80095ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009572:	f7fc fe4f 	bl	8006214 <HAL_GetTick>
 8009576:	4602      	mov	r2, r0
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	1ad3      	subs	r3, r2, r3
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	429a      	cmp	r2, r3
 8009580:	d302      	bcc.n	8009588 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d11a      	bne.n	80095be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	699b      	ldr	r3, [r3, #24]
 800958e:	f003 0320 	and.w	r3, r3, #32
 8009592:	2b20      	cmp	r3, #32
 8009594:	d013      	beq.n	80095be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959a:	f043 0220 	orr.w	r2, r3, #32
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2220      	movs	r2, #32
 80095a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e007      	b.n	80095ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	f003 0320 	and.w	r3, r3, #32
 80095c8:	2b20      	cmp	r3, #32
 80095ca:	d1c8      	bne.n	800955e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
	...

080095d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b086      	sub	sp, #24
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095e4:	2300      	movs	r3, #0
 80095e6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80095e8:	e071      	b.n	80096ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	68b9      	ldr	r1, [r7, #8]
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f000 f87e 	bl	80096f0 <I2C_IsErrorOccurred>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d001      	beq.n	80095fe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	f003 0320 	and.w	r3, r3, #32
 8009608:	2b20      	cmp	r3, #32
 800960a:	d13b      	bne.n	8009684 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800960c:	7dfb      	ldrb	r3, [r7, #23]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d138      	bne.n	8009684 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	f003 0304 	and.w	r3, r3, #4
 800961c:	2b04      	cmp	r3, #4
 800961e:	d105      	bne.n	800962c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009624:	2b00      	cmp	r3, #0
 8009626:	d001      	beq.n	800962c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009628:	2300      	movs	r3, #0
 800962a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	f003 0310 	and.w	r3, r3, #16
 8009636:	2b10      	cmp	r3, #16
 8009638:	d121      	bne.n	800967e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2210      	movs	r2, #16
 8009640:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2204      	movs	r2, #4
 8009646:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	2220      	movs	r2, #32
 800964e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	6859      	ldr	r1, [r3, #4]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	4b24      	ldr	r3, [pc, #144]	@ (80096ec <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800965c:	400b      	ands	r3, r1
 800965e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2220      	movs	r2, #32
 8009664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2200      	movs	r2, #0
 800966c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2200      	movs	r2, #0
 8009674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	75fb      	strb	r3, [r7, #23]
 800967c:	e002      	b.n	8009684 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009684:	f7fc fdc6 	bl	8006214 <HAL_GetTick>
 8009688:	4602      	mov	r2, r0
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	1ad3      	subs	r3, r2, r3
 800968e:	68ba      	ldr	r2, [r7, #8]
 8009690:	429a      	cmp	r2, r3
 8009692:	d302      	bcc.n	800969a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d119      	bne.n	80096ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800969a:	7dfb      	ldrb	r3, [r7, #23]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d116      	bne.n	80096ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	f003 0304 	and.w	r3, r3, #4
 80096aa:	2b04      	cmp	r3, #4
 80096ac:	d00f      	beq.n	80096ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096b2:	f043 0220 	orr.w	r2, r3, #32
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2220      	movs	r2, #32
 80096be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	699b      	ldr	r3, [r3, #24]
 80096d4:	f003 0304 	and.w	r3, r3, #4
 80096d8:	2b04      	cmp	r3, #4
 80096da:	d002      	beq.n	80096e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80096dc:	7dfb      	ldrb	r3, [r7, #23]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d083      	beq.n	80095ea <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80096e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3718      	adds	r7, #24
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	fe00e800 	.word	0xfe00e800

080096f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b08a      	sub	sp, #40	@ 0x28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096fc:	2300      	movs	r3, #0
 80096fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	699b      	ldr	r3, [r3, #24]
 8009708:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800970a:	2300      	movs	r3, #0
 800970c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b00      	cmp	r3, #0
 800971a:	d068      	beq.n	80097ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2210      	movs	r2, #16
 8009722:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009724:	e049      	b.n	80097ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800972c:	d045      	beq.n	80097ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800972e:	f7fc fd71 	bl	8006214 <HAL_GetTick>
 8009732:	4602      	mov	r2, r0
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	429a      	cmp	r2, r3
 800973c:	d302      	bcc.n	8009744 <I2C_IsErrorOccurred+0x54>
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d13a      	bne.n	80097ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800974e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009756:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009766:	d121      	bne.n	80097ac <I2C_IsErrorOccurred+0xbc>
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800976e:	d01d      	beq.n	80097ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009770:	7cfb      	ldrb	r3, [r7, #19]
 8009772:	2b20      	cmp	r3, #32
 8009774:	d01a      	beq.n	80097ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009784:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009786:	f7fc fd45 	bl	8006214 <HAL_GetTick>
 800978a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800978c:	e00e      	b.n	80097ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800978e:	f7fc fd41 	bl	8006214 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	2b19      	cmp	r3, #25
 800979a:	d907      	bls.n	80097ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800979c:	6a3b      	ldr	r3, [r7, #32]
 800979e:	f043 0320 	orr.w	r3, r3, #32
 80097a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80097a4:	2301      	movs	r3, #1
 80097a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80097aa:	e006      	b.n	80097ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	699b      	ldr	r3, [r3, #24]
 80097b2:	f003 0320 	and.w	r3, r3, #32
 80097b6:	2b20      	cmp	r3, #32
 80097b8:	d1e9      	bne.n	800978e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	699b      	ldr	r3, [r3, #24]
 80097c0:	f003 0320 	and.w	r3, r3, #32
 80097c4:	2b20      	cmp	r3, #32
 80097c6:	d003      	beq.n	80097d0 <I2C_IsErrorOccurred+0xe0>
 80097c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0aa      	beq.n	8009726 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80097d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d103      	bne.n	80097e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2220      	movs	r2, #32
 80097de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	f043 0304 	orr.w	r3, r3, #4
 80097e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	699b      	ldr	r3, [r3, #24]
 80097f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d00b      	beq.n	8009818 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009800:	6a3b      	ldr	r3, [r7, #32]
 8009802:	f043 0301 	orr.w	r3, r3, #1
 8009806:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009810:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00b      	beq.n	800983a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009822:	6a3b      	ldr	r3, [r7, #32]
 8009824:	f043 0308 	orr.w	r3, r3, #8
 8009828:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009832:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009840:	2b00      	cmp	r3, #0
 8009842:	d00b      	beq.n	800985c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009844:	6a3b      	ldr	r3, [r7, #32]
 8009846:	f043 0302 	orr.w	r3, r3, #2
 800984a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009854:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800985c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009860:	2b00      	cmp	r3, #0
 8009862:	d01c      	beq.n	800989e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009864:	68f8      	ldr	r0, [r7, #12]
 8009866:	f7ff fdaf 	bl	80093c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	6859      	ldr	r1, [r3, #4]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	4b0d      	ldr	r3, [pc, #52]	@ (80098ac <I2C_IsErrorOccurred+0x1bc>)
 8009876:	400b      	ands	r3, r1
 8009878:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800987e:	6a3b      	ldr	r3, [r7, #32]
 8009880:	431a      	orrs	r2, r3
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2220      	movs	r2, #32
 800988a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2200      	movs	r2, #0
 8009892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800989e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3728      	adds	r7, #40	@ 0x28
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	fe00e800 	.word	0xfe00e800

080098b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b087      	sub	sp, #28
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	607b      	str	r3, [r7, #4]
 80098ba:	460b      	mov	r3, r1
 80098bc:	817b      	strh	r3, [r7, #10]
 80098be:	4613      	mov	r3, r2
 80098c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098c2:	897b      	ldrh	r3, [r7, #10]
 80098c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80098c8:	7a7b      	ldrb	r3, [r7, #9]
 80098ca:	041b      	lsls	r3, r3, #16
 80098cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80098d6:	6a3b      	ldr	r3, [r7, #32]
 80098d8:	4313      	orrs	r3, r2
 80098da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	6a3b      	ldr	r3, [r7, #32]
 80098e8:	0d5b      	lsrs	r3, r3, #21
 80098ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80098ee:	4b08      	ldr	r3, [pc, #32]	@ (8009910 <I2C_TransferConfig+0x60>)
 80098f0:	430b      	orrs	r3, r1
 80098f2:	43db      	mvns	r3, r3
 80098f4:	ea02 0103 	and.w	r1, r2, r3
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	697a      	ldr	r2, [r7, #20]
 80098fe:	430a      	orrs	r2, r1
 8009900:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009902:	bf00      	nop
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	03ff63ff 	.word	0x03ff63ff

08009914 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009914:	b480      	push	{r7}
 8009916:	b083      	sub	sp, #12
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b20      	cmp	r3, #32
 8009928:	d138      	bne.n	800999c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009930:	2b01      	cmp	r3, #1
 8009932:	d101      	bne.n	8009938 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009934:	2302      	movs	r3, #2
 8009936:	e032      	b.n	800999e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2224      	movs	r2, #36	@ 0x24
 8009944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f022 0201 	bic.w	r2, r2, #1
 8009956:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009966:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	6819      	ldr	r1, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	430a      	orrs	r2, r1
 8009976:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f042 0201 	orr.w	r2, r2, #1
 8009986:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2220      	movs	r2, #32
 800998c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2200      	movs	r2, #0
 8009994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009998:	2300      	movs	r3, #0
 800999a:	e000      	b.n	800999e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800999c:	2302      	movs	r3, #2
  }
}
 800999e:	4618      	mov	r0, r3
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80099aa:	b480      	push	{r7}
 80099ac:	b085      	sub	sp, #20
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
 80099b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b20      	cmp	r3, #32
 80099be:	d139      	bne.n	8009a34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d101      	bne.n	80099ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80099ca:	2302      	movs	r3, #2
 80099cc:	e033      	b.n	8009a36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2224      	movs	r2, #36	@ 0x24
 80099da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80099fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	021b      	lsls	r3, r3, #8
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	4313      	orrs	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f042 0201 	orr.w	r2, r2, #1
 8009a1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2220      	movs	r2, #32
 8009a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009a30:	2300      	movs	r3, #0
 8009a32:	e000      	b.n	8009a36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009a34:	2302      	movs	r3, #2
  }
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3714      	adds	r7, #20
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b084      	sub	sp, #16
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d101      	bne.n	8009a54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009a50:	2301      	movs	r3, #1
 8009a52:	e0c0      	b.n	8009bd6 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d106      	bne.n	8009a6e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f008 f827 	bl	8011abc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2203      	movs	r2, #3
 8009a72:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f004 fa87 	bl	800df8e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a80:	2300      	movs	r3, #0
 8009a82:	73fb      	strb	r3, [r7, #15]
 8009a84:	e03e      	b.n	8009b04 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009a86:	7bfa      	ldrb	r2, [r7, #15]
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	00db      	lsls	r3, r3, #3
 8009a92:	440b      	add	r3, r1
 8009a94:	3311      	adds	r3, #17
 8009a96:	2201      	movs	r2, #1
 8009a98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009a9a:	7bfa      	ldrb	r2, [r7, #15]
 8009a9c:	6879      	ldr	r1, [r7, #4]
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	4413      	add	r3, r2
 8009aa4:	00db      	lsls	r3, r3, #3
 8009aa6:	440b      	add	r3, r1
 8009aa8:	3310      	adds	r3, #16
 8009aaa:	7bfa      	ldrb	r2, [r7, #15]
 8009aac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009aae:	7bfa      	ldrb	r2, [r7, #15]
 8009ab0:	6879      	ldr	r1, [r7, #4]
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	00db      	lsls	r3, r3, #3
 8009aba:	440b      	add	r3, r1
 8009abc:	3313      	adds	r3, #19
 8009abe:	2200      	movs	r2, #0
 8009ac0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009ac2:	7bfa      	ldrb	r2, [r7, #15]
 8009ac4:	6879      	ldr	r1, [r7, #4]
 8009ac6:	4613      	mov	r3, r2
 8009ac8:	009b      	lsls	r3, r3, #2
 8009aca:	4413      	add	r3, r2
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	440b      	add	r3, r1
 8009ad0:	3320      	adds	r3, #32
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009ad6:	7bfa      	ldrb	r2, [r7, #15]
 8009ad8:	6879      	ldr	r1, [r7, #4]
 8009ada:	4613      	mov	r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4413      	add	r3, r2
 8009ae0:	00db      	lsls	r3, r3, #3
 8009ae2:	440b      	add	r3, r1
 8009ae4:	3324      	adds	r3, #36	@ 0x24
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009aea:	7bfb      	ldrb	r3, [r7, #15]
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	1c5a      	adds	r2, r3, #1
 8009af0:	4613      	mov	r3, r2
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4413      	add	r3, r2
 8009af6:	00db      	lsls	r3, r3, #3
 8009af8:	440b      	add	r3, r1
 8009afa:	2200      	movs	r2, #0
 8009afc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
 8009b00:	3301      	adds	r3, #1
 8009b02:	73fb      	strb	r3, [r7, #15]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	791b      	ldrb	r3, [r3, #4]
 8009b08:	7bfa      	ldrb	r2, [r7, #15]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d3bb      	bcc.n	8009a86 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b0e:	2300      	movs	r3, #0
 8009b10:	73fb      	strb	r3, [r7, #15]
 8009b12:	e044      	b.n	8009b9e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009b14:	7bfa      	ldrb	r2, [r7, #15]
 8009b16:	6879      	ldr	r1, [r7, #4]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	00db      	lsls	r3, r3, #3
 8009b20:	440b      	add	r3, r1
 8009b22:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009b26:	2200      	movs	r2, #0
 8009b28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009b2a:	7bfa      	ldrb	r2, [r7, #15]
 8009b2c:	6879      	ldr	r1, [r7, #4]
 8009b2e:	4613      	mov	r3, r2
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	4413      	add	r3, r2
 8009b34:	00db      	lsls	r3, r3, #3
 8009b36:	440b      	add	r3, r1
 8009b38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009b3c:	7bfa      	ldrb	r2, [r7, #15]
 8009b3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009b40:	7bfa      	ldrb	r2, [r7, #15]
 8009b42:	6879      	ldr	r1, [r7, #4]
 8009b44:	4613      	mov	r3, r2
 8009b46:	009b      	lsls	r3, r3, #2
 8009b48:	4413      	add	r3, r2
 8009b4a:	00db      	lsls	r3, r3, #3
 8009b4c:	440b      	add	r3, r1
 8009b4e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009b52:	2200      	movs	r2, #0
 8009b54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009b56:	7bfa      	ldrb	r2, [r7, #15]
 8009b58:	6879      	ldr	r1, [r7, #4]
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	4413      	add	r3, r2
 8009b60:	00db      	lsls	r3, r3, #3
 8009b62:	440b      	add	r3, r1
 8009b64:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009b68:	2200      	movs	r2, #0
 8009b6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009b6c:	7bfa      	ldrb	r2, [r7, #15]
 8009b6e:	6879      	ldr	r1, [r7, #4]
 8009b70:	4613      	mov	r3, r2
 8009b72:	009b      	lsls	r3, r3, #2
 8009b74:	4413      	add	r3, r2
 8009b76:	00db      	lsls	r3, r3, #3
 8009b78:	440b      	add	r3, r1
 8009b7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009b7e:	2200      	movs	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009b82:	7bfa      	ldrb	r2, [r7, #15]
 8009b84:	6879      	ldr	r1, [r7, #4]
 8009b86:	4613      	mov	r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	4413      	add	r3, r2
 8009b8c:	00db      	lsls	r3, r3, #3
 8009b8e:	440b      	add	r3, r1
 8009b90:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009b94:	2200      	movs	r2, #0
 8009b96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b98:	7bfb      	ldrb	r3, [r7, #15]
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	73fb      	strb	r3, [r7, #15]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	791b      	ldrb	r3, [r3, #4]
 8009ba2:	7bfa      	ldrb	r2, [r7, #15]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d3b5      	bcc.n	8009b14 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6818      	ldr	r0, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009bb4:	f004 fa06 	bl	800dfc4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	7a9b      	ldrb	r3, [r3, #10]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d102      	bne.n	8009bd4 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f001 fc0e 	bl	800b3f0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009bd4:	2300      	movs	r3, #0
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3710      	adds	r7, #16
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b082      	sub	sp, #8
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d101      	bne.n	8009bf4 <HAL_PCD_Start+0x16>
 8009bf0:	2302      	movs	r3, #2
 8009bf2:	e012      	b.n	8009c1a <HAL_PCD_Start+0x3c>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f004 f9ad 	bl	800df60 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f005 ff8a 	bl	800fb24 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009c18:	2300      	movs	r3, #0
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3708      	adds	r7, #8
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009c22:	b580      	push	{r7, lr}
 8009c24:	b084      	sub	sp, #16
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f005 ff8f 	bl	800fb52 <USB_ReadInterrupts>
 8009c34:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d003      	beq.n	8009c48 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fb06 	bl	800a252 <PCD_EP_ISR_Handler>

    return;
 8009c46:	e110      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d013      	beq.n	8009c7a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c5a:	b29a      	uxth	r2, r3
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c64:	b292      	uxth	r2, r2
 8009c66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f007 ffb7 	bl	8011bde <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009c70:	2100      	movs	r1, #0
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f8fc 	bl	8009e70 <HAL_PCD_SetAddress>

    return;
 8009c78:	e0f7      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d00c      	beq.n	8009c9e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c8c:	b29a      	uxth	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009c96:	b292      	uxth	r2, r2
 8009c98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009c9c:	e0e5      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00c      	beq.n	8009cc2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009cba:	b292      	uxth	r2, r2
 8009cbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009cc0:	e0d3      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d034      	beq.n	8009d36 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f022 0204 	bic.w	r2, r2, #4
 8009cde:	b292      	uxth	r2, r2
 8009ce0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f022 0208 	bic.w	r2, r2, #8
 8009cf6:	b292      	uxth	r2, r2
 8009cf8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d107      	bne.n	8009d16 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009d0e:	2100      	movs	r1, #0
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f008 f957 	bl	8011fc4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f007 ff9a 	bl	8011c50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d24:	b29a      	uxth	r2, r3
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009d2e:	b292      	uxth	r2, r2
 8009d30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d34:	e099      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d027      	beq.n	8009d90 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f042 0208 	orr.w	r2, r2, #8
 8009d52:	b292      	uxth	r2, r2
 8009d54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d60:	b29a      	uxth	r2, r3
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d6a:	b292      	uxth	r2, r2
 8009d6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f042 0204 	orr.w	r2, r2, #4
 8009d82:	b292      	uxth	r2, r2
 8009d84:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f007 ff47 	bl	8011c1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009d8e:	e06c      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d040      	beq.n	8009e1c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009dac:	b292      	uxth	r2, r2
 8009dae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d12b      	bne.n	8009e14 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009dc4:	b29a      	uxth	r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f042 0204 	orr.w	r2, r2, #4
 8009dce:	b292      	uxth	r2, r2
 8009dd0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009ddc:	b29a      	uxth	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f042 0208 	orr.w	r2, r2, #8
 8009de6:	b292      	uxth	r2, r2
 8009de8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	089b      	lsrs	r3, r3, #2
 8009e00:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009e0a:	2101      	movs	r1, #1
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f008 f8d9 	bl	8011fc4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009e12:	e02a      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f007 ff01 	bl	8011c1c <HAL_PCD_SuspendCallback>
    return;
 8009e1a:	e026      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d00f      	beq.n	8009e46 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009e38:	b292      	uxth	r2, r2
 8009e3a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f007 febf 	bl	8011bc2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009e44:	e011      	b.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00c      	beq.n	8009e6a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009e62:	b292      	uxth	r2, r2
 8009e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009e68:	bf00      	nop
  }
}
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	460b      	mov	r3, r1
 8009e7a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d101      	bne.n	8009e8a <HAL_PCD_SetAddress+0x1a>
 8009e86:	2302      	movs	r3, #2
 8009e88:	e012      	b.n	8009eb0 <HAL_PCD_SetAddress+0x40>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	78fa      	ldrb	r2, [r7, #3]
 8009e96:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	78fa      	ldrb	r2, [r7, #3]
 8009e9e:	4611      	mov	r1, r2
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f005 fe2b 	bl	800fafc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	4608      	mov	r0, r1
 8009ec2:	4611      	mov	r1, r2
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	70fb      	strb	r3, [r7, #3]
 8009eca:	460b      	mov	r3, r1
 8009ecc:	803b      	strh	r3, [r7, #0]
 8009ece:	4613      	mov	r3, r2
 8009ed0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ed6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	da0e      	bge.n	8009efc <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ede:	78fb      	ldrb	r3, [r7, #3]
 8009ee0:	f003 0207 	and.w	r2, r3, #7
 8009ee4:	4613      	mov	r3, r2
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	4413      	add	r3, r2
 8009eea:	00db      	lsls	r3, r3, #3
 8009eec:	3310      	adds	r3, #16
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	705a      	strb	r2, [r3, #1]
 8009efa:	e00e      	b.n	8009f1a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009efc:	78fb      	ldrb	r3, [r7, #3]
 8009efe:	f003 0207 	and.w	r2, r3, #7
 8009f02:	4613      	mov	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4413      	add	r3, r2
 8009f08:	00db      	lsls	r3, r3, #3
 8009f0a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	4413      	add	r3, r2
 8009f12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2200      	movs	r2, #0
 8009f18:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009f1a:	78fb      	ldrb	r3, [r7, #3]
 8009f1c:	f003 0307 	and.w	r3, r3, #7
 8009f20:	b2da      	uxtb	r2, r3
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009f26:	883b      	ldrh	r3, [r7, #0]
 8009f28:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	78ba      	ldrb	r2, [r7, #2]
 8009f34:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009f36:	78bb      	ldrb	r3, [r7, #2]
 8009f38:	2b02      	cmp	r3, #2
 8009f3a:	d102      	bne.n	8009f42 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d101      	bne.n	8009f50 <HAL_PCD_EP_Open+0x98>
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	e00e      	b.n	8009f6e <HAL_PCD_EP_Open+0xb6>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	68f9      	ldr	r1, [r7, #12]
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f004 f84e 	bl	800e000 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009f6c:	7afb      	ldrb	r3, [r7, #11]
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b084      	sub	sp, #16
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	460b      	mov	r3, r1
 8009f80:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	da0e      	bge.n	8009fa8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f8a:	78fb      	ldrb	r3, [r7, #3]
 8009f8c:	f003 0207 	and.w	r2, r3, #7
 8009f90:	4613      	mov	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	4413      	add	r3, r2
 8009f96:	00db      	lsls	r3, r3, #3
 8009f98:	3310      	adds	r3, #16
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	4413      	add	r3, r2
 8009f9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	705a      	strb	r2, [r3, #1]
 8009fa6:	e00e      	b.n	8009fc6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fa8:	78fb      	ldrb	r3, [r7, #3]
 8009faa:	f003 0207 	and.w	r2, r3, #7
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	00db      	lsls	r3, r3, #3
 8009fb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fc6:	78fb      	ldrb	r3, [r7, #3]
 8009fc8:	f003 0307 	and.w	r3, r3, #7
 8009fcc:	b2da      	uxtb	r2, r3
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d101      	bne.n	8009fe0 <HAL_PCD_EP_Close+0x6a>
 8009fdc:	2302      	movs	r3, #2
 8009fde:	e00e      	b.n	8009ffe <HAL_PCD_EP_Close+0x88>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	68f9      	ldr	r1, [r7, #12]
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f004 fcee 	bl	800e9d0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8009ffc:	2300      	movs	r3, #0
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}

0800a006 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b086      	sub	sp, #24
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	60f8      	str	r0, [r7, #12]
 800a00e:	607a      	str	r2, [r7, #4]
 800a010:	603b      	str	r3, [r7, #0]
 800a012:	460b      	mov	r3, r1
 800a014:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a016:	7afb      	ldrb	r3, [r7, #11]
 800a018:	f003 0207 	and.w	r2, r3, #7
 800a01c:	4613      	mov	r3, r2
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	4413      	add	r3, r2
 800a022:	00db      	lsls	r3, r3, #3
 800a024:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	4413      	add	r3, r2
 800a02c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	687a      	ldr	r2, [r7, #4]
 800a032:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	683a      	ldr	r2, [r7, #0]
 800a038:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	2200      	movs	r2, #0
 800a03e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	2200      	movs	r2, #0
 800a044:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a046:	7afb      	ldrb	r3, [r7, #11]
 800a048:	f003 0307 	and.w	r3, r3, #7
 800a04c:	b2da      	uxtb	r2, r3
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	6979      	ldr	r1, [r7, #20]
 800a058:	4618      	mov	r0, r3
 800a05a:	f004 fea6 	bl	800edaa <USB_EPStartXfer>

  return HAL_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3718      	adds	r7, #24
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	460b      	mov	r3, r1
 800a072:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a074:	78fb      	ldrb	r3, [r7, #3]
 800a076:	f003 0207 	and.w	r2, r3, #7
 800a07a:	6879      	ldr	r1, [r7, #4]
 800a07c:	4613      	mov	r3, r2
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	4413      	add	r3, r2
 800a082:	00db      	lsls	r3, r3, #3
 800a084:	440b      	add	r3, r1
 800a086:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a08a:	681b      	ldr	r3, [r3, #0]
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b086      	sub	sp, #24
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	60f8      	str	r0, [r7, #12]
 800a0a0:	607a      	str	r2, [r7, #4]
 800a0a2:	603b      	str	r3, [r7, #0]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a0a8:	7afb      	ldrb	r3, [r7, #11]
 800a0aa:	f003 0207 	and.w	r2, r3, #7
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	4413      	add	r3, r2
 800a0b4:	00db      	lsls	r3, r3, #3
 800a0b6:	3310      	adds	r3, #16
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	4413      	add	r3, r2
 800a0bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	687a      	ldr	r2, [r7, #4]
 800a0c2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	683a      	ldr	r2, [r7, #0]
 800a0c8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	683a      	ldr	r2, [r7, #0]
 800a0d6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0e4:	7afb      	ldrb	r3, [r7, #11]
 800a0e6:	f003 0307 	and.w	r3, r3, #7
 800a0ea:	b2da      	uxtb	r2, r3
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6979      	ldr	r1, [r7, #20]
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f004 fe57 	bl	800edaa <USB_EPStartXfer>

  return HAL_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3718      	adds	r7, #24
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b084      	sub	sp, #16
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	6078      	str	r0, [r7, #4]
 800a10e:	460b      	mov	r3, r1
 800a110:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a112:	78fb      	ldrb	r3, [r7, #3]
 800a114:	f003 0307 	and.w	r3, r3, #7
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	7912      	ldrb	r2, [r2, #4]
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d901      	bls.n	800a124 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a120:	2301      	movs	r3, #1
 800a122:	e03e      	b.n	800a1a2 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a124:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	da0e      	bge.n	800a14a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a12c:	78fb      	ldrb	r3, [r7, #3]
 800a12e:	f003 0207 	and.w	r2, r3, #7
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	00db      	lsls	r3, r3, #3
 800a13a:	3310      	adds	r3, #16
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	4413      	add	r3, r2
 800a140:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2201      	movs	r2, #1
 800a146:	705a      	strb	r2, [r3, #1]
 800a148:	e00c      	b.n	800a164 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a14a:	78fa      	ldrb	r2, [r7, #3]
 800a14c:	4613      	mov	r3, r2
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	4413      	add	r3, r2
 800a152:	00db      	lsls	r3, r3, #3
 800a154:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	4413      	add	r3, r2
 800a15c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2201      	movs	r2, #1
 800a168:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a16a:	78fb      	ldrb	r3, [r7, #3]
 800a16c:	f003 0307 	and.w	r3, r3, #7
 800a170:	b2da      	uxtb	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d101      	bne.n	800a184 <HAL_PCD_EP_SetStall+0x7e>
 800a180:	2302      	movs	r3, #2
 800a182:	e00e      	b.n	800a1a2 <HAL_PCD_EP_SetStall+0x9c>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2201      	movs	r2, #1
 800a188:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	68f9      	ldr	r1, [r7, #12]
 800a192:	4618      	mov	r0, r3
 800a194:	f005 fbb8 	bl	800f908 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a1a0:	2300      	movs	r3, #0
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b084      	sub	sp, #16
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a1b6:	78fb      	ldrb	r3, [r7, #3]
 800a1b8:	f003 030f 	and.w	r3, r3, #15
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	7912      	ldrb	r2, [r2, #4]
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d901      	bls.n	800a1c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e040      	b.n	800a24a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a1c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	da0e      	bge.n	800a1ee <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1d0:	78fb      	ldrb	r3, [r7, #3]
 800a1d2:	f003 0207 	and.w	r2, r3, #7
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4413      	add	r3, r2
 800a1dc:	00db      	lsls	r3, r3, #3
 800a1de:	3310      	adds	r3, #16
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	705a      	strb	r2, [r3, #1]
 800a1ec:	e00e      	b.n	800a20c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a1ee:	78fb      	ldrb	r3, [r7, #3]
 800a1f0:	f003 0207 	and.w	r2, r3, #7
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4413      	add	r3, r2
 800a1fa:	00db      	lsls	r3, r3, #3
 800a1fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	4413      	add	r3, r2
 800a204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2200      	movs	r2, #0
 800a20a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a212:	78fb      	ldrb	r3, [r7, #3]
 800a214:	f003 0307 	and.w	r3, r3, #7
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a224:	2b01      	cmp	r3, #1
 800a226:	d101      	bne.n	800a22c <HAL_PCD_EP_ClrStall+0x82>
 800a228:	2302      	movs	r3, #2
 800a22a:	e00e      	b.n	800a24a <HAL_PCD_EP_ClrStall+0xa0>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68f9      	ldr	r1, [r7, #12]
 800a23a:	4618      	mov	r0, r3
 800a23c:	f005 fbb5 	bl	800f9aa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a248:	2300      	movs	r3, #0
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b092      	sub	sp, #72	@ 0x48
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a25a:	e333      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a264:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a266:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	f003 030f 	and.w	r3, r3, #15
 800a26e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a272:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a276:	2b00      	cmp	r3, #0
 800a278:	f040 8108 	bne.w	800a48c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a27c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a27e:	f003 0310 	and.w	r3, r3, #16
 800a282:	2b00      	cmp	r3, #0
 800a284:	d14c      	bne.n	800a320 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	881b      	ldrh	r3, [r3, #0]
 800a28c:	b29b      	uxth	r3, r3
 800a28e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a296:	813b      	strh	r3, [r7, #8]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	893b      	ldrh	r3, [r7, #8]
 800a29e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	3310      	adds	r3, #16
 800a2ae:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2be:	781b      	ldrb	r3, [r3, #0]
 800a2c0:	00db      	lsls	r3, r3, #3
 800a2c2:	4413      	add	r3, r2
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	6812      	ldr	r2, [r2, #0]
 800a2c8:	4413      	add	r3, r2
 800a2ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a2ce:	881b      	ldrh	r3, [r3, #0]
 800a2d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a2d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a2d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2da:	695a      	ldr	r2, [r3, #20]
 800a2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	441a      	add	r2, r3
 800a2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a2e6:	2100      	movs	r1, #0
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f007 fc50 	bl	8011b8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	7b1b      	ldrb	r3, [r3, #12]
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f000 82e5 	beq.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
 800a2fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f040 82e0 	bne.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	7b1b      	ldrb	r3, [r3, #12]
 800a308:	b2db      	uxtb	r3, r3
 800a30a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a30e:	b2da      	uxtb	r2, r3
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	731a      	strb	r2, [r3, #12]
 800a31e:	e2d1      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a326:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	881b      	ldrh	r3, [r3, #0]
 800a32e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a330:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a332:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a336:	2b00      	cmp	r3, #0
 800a338:	d032      	beq.n	800a3a0 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a342:	b29b      	uxth	r3, r3
 800a344:	461a      	mov	r2, r3
 800a346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	00db      	lsls	r3, r3, #3
 800a34c:	4413      	add	r3, r2
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	6812      	ldr	r2, [r2, #0]
 800a352:	4413      	add	r3, r2
 800a354:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a358:	881b      	ldrh	r3, [r3, #0]
 800a35a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a35e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a360:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6818      	ldr	r0, [r3, #0]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a36c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a36e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a372:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a374:	b29b      	uxth	r3, r3
 800a376:	f005 fc3f 	bl	800fbf8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	881b      	ldrh	r3, [r3, #0]
 800a380:	b29a      	uxth	r2, r3
 800a382:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a386:	4013      	ands	r3, r2
 800a388:	817b      	strh	r3, [r7, #10]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	897a      	ldrh	r2, [r7, #10]
 800a390:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a394:	b292      	uxth	r2, r2
 800a396:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f007 fbcb 	bl	8011b34 <HAL_PCD_SetupStageCallback>
 800a39e:	e291      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a3a0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f280 828d 	bge.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	881b      	ldrh	r3, [r3, #0]
 800a3b0:	b29a      	uxth	r2, r3
 800a3b2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a3b6:	4013      	ands	r3, r2
 800a3b8:	81fb      	strh	r3, [r7, #14]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	89fa      	ldrh	r2, [r7, #14]
 800a3c0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a3c4:	b292      	uxth	r2, r2
 800a3c6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	00db      	lsls	r3, r3, #3
 800a3da:	4413      	add	r3, r2
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	6812      	ldr	r2, [r2, #0]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3e6:	881b      	ldrh	r3, [r3, #0]
 800a3e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a3ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3ee:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a3f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3f2:	69db      	ldr	r3, [r3, #28]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d019      	beq.n	800a42c <PCD_EP_ISR_Handler+0x1da>
 800a3f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d015      	beq.n	800a42c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6818      	ldr	r0, [r3, #0]
 800a404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a406:	6959      	ldr	r1, [r3, #20]
 800a408:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a40a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a40c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a40e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a410:	b29b      	uxth	r3, r3
 800a412:	f005 fbf1 	bl	800fbf8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a416:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a418:	695a      	ldr	r2, [r3, #20]
 800a41a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a41c:	69db      	ldr	r3, [r3, #28]
 800a41e:	441a      	add	r2, r3
 800a420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a422:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a424:	2100      	movs	r1, #0
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f007 fb96 	bl	8011b58 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	881b      	ldrh	r3, [r3, #0]
 800a432:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a434:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a436:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	f040 8242 	bne.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
 800a440:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a442:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a446:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a44a:	f000 823b 	beq.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	881b      	ldrh	r3, [r3, #0]
 800a454:	b29b      	uxth	r3, r3
 800a456:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a45a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a45e:	81bb      	strh	r3, [r7, #12]
 800a460:	89bb      	ldrh	r3, [r7, #12]
 800a462:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a466:	81bb      	strh	r3, [r7, #12]
 800a468:	89bb      	ldrh	r3, [r7, #12]
 800a46a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a46e:	81bb      	strh	r3, [r7, #12]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	89bb      	ldrh	r3, [r7, #12]
 800a476:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a47a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a47e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a486:	b29b      	uxth	r3, r3
 800a488:	8013      	strh	r3, [r2, #0]
 800a48a:	e21b      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	461a      	mov	r2, r3
 800a492:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	881b      	ldrh	r3, [r3, #0]
 800a49c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a49e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	f280 80f1 	bge.w	800a68a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	4413      	add	r3, r2
 800a4b6:	881b      	ldrh	r3, [r3, #0]
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a4be:	4013      	ands	r3, r2
 800a4c0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a4cc:	009b      	lsls	r3, r3, #2
 800a4ce:	4413      	add	r3, r2
 800a4d0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a4d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a4d6:	b292      	uxth	r2, r2
 800a4d8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a4da:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a4de:	4613      	mov	r3, r2
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4413      	add	r3, r2
 800a4e4:	00db      	lsls	r3, r3, #3
 800a4e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a4f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4f2:	7b1b      	ldrb	r3, [r3, #12]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d123      	bne.n	800a540 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a500:	b29b      	uxth	r3, r3
 800a502:	461a      	mov	r2, r3
 800a504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	00db      	lsls	r3, r3, #3
 800a50a:	4413      	add	r3, r2
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	6812      	ldr	r2, [r2, #0]
 800a510:	4413      	add	r3, r2
 800a512:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a516:	881b      	ldrh	r3, [r3, #0]
 800a518:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a51c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a520:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a524:	2b00      	cmp	r3, #0
 800a526:	f000 808b 	beq.w	800a640 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a530:	6959      	ldr	r1, [r3, #20]
 800a532:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a534:	88da      	ldrh	r2, [r3, #6]
 800a536:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a53a:	f005 fb5d 	bl	800fbf8 <USB_ReadPMA>
 800a53e:	e07f      	b.n	800a640 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a542:	78db      	ldrb	r3, [r3, #3]
 800a544:	2b02      	cmp	r3, #2
 800a546:	d109      	bne.n	800a55c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a548:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a54a:	461a      	mov	r2, r3
 800a54c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 f9c6 	bl	800a8e0 <HAL_PCD_EP_DB_Receive>
 800a554:	4603      	mov	r3, r0
 800a556:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a55a:	e071      	b.n	800a640 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	461a      	mov	r2, r3
 800a562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	4413      	add	r3, r2
 800a56a:	881b      	ldrh	r3, [r3, #0]
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a576:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a580:	781b      	ldrb	r3, [r3, #0]
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	441a      	add	r2, r3
 800a586:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a588:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a58c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a594:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a598:	b29b      	uxth	r3, r3
 800a59a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	4413      	add	r3, r2
 800a5aa:	881b      	ldrh	r3, [r3, #0]
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d022      	beq.n	800a5fc <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	461a      	mov	r2, r3
 800a5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5c4:	781b      	ldrb	r3, [r3, #0]
 800a5c6:	00db      	lsls	r3, r3, #3
 800a5c8:	4413      	add	r3, r2
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	6812      	ldr	r2, [r2, #0]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a5d4:	881b      	ldrh	r3, [r3, #0]
 800a5d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5da:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a5de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d02c      	beq.n	800a640 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6818      	ldr	r0, [r3, #0]
 800a5ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5ec:	6959      	ldr	r1, [r3, #20]
 800a5ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5f0:	891a      	ldrh	r2, [r3, #8]
 800a5f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a5f6:	f005 faff 	bl	800fbf8 <USB_ReadPMA>
 800a5fa:	e021      	b.n	800a640 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a604:	b29b      	uxth	r3, r3
 800a606:	461a      	mov	r2, r3
 800a608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	00db      	lsls	r3, r3, #3
 800a60e:	4413      	add	r3, r2
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	6812      	ldr	r2, [r2, #0]
 800a614:	4413      	add	r3, r2
 800a616:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a61a:	881b      	ldrh	r3, [r3, #0]
 800a61c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a620:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a624:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d009      	beq.n	800a640 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6818      	ldr	r0, [r3, #0]
 800a630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a632:	6959      	ldr	r1, [r3, #20]
 800a634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a636:	895a      	ldrh	r2, [r3, #10]
 800a638:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a63c:	f005 fadc 	bl	800fbf8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a642:	69da      	ldr	r2, [r3, #28]
 800a644:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a648:	441a      	add	r2, r3
 800a64a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a64c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a64e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a650:	695a      	ldr	r2, [r3, #20]
 800a652:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a656:	441a      	add	r2, r3
 800a658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a65a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a65c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a65e:	699b      	ldr	r3, [r3, #24]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d005      	beq.n	800a670 <PCD_EP_ISR_Handler+0x41e>
 800a664:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a66a:	691b      	ldr	r3, [r3, #16]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d206      	bcs.n	800a67e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	4619      	mov	r1, r3
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f007 fa6e 	bl	8011b58 <HAL_PCD_DataOutStageCallback>
 800a67c:	e005      	b.n	800a68a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a684:	4618      	mov	r0, r3
 800a686:	f004 fb90 	bl	800edaa <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a68a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a68c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 8117 	beq.w	800a8c4 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a696:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a69a:	4613      	mov	r3, r2
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	00db      	lsls	r3, r3, #3
 800a6a2:	3310      	adds	r3, #16
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	4413      	add	r3, r2
 800a6a8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	4413      	add	r3, r2
 800a6b8:	881b      	ldrh	r3, [r3, #0]
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a6c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	441a      	add	r2, r3
 800a6d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a6d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a6e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6e4:	78db      	ldrb	r3, [r3, #3]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	f040 80a1 	bne.w	800a82e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a6ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a6f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f4:	7b1b      	ldrb	r3, [r3, #12]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f000 8092 	beq.w	800a820 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a6fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a6fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a702:	2b00      	cmp	r3, #0
 800a704:	d046      	beq.n	800a794 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a708:	785b      	ldrb	r3, [r3, #1]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d126      	bne.n	800a75c <PCD_EP_ISR_Handler+0x50a>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	617b      	str	r3, [r7, #20]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	461a      	mov	r2, r3
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	4413      	add	r3, r2
 800a724:	617b      	str	r3, [r7, #20]
 800a726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	00da      	lsls	r2, r3, #3
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	4413      	add	r3, r2
 800a730:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a734:	613b      	str	r3, [r7, #16]
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	881b      	ldrh	r3, [r3, #0]
 800a73a:	b29b      	uxth	r3, r3
 800a73c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a740:	b29a      	uxth	r2, r3
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	801a      	strh	r2, [r3, #0]
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	881b      	ldrh	r3, [r3, #0]
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a750:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a754:	b29a      	uxth	r2, r3
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	801a      	strh	r2, [r3, #0]
 800a75a:	e061      	b.n	800a820 <PCD_EP_ISR_Handler+0x5ce>
 800a75c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a75e:	785b      	ldrb	r3, [r3, #1]
 800a760:	2b01      	cmp	r3, #1
 800a762:	d15d      	bne.n	800a820 <PCD_EP_ISR_Handler+0x5ce>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	61fb      	str	r3, [r7, #28]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a772:	b29b      	uxth	r3, r3
 800a774:	461a      	mov	r2, r3
 800a776:	69fb      	ldr	r3, [r7, #28]
 800a778:	4413      	add	r3, r2
 800a77a:	61fb      	str	r3, [r7, #28]
 800a77c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	00da      	lsls	r2, r3, #3
 800a782:	69fb      	ldr	r3, [r7, #28]
 800a784:	4413      	add	r3, r2
 800a786:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a78a:	61bb      	str	r3, [r7, #24]
 800a78c:	69bb      	ldr	r3, [r7, #24]
 800a78e:	2200      	movs	r2, #0
 800a790:	801a      	strh	r2, [r3, #0]
 800a792:	e045      	b.n	800a820 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a79a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a79c:	785b      	ldrb	r3, [r3, #1]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d126      	bne.n	800a7f0 <PCD_EP_ISR_Handler+0x59e>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b6:	4413      	add	r3, r2
 800a7b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	00da      	lsls	r2, r3, #3
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c2:	4413      	add	r3, r2
 800a7c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a7c8:	623b      	str	r3, [r7, #32]
 800a7ca:	6a3b      	ldr	r3, [r7, #32]
 800a7cc:	881b      	ldrh	r3, [r3, #0]
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7d4:	b29a      	uxth	r2, r3
 800a7d6:	6a3b      	ldr	r3, [r7, #32]
 800a7d8:	801a      	strh	r2, [r3, #0]
 800a7da:	6a3b      	ldr	r3, [r7, #32]
 800a7dc:	881b      	ldrh	r3, [r3, #0]
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	801a      	strh	r2, [r3, #0]
 800a7ee:	e017      	b.n	800a820 <PCD_EP_ISR_Handler+0x5ce>
 800a7f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7f2:	785b      	ldrb	r3, [r3, #1]
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d113      	bne.n	800a820 <PCD_EP_ISR_Handler+0x5ce>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a800:	b29b      	uxth	r3, r3
 800a802:	461a      	mov	r2, r3
 800a804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a806:	4413      	add	r3, r2
 800a808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a80a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	00da      	lsls	r2, r3, #3
 800a810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a812:	4413      	add	r3, r2
 800a814:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a818:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a81a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a81c:	2200      	movs	r2, #0
 800a81e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	4619      	mov	r1, r3
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f007 f9b1 	bl	8011b8e <HAL_PCD_DataInStageCallback>
 800a82c:	e04a      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a82e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a834:	2b00      	cmp	r3, #0
 800a836:	d13f      	bne.n	800a8b8 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a840:	b29b      	uxth	r3, r3
 800a842:	461a      	mov	r2, r3
 800a844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	4413      	add	r3, r2
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	6812      	ldr	r2, [r2, #0]
 800a850:	4413      	add	r3, r2
 800a852:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a85c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a860:	699a      	ldr	r2, [r3, #24]
 800a862:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a864:	429a      	cmp	r2, r3
 800a866:	d906      	bls.n	800a876 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a86a:	699a      	ldr	r2, [r3, #24]
 800a86c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a86e:	1ad2      	subs	r2, r2, r3
 800a870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a872:	619a      	str	r2, [r3, #24]
 800a874:	e002      	b.n	800a87c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a876:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a878:	2200      	movs	r2, #0
 800a87a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a87c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a87e:	699b      	ldr	r3, [r3, #24]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d106      	bne.n	800a892 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a886:	781b      	ldrb	r3, [r3, #0]
 800a888:	4619      	mov	r1, r3
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f007 f97f 	bl	8011b8e <HAL_PCD_DataInStageCallback>
 800a890:	e018      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a894:	695a      	ldr	r2, [r3, #20]
 800a896:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a898:	441a      	add	r2, r3
 800a89a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a89c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a89e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8a0:	69da      	ldr	r2, [r3, #28]
 800a8a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8a4:	441a      	add	r2, r3
 800a8a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8a8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f004 fa7a 	bl	800edaa <USB_EPStartXfer>
 800a8b6:	e005      	b.n	800a8c4 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a8b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f000 f917 	bl	800aaf2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	b21b      	sxth	r3, r3
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f6ff acc3 	blt.w	800a25c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a8d6:	2300      	movs	r3, #0
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3748      	adds	r7, #72	@ 0x48
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b088      	sub	sp, #32
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	60f8      	str	r0, [r7, #12]
 800a8e8:	60b9      	str	r1, [r7, #8]
 800a8ea:	4613      	mov	r3, r2
 800a8ec:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a8ee:	88fb      	ldrh	r3, [r7, #6]
 800a8f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d07c      	beq.n	800a9f2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a900:	b29b      	uxth	r3, r3
 800a902:	461a      	mov	r2, r3
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	00db      	lsls	r3, r3, #3
 800a90a:	4413      	add	r3, r2
 800a90c:	68fa      	ldr	r2, [r7, #12]
 800a90e:	6812      	ldr	r2, [r2, #0]
 800a910:	4413      	add	r3, r2
 800a912:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a916:	881b      	ldrh	r3, [r3, #0]
 800a918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a91c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	699a      	ldr	r2, [r3, #24]
 800a922:	8b7b      	ldrh	r3, [r7, #26]
 800a924:	429a      	cmp	r2, r3
 800a926:	d306      	bcc.n	800a936 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	699a      	ldr	r2, [r3, #24]
 800a92c:	8b7b      	ldrh	r3, [r7, #26]
 800a92e:	1ad2      	subs	r2, r2, r3
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	619a      	str	r2, [r3, #24]
 800a934:	e002      	b.n	800a93c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	2200      	movs	r2, #0
 800a93a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	699b      	ldr	r3, [r3, #24]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d123      	bne.n	800a98c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	461a      	mov	r2, r3
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	881b      	ldrh	r3, [r3, #0]
 800a954:	b29b      	uxth	r3, r3
 800a956:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a95a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a95e:	833b      	strh	r3, [r7, #24]
 800a960:	8b3b      	ldrh	r3, [r7, #24]
 800a962:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a966:	833b      	strh	r3, [r7, #24]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	461a      	mov	r2, r3
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	441a      	add	r2, r3
 800a976:	8b3b      	ldrh	r3, [r7, #24]
 800a978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a97c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a988:	b29b      	uxth	r3, r3
 800a98a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a98c:	88fb      	ldrh	r3, [r7, #6]
 800a98e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a992:	2b00      	cmp	r3, #0
 800a994:	d01f      	beq.n	800a9d6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	4413      	add	r3, r2
 800a9a4:	881b      	ldrh	r3, [r3, #0]
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9b0:	82fb      	strh	r3, [r7, #22]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	441a      	add	r2, r3
 800a9c0:	8afb      	ldrh	r3, [r7, #22]
 800a9c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a9d6:	8b7b      	ldrh	r3, [r7, #26]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f000 8085 	beq.w	800aae8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	6818      	ldr	r0, [r3, #0]
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	6959      	ldr	r1, [r3, #20]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	891a      	ldrh	r2, [r3, #8]
 800a9ea:	8b7b      	ldrh	r3, [r7, #26]
 800a9ec:	f005 f904 	bl	800fbf8 <USB_ReadPMA>
 800a9f0:	e07a      	b.n	800aae8 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	00db      	lsls	r3, r3, #3
 800aa04:	4413      	add	r3, r2
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	6812      	ldr	r2, [r2, #0]
 800aa0a:	4413      	add	r3, r2
 800aa0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa10:	881b      	ldrh	r3, [r3, #0]
 800aa12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa16:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	699a      	ldr	r2, [r3, #24]
 800aa1c:	8b7b      	ldrh	r3, [r7, #26]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d306      	bcc.n	800aa30 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	699a      	ldr	r2, [r3, #24]
 800aa26:	8b7b      	ldrh	r3, [r7, #26]
 800aa28:	1ad2      	subs	r2, r2, r3
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	619a      	str	r2, [r3, #24]
 800aa2e:	e002      	b.n	800aa36 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	2200      	movs	r2, #0
 800aa34:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	699b      	ldr	r3, [r3, #24]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d123      	bne.n	800aa86 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	461a      	mov	r2, r3
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	881b      	ldrh	r3, [r3, #0]
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa58:	83fb      	strh	r3, [r7, #30]
 800aa5a:	8bfb      	ldrh	r3, [r7, #30]
 800aa5c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aa60:	83fb      	strh	r3, [r7, #30]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	461a      	mov	r2, r3
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	009b      	lsls	r3, r3, #2
 800aa6e:	441a      	add	r2, r3
 800aa70:	8bfb      	ldrh	r3, [r7, #30]
 800aa72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa82:	b29b      	uxth	r3, r3
 800aa84:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800aa86:	88fb      	ldrh	r3, [r7, #6]
 800aa88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d11f      	bne.n	800aad0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	461a      	mov	r2, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	4413      	add	r3, r2
 800aa9e:	881b      	ldrh	r3, [r3, #0]
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaaa:	83bb      	strh	r3, [r7, #28]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	461a      	mov	r2, r3
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	781b      	ldrb	r3, [r3, #0]
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	441a      	add	r2, r3
 800aaba:	8bbb      	ldrh	r3, [r7, #28]
 800aabc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aac4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aac8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aacc:	b29b      	uxth	r3, r3
 800aace:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800aad0:	8b7b      	ldrh	r3, [r7, #26]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d008      	beq.n	800aae8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	6818      	ldr	r0, [r3, #0]
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	6959      	ldr	r1, [r3, #20]
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	895a      	ldrh	r2, [r3, #10]
 800aae2:	8b7b      	ldrh	r3, [r7, #26]
 800aae4:	f005 f888 	bl	800fbf8 <USB_ReadPMA>
    }
  }

  return count;
 800aae8:	8b7b      	ldrh	r3, [r7, #26]
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3720      	adds	r7, #32
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b0a6      	sub	sp, #152	@ 0x98
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	60f8      	str	r0, [r7, #12]
 800aafa:	60b9      	str	r1, [r7, #8]
 800aafc:	4613      	mov	r3, r2
 800aafe:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ab00:	88fb      	ldrh	r3, [r7, #6]
 800ab02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 81f7 	beq.w	800aefa <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab14:	b29b      	uxth	r3, r3
 800ab16:	461a      	mov	r2, r3
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	00db      	lsls	r3, r3, #3
 800ab1e:	4413      	add	r3, r2
 800ab20:	68fa      	ldr	r2, [r7, #12]
 800ab22:	6812      	ldr	r2, [r2, #0]
 800ab24:	4413      	add	r3, r2
 800ab26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab2a:	881b      	ldrh	r3, [r3, #0]
 800ab2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab30:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	699a      	ldr	r2, [r3, #24]
 800ab38:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d907      	bls.n	800ab50 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	699a      	ldr	r2, [r3, #24]
 800ab44:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ab48:	1ad2      	subs	r2, r2, r3
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	619a      	str	r2, [r3, #24]
 800ab4e:	e002      	b.n	800ab56 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2200      	movs	r2, #0
 800ab54:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	699b      	ldr	r3, [r3, #24]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f040 80e1 	bne.w	800ad22 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	785b      	ldrb	r3, [r3, #1]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d126      	bne.n	800abb6 <HAL_PCD_EP_DB_Transmit+0xc4>
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	461a      	mov	r2, r3
 800ab7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7c:	4413      	add	r3, r2
 800ab7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	00da      	lsls	r2, r3, #3
 800ab86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab88:	4413      	add	r3, r2
 800ab8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab92:	881b      	ldrh	r3, [r3, #0]
 800ab94:	b29b      	uxth	r3, r3
 800ab96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab9a:	b29a      	uxth	r2, r3
 800ab9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab9e:	801a      	strh	r2, [r3, #0]
 800aba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba2:	881b      	ldrh	r3, [r3, #0]
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abae:	b29a      	uxth	r2, r3
 800abb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb2:	801a      	strh	r2, [r3, #0]
 800abb4:	e01a      	b.n	800abec <HAL_PCD_EP_DB_Transmit+0xfa>
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	785b      	ldrb	r3, [r3, #1]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d116      	bne.n	800abec <HAL_PCD_EP_DB_Transmit+0xfa>
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abcc:	b29b      	uxth	r3, r3
 800abce:	461a      	mov	r2, r3
 800abd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd2:	4413      	add	r3, r2
 800abd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	00da      	lsls	r2, r3, #3
 800abdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abde:	4413      	add	r3, r2
 800abe0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abe4:	637b      	str	r3, [r7, #52]	@ 0x34
 800abe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abe8:	2200      	movs	r2, #0
 800abea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	785b      	ldrb	r3, [r3, #1]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d126      	bne.n	800ac48 <HAL_PCD_EP_DB_Transmit+0x156>
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	623b      	str	r3, [r7, #32]
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	4413      	add	r3, r2
 800ac10:	623b      	str	r3, [r7, #32]
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	781b      	ldrb	r3, [r3, #0]
 800ac16:	00da      	lsls	r2, r3, #3
 800ac18:	6a3b      	ldr	r3, [r7, #32]
 800ac1a:	4413      	add	r3, r2
 800ac1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac20:	61fb      	str	r3, [r7, #28]
 800ac22:	69fb      	ldr	r3, [r7, #28]
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	801a      	strh	r2, [r3, #0]
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	881b      	ldrh	r3, [r3, #0]
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	801a      	strh	r2, [r3, #0]
 800ac46:	e017      	b.n	800ac78 <HAL_PCD_EP_DB_Transmit+0x186>
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	785b      	ldrb	r3, [r3, #1]
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d113      	bne.n	800ac78 <HAL_PCD_EP_DB_Transmit+0x186>
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5e:	4413      	add	r3, r2
 800ac60:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	00da      	lsls	r2, r3, #3
 800ac68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac70:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac74:	2200      	movs	r2, #0
 800ac76:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	78db      	ldrb	r3, [r3, #3]
 800ac7c:	2b02      	cmp	r3, #2
 800ac7e:	d123      	bne.n	800acc8 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	461a      	mov	r2, r3
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	4413      	add	r3, r2
 800ac8e:	881b      	ldrh	r3, [r3, #0]
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac9a:	837b      	strh	r3, [r7, #26]
 800ac9c:	8b7b      	ldrh	r3, [r7, #26]
 800ac9e:	f083 0320 	eor.w	r3, r3, #32
 800aca2:	837b      	strh	r3, [r7, #26]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	461a      	mov	r2, r3
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	441a      	add	r2, r3
 800acb2:	8b7b      	ldrh	r3, [r7, #26]
 800acb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800acb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800acbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	4619      	mov	r1, r3
 800acce:	68f8      	ldr	r0, [r7, #12]
 800acd0:	f006 ff5d 	bl	8011b8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800acd4:	88fb      	ldrh	r3, [r7, #6]
 800acd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d01f      	beq.n	800ad1e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	461a      	mov	r2, r3
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	009b      	lsls	r3, r3, #2
 800acea:	4413      	add	r3, r2
 800acec:	881b      	ldrh	r3, [r3, #0]
 800acee:	b29b      	uxth	r3, r3
 800acf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acf8:	833b      	strh	r3, [r7, #24]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	461a      	mov	r2, r3
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	441a      	add	r2, r3
 800ad08:	8b3b      	ldrh	r3, [r7, #24]
 800ad0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	e31f      	b.n	800b362 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad22:	88fb      	ldrh	r3, [r7, #6]
 800ad24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d021      	beq.n	800ad70 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	461a      	mov	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	881b      	ldrh	r3, [r3, #0]
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad46:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	461a      	mov	r2, r3
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	009b      	lsls	r3, r3, #2
 800ad56:	441a      	add	r2, r3
 800ad58:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ad5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	f040 82ca 	bne.w	800b310 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	695a      	ldr	r2, [r3, #20]
 800ad80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ad84:	441a      	add	r2, r3
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	69da      	ldr	r2, [r3, #28]
 800ad8e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ad92:	441a      	add	r2, r3
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	6a1a      	ldr	r2, [r3, #32]
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	691b      	ldr	r3, [r3, #16]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d309      	bcc.n	800adb8 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	691b      	ldr	r3, [r3, #16]
 800ada8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	6a1a      	ldr	r2, [r3, #32]
 800adae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adb0:	1ad2      	subs	r2, r2, r3
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	621a      	str	r2, [r3, #32]
 800adb6:	e015      	b.n	800ade4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	6a1b      	ldr	r3, [r3, #32]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d107      	bne.n	800add0 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800adc0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800adc4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800adce:	e009      	b.n	800ade4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	2200      	movs	r2, #0
 800add4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	6a1b      	ldr	r3, [r3, #32]
 800addc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	2200      	movs	r2, #0
 800ade2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	785b      	ldrb	r3, [r3, #1]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d15f      	bne.n	800aeac <HAL_PCD_EP_DB_Transmit+0x3ba>
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	643b      	str	r3, [r7, #64]	@ 0x40
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	461a      	mov	r2, r3
 800adfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae00:	4413      	add	r3, r2
 800ae02:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	781b      	ldrb	r3, [r3, #0]
 800ae08:	00da      	lsls	r2, r3, #3
 800ae0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae16:	881b      	ldrh	r3, [r3, #0]
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae1e:	b29a      	uxth	r2, r3
 800ae20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae22:	801a      	strh	r2, [r3, #0]
 800ae24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d10a      	bne.n	800ae40 <HAL_PCD_EP_DB_Transmit+0x34e>
 800ae2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae2c:	881b      	ldrh	r3, [r3, #0]
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae38:	b29a      	uxth	r2, r3
 800ae3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae3c:	801a      	strh	r2, [r3, #0]
 800ae3e:	e051      	b.n	800aee4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ae40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae42:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae44:	d816      	bhi.n	800ae74 <HAL_PCD_EP_DB_Transmit+0x382>
 800ae46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae48:	085b      	lsrs	r3, r3, #1
 800ae4a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae4e:	f003 0301 	and.w	r3, r3, #1
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d002      	beq.n	800ae5c <HAL_PCD_EP_DB_Transmit+0x36a>
 800ae56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae58:	3301      	adds	r3, #1
 800ae5a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae5e:	881b      	ldrh	r3, [r3, #0]
 800ae60:	b29a      	uxth	r2, r3
 800ae62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae64:	b29b      	uxth	r3, r3
 800ae66:	029b      	lsls	r3, r3, #10
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	b29a      	uxth	r2, r3
 800ae6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae70:	801a      	strh	r2, [r3, #0]
 800ae72:	e037      	b.n	800aee4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ae74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae76:	095b      	lsrs	r3, r3, #5
 800ae78:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae7c:	f003 031f 	and.w	r3, r3, #31
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d102      	bne.n	800ae8a <HAL_PCD_EP_DB_Transmit+0x398>
 800ae84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae86:	3b01      	subs	r3, #1
 800ae88:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae8c:	881b      	ldrh	r3, [r3, #0]
 800ae8e:	b29a      	uxth	r2, r3
 800ae90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	029b      	lsls	r3, r3, #10
 800ae96:	b29b      	uxth	r3, r3
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	b29b      	uxth	r3, r3
 800ae9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aea8:	801a      	strh	r2, [r3, #0]
 800aeaa:	e01b      	b.n	800aee4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	785b      	ldrb	r3, [r3, #1]
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d117      	bne.n	800aee4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aec2:	b29b      	uxth	r3, r3
 800aec4:	461a      	mov	r2, r3
 800aec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aec8:	4413      	add	r3, r2
 800aeca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	00da      	lsls	r2, r3, #3
 800aed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aed4:	4413      	add	r3, r2
 800aed6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aeda:	647b      	str	r3, [r7, #68]	@ 0x44
 800aedc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aede:	b29a      	uxth	r2, r3
 800aee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aee2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	6818      	ldr	r0, [r3, #0]
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	6959      	ldr	r1, [r3, #20]
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	891a      	ldrh	r2, [r3, #8]
 800aef0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aef2:	b29b      	uxth	r3, r3
 800aef4:	f004 fe3d 	bl	800fb72 <USB_WritePMA>
 800aef8:	e20a      	b.n	800b310 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af02:	b29b      	uxth	r3, r3
 800af04:	461a      	mov	r2, r3
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	00db      	lsls	r3, r3, #3
 800af0c:	4413      	add	r3, r2
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	6812      	ldr	r2, [r2, #0]
 800af12:	4413      	add	r3, r2
 800af14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af18:	881b      	ldrh	r3, [r3, #0]
 800af1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af1e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	699a      	ldr	r2, [r3, #24]
 800af26:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d307      	bcc.n	800af3e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	699a      	ldr	r2, [r3, #24]
 800af32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af36:	1ad2      	subs	r2, r2, r3
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	619a      	str	r2, [r3, #24]
 800af3c:	e002      	b.n	800af44 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	2200      	movs	r2, #0
 800af42:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	699b      	ldr	r3, [r3, #24]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	f040 80f6 	bne.w	800b13a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	785b      	ldrb	r3, [r3, #1]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d126      	bne.n	800afa4 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	677b      	str	r3, [r7, #116]	@ 0x74
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af64:	b29b      	uxth	r3, r3
 800af66:	461a      	mov	r2, r3
 800af68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af6a:	4413      	add	r3, r2
 800af6c:	677b      	str	r3, [r7, #116]	@ 0x74
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	00da      	lsls	r2, r3, #3
 800af74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af76:	4413      	add	r3, r2
 800af78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af7c:	673b      	str	r3, [r7, #112]	@ 0x70
 800af7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af80:	881b      	ldrh	r3, [r3, #0]
 800af82:	b29b      	uxth	r3, r3
 800af84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af88:	b29a      	uxth	r2, r3
 800af8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af8c:	801a      	strh	r2, [r3, #0]
 800af8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af90:	881b      	ldrh	r3, [r3, #0]
 800af92:	b29b      	uxth	r3, r3
 800af94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afa0:	801a      	strh	r2, [r3, #0]
 800afa2:	e01a      	b.n	800afda <HAL_PCD_EP_DB_Transmit+0x4e8>
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	785b      	ldrb	r3, [r3, #1]
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d116      	bne.n	800afda <HAL_PCD_EP_DB_Transmit+0x4e8>
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afba:	b29b      	uxth	r3, r3
 800afbc:	461a      	mov	r2, r3
 800afbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800afc0:	4413      	add	r3, r2
 800afc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	00da      	lsls	r2, r3, #3
 800afca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800afcc:	4413      	add	r3, r2
 800afce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afd2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800afd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afd6:	2200      	movs	r2, #0
 800afd8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	785b      	ldrb	r3, [r3, #1]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d12f      	bne.n	800b04a <HAL_PCD_EP_DB_Transmit+0x558>
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800affa:	b29b      	uxth	r3, r3
 800affc:	461a      	mov	r2, r3
 800affe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b002:	4413      	add	r3, r2
 800b004:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	00da      	lsls	r2, r3, #3
 800b00e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b012:	4413      	add	r3, r2
 800b014:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b018:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b01c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b020:	881b      	ldrh	r3, [r3, #0]
 800b022:	b29b      	uxth	r3, r3
 800b024:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b028:	b29a      	uxth	r2, r3
 800b02a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b02e:	801a      	strh	r2, [r3, #0]
 800b030:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	b29b      	uxth	r3, r3
 800b038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b03c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b040:	b29a      	uxth	r2, r3
 800b042:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b046:	801a      	strh	r2, [r3, #0]
 800b048:	e01c      	b.n	800b084 <HAL_PCD_EP_DB_Transmit+0x592>
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	785b      	ldrb	r3, [r3, #1]
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d118      	bne.n	800b084 <HAL_PCD_EP_DB_Transmit+0x592>
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	461a      	mov	r2, r3
 800b05e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b062:	4413      	add	r3, r2
 800b064:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	00da      	lsls	r2, r3, #3
 800b06e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b072:	4413      	add	r3, r2
 800b074:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b078:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b07c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b080:	2200      	movs	r2, #0
 800b082:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	78db      	ldrb	r3, [r3, #3]
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d127      	bne.n	800b0dc <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	461a      	mov	r2, r3
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	009b      	lsls	r3, r3, #2
 800b098:	4413      	add	r3, r2
 800b09a:	881b      	ldrh	r3, [r3, #0]
 800b09c:	b29b      	uxth	r3, r3
 800b09e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0a6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b0aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b0ae:	f083 0320 	eor.w	r3, r3, #32
 800b0b2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	441a      	add	r2, r3
 800b0c4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b0c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	68f8      	ldr	r0, [r7, #12]
 800b0e4:	f006 fd53 	bl	8011b8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b0e8:	88fb      	ldrh	r3, [r7, #6]
 800b0ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d121      	bne.n	800b136 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	4413      	add	r3, r2
 800b100:	881b      	ldrh	r3, [r3, #0]
 800b102:	b29b      	uxth	r3, r3
 800b104:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b10c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	461a      	mov	r2, r3
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	441a      	add	r2, r3
 800b11e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b122:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b126:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b12a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b132:	b29b      	uxth	r3, r3
 800b134:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b136:	2300      	movs	r3, #0
 800b138:	e113      	b.n	800b362 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b13a:	88fb      	ldrh	r3, [r7, #6]
 800b13c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d121      	bne.n	800b188 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	461a      	mov	r2, r3
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	781b      	ldrb	r3, [r3, #0]
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	881b      	ldrh	r3, [r3, #0]
 800b154:	b29b      	uxth	r3, r3
 800b156:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b15a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b15e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	461a      	mov	r2, r3
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	441a      	add	r2, r3
 800b170:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b174:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b178:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b17c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b184:	b29b      	uxth	r3, r3
 800b186:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b18e:	2b01      	cmp	r3, #1
 800b190:	f040 80be 	bne.w	800b310 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	695a      	ldr	r2, [r3, #20]
 800b198:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b19c:	441a      	add	r2, r3
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	69da      	ldr	r2, [r3, #28]
 800b1a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1aa:	441a      	add	r2, r3
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	6a1a      	ldr	r2, [r3, #32]
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	691b      	ldr	r3, [r3, #16]
 800b1b8:	429a      	cmp	r2, r3
 800b1ba:	d309      	bcc.n	800b1d0 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	6a1a      	ldr	r2, [r3, #32]
 800b1c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1c8:	1ad2      	subs	r2, r2, r3
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	621a      	str	r2, [r3, #32]
 800b1ce:	e015      	b.n	800b1fc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d107      	bne.n	800b1e8 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b1d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1dc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b1e6:	e009      	b.n	800b1fc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	6a1b      	ldr	r3, [r3, #32]
 800b1ec:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	785b      	ldrb	r3, [r3, #1]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d15f      	bne.n	800b2ca <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b218:	b29b      	uxth	r3, r3
 800b21a:	461a      	mov	r2, r3
 800b21c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b21e:	4413      	add	r3, r2
 800b220:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	00da      	lsls	r2, r3, #3
 800b228:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b22a:	4413      	add	r3, r2
 800b22c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b230:	667b      	str	r3, [r7, #100]	@ 0x64
 800b232:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b234:	881b      	ldrh	r3, [r3, #0]
 800b236:	b29b      	uxth	r3, r3
 800b238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b23c:	b29a      	uxth	r2, r3
 800b23e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b240:	801a      	strh	r2, [r3, #0]
 800b242:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b244:	2b00      	cmp	r3, #0
 800b246:	d10a      	bne.n	800b25e <HAL_PCD_EP_DB_Transmit+0x76c>
 800b248:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b24a:	881b      	ldrh	r3, [r3, #0]
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b252:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b256:	b29a      	uxth	r2, r3
 800b258:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b25a:	801a      	strh	r2, [r3, #0]
 800b25c:	e04e      	b.n	800b2fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800b25e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b260:	2b3e      	cmp	r3, #62	@ 0x3e
 800b262:	d816      	bhi.n	800b292 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b264:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b266:	085b      	lsrs	r3, r3, #1
 800b268:	663b      	str	r3, [r7, #96]	@ 0x60
 800b26a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b26c:	f003 0301 	and.w	r3, r3, #1
 800b270:	2b00      	cmp	r3, #0
 800b272:	d002      	beq.n	800b27a <HAL_PCD_EP_DB_Transmit+0x788>
 800b274:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b276:	3301      	adds	r3, #1
 800b278:	663b      	str	r3, [r7, #96]	@ 0x60
 800b27a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b27c:	881b      	ldrh	r3, [r3, #0]
 800b27e:	b29a      	uxth	r2, r3
 800b280:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b282:	b29b      	uxth	r3, r3
 800b284:	029b      	lsls	r3, r3, #10
 800b286:	b29b      	uxth	r3, r3
 800b288:	4313      	orrs	r3, r2
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b28e:	801a      	strh	r2, [r3, #0]
 800b290:	e034      	b.n	800b2fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800b292:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b294:	095b      	lsrs	r3, r3, #5
 800b296:	663b      	str	r3, [r7, #96]	@ 0x60
 800b298:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b29a:	f003 031f 	and.w	r3, r3, #31
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d102      	bne.n	800b2a8 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b2a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2a4:	3b01      	subs	r3, #1
 800b2a6:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2aa:	881b      	ldrh	r3, [r3, #0]
 800b2ac:	b29a      	uxth	r2, r3
 800b2ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	029b      	lsls	r3, r3, #10
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2c2:	b29a      	uxth	r2, r3
 800b2c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2c6:	801a      	strh	r2, [r3, #0]
 800b2c8:	e018      	b.n	800b2fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	785b      	ldrb	r3, [r3, #1]
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d114      	bne.n	800b2fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	461a      	mov	r2, r3
 800b2de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2e0:	4413      	add	r3, r2
 800b2e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	00da      	lsls	r2, r3, #3
 800b2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b2f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b2f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2f6:	b29a      	uxth	r2, r3
 800b2f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2fa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	6818      	ldr	r0, [r3, #0]
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	6959      	ldr	r1, [r3, #20]
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	895a      	ldrh	r2, [r3, #10]
 800b308:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	f004 fc31 	bl	800fb72 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	461a      	mov	r2, r3
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	781b      	ldrb	r3, [r3, #0]
 800b31a:	009b      	lsls	r3, r3, #2
 800b31c:	4413      	add	r3, r2
 800b31e:	881b      	ldrh	r3, [r3, #0]
 800b320:	b29b      	uxth	r3, r3
 800b322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b32a:	82fb      	strh	r3, [r7, #22]
 800b32c:	8afb      	ldrh	r3, [r7, #22]
 800b32e:	f083 0310 	eor.w	r3, r3, #16
 800b332:	82fb      	strh	r3, [r7, #22]
 800b334:	8afb      	ldrh	r3, [r7, #22]
 800b336:	f083 0320 	eor.w	r3, r3, #32
 800b33a:	82fb      	strh	r3, [r7, #22]
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	461a      	mov	r2, r3
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	009b      	lsls	r3, r3, #2
 800b348:	441a      	add	r2, r3
 800b34a:	8afb      	ldrh	r3, [r7, #22]
 800b34c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b350:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b358:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b360:	2300      	movs	r3, #0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3798      	adds	r7, #152	@ 0x98
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b087      	sub	sp, #28
 800b36e:	af00      	add	r7, sp, #0
 800b370:	60f8      	str	r0, [r7, #12]
 800b372:	607b      	str	r3, [r7, #4]
 800b374:	460b      	mov	r3, r1
 800b376:	817b      	strh	r3, [r7, #10]
 800b378:	4613      	mov	r3, r2
 800b37a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b37c:	897b      	ldrh	r3, [r7, #10]
 800b37e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b382:	b29b      	uxth	r3, r3
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00b      	beq.n	800b3a0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b388:	897b      	ldrh	r3, [r7, #10]
 800b38a:	f003 0207 	and.w	r2, r3, #7
 800b38e:	4613      	mov	r3, r2
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	4413      	add	r3, r2
 800b394:	00db      	lsls	r3, r3, #3
 800b396:	3310      	adds	r3, #16
 800b398:	68fa      	ldr	r2, [r7, #12]
 800b39a:	4413      	add	r3, r2
 800b39c:	617b      	str	r3, [r7, #20]
 800b39e:	e009      	b.n	800b3b4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b3a0:	897a      	ldrh	r2, [r7, #10]
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	009b      	lsls	r3, r3, #2
 800b3a6:	4413      	add	r3, r2
 800b3a8:	00db      	lsls	r3, r3, #3
 800b3aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3ae:	68fa      	ldr	r2, [r7, #12]
 800b3b0:	4413      	add	r3, r2
 800b3b2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b3b4:	893b      	ldrh	r3, [r7, #8]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d107      	bne.n	800b3ca <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b3ba:	697b      	ldr	r3, [r7, #20]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	b29a      	uxth	r2, r3
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	80da      	strh	r2, [r3, #6]
 800b3c8:	e00b      	b.n	800b3e2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	b29a      	uxth	r2, r3
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	0c1b      	lsrs	r3, r3, #16
 800b3dc:	b29a      	uxth	r2, r3
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b3e2:	2300      	movs	r3, #0
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	371c      	adds	r7, #28
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr

0800b3f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b085      	sub	sp, #20
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2201      	movs	r2, #1
 800b402:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2200      	movs	r2, #0
 800b40a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b414:	b29b      	uxth	r3, r3
 800b416:	f043 0301 	orr.w	r3, r3, #1
 800b41a:	b29a      	uxth	r2, r3
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b428:	b29b      	uxth	r3, r3
 800b42a:	f043 0302 	orr.w	r3, r3, #2
 800b42e:	b29a      	uxth	r2, r3
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3714      	adds	r7, #20
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d141      	bne.n	800b4d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b452:	4b4b      	ldr	r3, [pc, #300]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b45a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b45e:	d131      	bne.n	800b4c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b460:	4b47      	ldr	r3, [pc, #284]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b466:	4a46      	ldr	r2, [pc, #280]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b46c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b470:	4b43      	ldr	r3, [pc, #268]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b478:	4a41      	ldr	r2, [pc, #260]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b47a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b47e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b480:	4b40      	ldr	r3, [pc, #256]	@ (800b584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	2232      	movs	r2, #50	@ 0x32
 800b486:	fb02 f303 	mul.w	r3, r2, r3
 800b48a:	4a3f      	ldr	r2, [pc, #252]	@ (800b588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b48c:	fba2 2303 	umull	r2, r3, r2, r3
 800b490:	0c9b      	lsrs	r3, r3, #18
 800b492:	3301      	adds	r3, #1
 800b494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b496:	e002      	b.n	800b49e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	3b01      	subs	r3, #1
 800b49c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b49e:	4b38      	ldr	r3, [pc, #224]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4a0:	695b      	ldr	r3, [r3, #20]
 800b4a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4aa:	d102      	bne.n	800b4b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d1f2      	bne.n	800b498 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b4b2:	4b33      	ldr	r3, [pc, #204]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4b4:	695b      	ldr	r3, [r3, #20]
 800b4b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4be:	d158      	bne.n	800b572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b4c0:	2303      	movs	r3, #3
 800b4c2:	e057      	b.n	800b574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b4c4:	4b2e      	ldr	r3, [pc, #184]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4ca:	4a2d      	ldr	r2, [pc, #180]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b4d4:	e04d      	b.n	800b572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4dc:	d141      	bne.n	800b562 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b4de:	4b28      	ldr	r3, [pc, #160]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b4e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4ea:	d131      	bne.n	800b550 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b4ec:	4b24      	ldr	r3, [pc, #144]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4f2:	4a23      	ldr	r2, [pc, #140]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b4fc:	4b20      	ldr	r3, [pc, #128]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b504:	4a1e      	ldr	r2, [pc, #120]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b50a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b50c:	4b1d      	ldr	r3, [pc, #116]	@ (800b584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	2232      	movs	r2, #50	@ 0x32
 800b512:	fb02 f303 	mul.w	r3, r2, r3
 800b516:	4a1c      	ldr	r2, [pc, #112]	@ (800b588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b518:	fba2 2303 	umull	r2, r3, r2, r3
 800b51c:	0c9b      	lsrs	r3, r3, #18
 800b51e:	3301      	adds	r3, #1
 800b520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b522:	e002      	b.n	800b52a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	3b01      	subs	r3, #1
 800b528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b52a:	4b15      	ldr	r3, [pc, #84]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b52c:	695b      	ldr	r3, [r3, #20]
 800b52e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b536:	d102      	bne.n	800b53e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d1f2      	bne.n	800b524 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b53e:	4b10      	ldr	r3, [pc, #64]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b540:	695b      	ldr	r3, [r3, #20]
 800b542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b54a:	d112      	bne.n	800b572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b54c:	2303      	movs	r3, #3
 800b54e:	e011      	b.n	800b574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b550:	4b0b      	ldr	r3, [pc, #44]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b556:	4a0a      	ldr	r2, [pc, #40]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b55c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b560:	e007      	b.n	800b572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b562:	4b07      	ldr	r3, [pc, #28]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b56a:	4a05      	ldr	r2, [pc, #20]	@ (800b580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b56c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b570:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b572:	2300      	movs	r3, #0
}
 800b574:	4618      	mov	r0, r3
 800b576:	3714      	adds	r7, #20
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr
 800b580:	40007000 	.word	0x40007000
 800b584:	20000004 	.word	0x20000004
 800b588:	431bde83 	.word	0x431bde83

0800b58c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b58c:	b480      	push	{r7}
 800b58e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b590:	4b05      	ldr	r3, [pc, #20]	@ (800b5a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	4a04      	ldr	r2, [pc, #16]	@ (800b5a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b596:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b59a:	6093      	str	r3, [r2, #8]
}
 800b59c:	bf00      	nop
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	40007000 	.word	0x40007000

0800b5ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b088      	sub	sp, #32
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d101      	bne.n	800b5be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e2fe      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d075      	beq.n	800b6b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5ca:	4b97      	ldr	r3, [pc, #604]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	f003 030c 	and.w	r3, r3, #12
 800b5d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b5d4:	4b94      	ldr	r3, [pc, #592]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	f003 0303 	and.w	r3, r3, #3
 800b5dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b5de:	69bb      	ldr	r3, [r7, #24]
 800b5e0:	2b0c      	cmp	r3, #12
 800b5e2:	d102      	bne.n	800b5ea <HAL_RCC_OscConfig+0x3e>
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	2b03      	cmp	r3, #3
 800b5e8:	d002      	beq.n	800b5f0 <HAL_RCC_OscConfig+0x44>
 800b5ea:	69bb      	ldr	r3, [r7, #24]
 800b5ec:	2b08      	cmp	r3, #8
 800b5ee:	d10b      	bne.n	800b608 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5f0:	4b8d      	ldr	r3, [pc, #564]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d05b      	beq.n	800b6b4 <HAL_RCC_OscConfig+0x108>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d157      	bne.n	800b6b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b604:	2301      	movs	r3, #1
 800b606:	e2d9      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b610:	d106      	bne.n	800b620 <HAL_RCC_OscConfig+0x74>
 800b612:	4b85      	ldr	r3, [pc, #532]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4a84      	ldr	r2, [pc, #528]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b61c:	6013      	str	r3, [r2, #0]
 800b61e:	e01d      	b.n	800b65c <HAL_RCC_OscConfig+0xb0>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b628:	d10c      	bne.n	800b644 <HAL_RCC_OscConfig+0x98>
 800b62a:	4b7f      	ldr	r3, [pc, #508]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4a7e      	ldr	r2, [pc, #504]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b634:	6013      	str	r3, [r2, #0]
 800b636:	4b7c      	ldr	r3, [pc, #496]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a7b      	ldr	r2, [pc, #492]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b63c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b640:	6013      	str	r3, [r2, #0]
 800b642:	e00b      	b.n	800b65c <HAL_RCC_OscConfig+0xb0>
 800b644:	4b78      	ldr	r3, [pc, #480]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a77      	ldr	r2, [pc, #476]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b64a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b64e:	6013      	str	r3, [r2, #0]
 800b650:	4b75      	ldr	r3, [pc, #468]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a74      	ldr	r2, [pc, #464]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b65a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d013      	beq.n	800b68c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b664:	f7fa fdd6 	bl	8006214 <HAL_GetTick>
 800b668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b66a:	e008      	b.n	800b67e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b66c:	f7fa fdd2 	bl	8006214 <HAL_GetTick>
 800b670:	4602      	mov	r2, r0
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	1ad3      	subs	r3, r2, r3
 800b676:	2b64      	cmp	r3, #100	@ 0x64
 800b678:	d901      	bls.n	800b67e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b67a:	2303      	movs	r3, #3
 800b67c:	e29e      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b67e:	4b6a      	ldr	r3, [pc, #424]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b686:	2b00      	cmp	r3, #0
 800b688:	d0f0      	beq.n	800b66c <HAL_RCC_OscConfig+0xc0>
 800b68a:	e014      	b.n	800b6b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b68c:	f7fa fdc2 	bl	8006214 <HAL_GetTick>
 800b690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b692:	e008      	b.n	800b6a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b694:	f7fa fdbe 	bl	8006214 <HAL_GetTick>
 800b698:	4602      	mov	r2, r0
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	1ad3      	subs	r3, r2, r3
 800b69e:	2b64      	cmp	r3, #100	@ 0x64
 800b6a0:	d901      	bls.n	800b6a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b6a2:	2303      	movs	r3, #3
 800b6a4:	e28a      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b6a6:	4b60      	ldr	r3, [pc, #384]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d1f0      	bne.n	800b694 <HAL_RCC_OscConfig+0xe8>
 800b6b2:	e000      	b.n	800b6b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b6b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f003 0302 	and.w	r3, r3, #2
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d075      	beq.n	800b7ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b6c2:	4b59      	ldr	r3, [pc, #356]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	f003 030c 	and.w	r3, r3, #12
 800b6ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b6cc:	4b56      	ldr	r3, [pc, #344]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	f003 0303 	and.w	r3, r3, #3
 800b6d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b6d6:	69bb      	ldr	r3, [r7, #24]
 800b6d8:	2b0c      	cmp	r3, #12
 800b6da:	d102      	bne.n	800b6e2 <HAL_RCC_OscConfig+0x136>
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	d002      	beq.n	800b6e8 <HAL_RCC_OscConfig+0x13c>
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	2b04      	cmp	r3, #4
 800b6e6:	d11f      	bne.n	800b728 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b6e8:	4b4f      	ldr	r3, [pc, #316]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d005      	beq.n	800b700 <HAL_RCC_OscConfig+0x154>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d101      	bne.n	800b700 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e25d      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b700:	4b49      	ldr	r3, [pc, #292]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	691b      	ldr	r3, [r3, #16]
 800b70c:	061b      	lsls	r3, r3, #24
 800b70e:	4946      	ldr	r1, [pc, #280]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b710:	4313      	orrs	r3, r2
 800b712:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b714:	4b45      	ldr	r3, [pc, #276]	@ (800b82c <HAL_RCC_OscConfig+0x280>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4618      	mov	r0, r3
 800b71a:	f7fa fd2f 	bl	800617c <HAL_InitTick>
 800b71e:	4603      	mov	r3, r0
 800b720:	2b00      	cmp	r3, #0
 800b722:	d043      	beq.n	800b7ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b724:	2301      	movs	r3, #1
 800b726:	e249      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d023      	beq.n	800b778 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b730:	4b3d      	ldr	r3, [pc, #244]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a3c      	ldr	r2, [pc, #240]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b73a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b73c:	f7fa fd6a 	bl	8006214 <HAL_GetTick>
 800b740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b742:	e008      	b.n	800b756 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b744:	f7fa fd66 	bl	8006214 <HAL_GetTick>
 800b748:	4602      	mov	r2, r0
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	1ad3      	subs	r3, r2, r3
 800b74e:	2b02      	cmp	r3, #2
 800b750:	d901      	bls.n	800b756 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b752:	2303      	movs	r3, #3
 800b754:	e232      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b756:	4b34      	ldr	r3, [pc, #208]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d0f0      	beq.n	800b744 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b762:	4b31      	ldr	r3, [pc, #196]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	691b      	ldr	r3, [r3, #16]
 800b76e:	061b      	lsls	r3, r3, #24
 800b770:	492d      	ldr	r1, [pc, #180]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b772:	4313      	orrs	r3, r2
 800b774:	604b      	str	r3, [r1, #4]
 800b776:	e01a      	b.n	800b7ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b778:	4b2b      	ldr	r3, [pc, #172]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	4a2a      	ldr	r2, [pc, #168]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b77e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b784:	f7fa fd46 	bl	8006214 <HAL_GetTick>
 800b788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b78a:	e008      	b.n	800b79e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b78c:	f7fa fd42 	bl	8006214 <HAL_GetTick>
 800b790:	4602      	mov	r2, r0
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	1ad3      	subs	r3, r2, r3
 800b796:	2b02      	cmp	r3, #2
 800b798:	d901      	bls.n	800b79e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b79a:	2303      	movs	r3, #3
 800b79c:	e20e      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b79e:	4b22      	ldr	r3, [pc, #136]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d1f0      	bne.n	800b78c <HAL_RCC_OscConfig+0x1e0>
 800b7aa:	e000      	b.n	800b7ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b7ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f003 0308 	and.w	r3, r3, #8
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d041      	beq.n	800b83e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	695b      	ldr	r3, [r3, #20]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d01c      	beq.n	800b7fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b7c2:	4b19      	ldr	r3, [pc, #100]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b7c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7c8:	4a17      	ldr	r2, [pc, #92]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b7ca:	f043 0301 	orr.w	r3, r3, #1
 800b7ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7d2:	f7fa fd1f 	bl	8006214 <HAL_GetTick>
 800b7d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b7d8:	e008      	b.n	800b7ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7da:	f7fa fd1b 	bl	8006214 <HAL_GetTick>
 800b7de:	4602      	mov	r2, r0
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	1ad3      	subs	r3, r2, r3
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	d901      	bls.n	800b7ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b7e8:	2303      	movs	r3, #3
 800b7ea:	e1e7      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b7ec:	4b0e      	ldr	r3, [pc, #56]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b7ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7f2:	f003 0302 	and.w	r3, r3, #2
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d0ef      	beq.n	800b7da <HAL_RCC_OscConfig+0x22e>
 800b7fa:	e020      	b.n	800b83e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b7fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b802:	4a09      	ldr	r2, [pc, #36]	@ (800b828 <HAL_RCC_OscConfig+0x27c>)
 800b804:	f023 0301 	bic.w	r3, r3, #1
 800b808:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b80c:	f7fa fd02 	bl	8006214 <HAL_GetTick>
 800b810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b812:	e00d      	b.n	800b830 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b814:	f7fa fcfe 	bl	8006214 <HAL_GetTick>
 800b818:	4602      	mov	r2, r0
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	1ad3      	subs	r3, r2, r3
 800b81e:	2b02      	cmp	r3, #2
 800b820:	d906      	bls.n	800b830 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b822:	2303      	movs	r3, #3
 800b824:	e1ca      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
 800b826:	bf00      	nop
 800b828:	40021000 	.word	0x40021000
 800b82c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b830:	4b8c      	ldr	r3, [pc, #560]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b832:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b836:	f003 0302 	and.w	r3, r3, #2
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d1ea      	bne.n	800b814 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f003 0304 	and.w	r3, r3, #4
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 80a6 	beq.w	800b998 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b84c:	2300      	movs	r3, #0
 800b84e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b850:	4b84      	ldr	r3, [pc, #528]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b854:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d101      	bne.n	800b860 <HAL_RCC_OscConfig+0x2b4>
 800b85c:	2301      	movs	r3, #1
 800b85e:	e000      	b.n	800b862 <HAL_RCC_OscConfig+0x2b6>
 800b860:	2300      	movs	r3, #0
 800b862:	2b00      	cmp	r3, #0
 800b864:	d00d      	beq.n	800b882 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b866:	4b7f      	ldr	r3, [pc, #508]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b86a:	4a7e      	ldr	r2, [pc, #504]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b86c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b870:	6593      	str	r3, [r2, #88]	@ 0x58
 800b872:	4b7c      	ldr	r3, [pc, #496]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b87a:	60fb      	str	r3, [r7, #12]
 800b87c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b87e:	2301      	movs	r3, #1
 800b880:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b882:	4b79      	ldr	r3, [pc, #484]	@ (800ba68 <HAL_RCC_OscConfig+0x4bc>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d118      	bne.n	800b8c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b88e:	4b76      	ldr	r3, [pc, #472]	@ (800ba68 <HAL_RCC_OscConfig+0x4bc>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4a75      	ldr	r2, [pc, #468]	@ (800ba68 <HAL_RCC_OscConfig+0x4bc>)
 800b894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b89a:	f7fa fcbb 	bl	8006214 <HAL_GetTick>
 800b89e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b8a0:	e008      	b.n	800b8b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8a2:	f7fa fcb7 	bl	8006214 <HAL_GetTick>
 800b8a6:	4602      	mov	r2, r0
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	1ad3      	subs	r3, r2, r3
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	d901      	bls.n	800b8b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b8b0:	2303      	movs	r3, #3
 800b8b2:	e183      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b8b4:	4b6c      	ldr	r3, [pc, #432]	@ (800ba68 <HAL_RCC_OscConfig+0x4bc>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d0f0      	beq.n	800b8a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	689b      	ldr	r3, [r3, #8]
 800b8c4:	2b01      	cmp	r3, #1
 800b8c6:	d108      	bne.n	800b8da <HAL_RCC_OscConfig+0x32e>
 800b8c8:	4b66      	ldr	r3, [pc, #408]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ce:	4a65      	ldr	r2, [pc, #404]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8d0:	f043 0301 	orr.w	r3, r3, #1
 800b8d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b8d8:	e024      	b.n	800b924 <HAL_RCC_OscConfig+0x378>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	689b      	ldr	r3, [r3, #8]
 800b8de:	2b05      	cmp	r3, #5
 800b8e0:	d110      	bne.n	800b904 <HAL_RCC_OscConfig+0x358>
 800b8e2:	4b60      	ldr	r3, [pc, #384]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8e8:	4a5e      	ldr	r2, [pc, #376]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8ea:	f043 0304 	orr.w	r3, r3, #4
 800b8ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b8f2:	4b5c      	ldr	r3, [pc, #368]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8f8:	4a5a      	ldr	r2, [pc, #360]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b8fa:	f043 0301 	orr.w	r3, r3, #1
 800b8fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b902:	e00f      	b.n	800b924 <HAL_RCC_OscConfig+0x378>
 800b904:	4b57      	ldr	r3, [pc, #348]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b90a:	4a56      	ldr	r2, [pc, #344]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b90c:	f023 0301 	bic.w	r3, r3, #1
 800b910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b914:	4b53      	ldr	r3, [pc, #332]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b91a:	4a52      	ldr	r2, [pc, #328]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b91c:	f023 0304 	bic.w	r3, r3, #4
 800b920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	689b      	ldr	r3, [r3, #8]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d016      	beq.n	800b95a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b92c:	f7fa fc72 	bl	8006214 <HAL_GetTick>
 800b930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b932:	e00a      	b.n	800b94a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b934:	f7fa fc6e 	bl	8006214 <HAL_GetTick>
 800b938:	4602      	mov	r2, r0
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	1ad3      	subs	r3, r2, r3
 800b93e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b942:	4293      	cmp	r3, r2
 800b944:	d901      	bls.n	800b94a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b946:	2303      	movs	r3, #3
 800b948:	e138      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b94a:	4b46      	ldr	r3, [pc, #280]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b94c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b950:	f003 0302 	and.w	r3, r3, #2
 800b954:	2b00      	cmp	r3, #0
 800b956:	d0ed      	beq.n	800b934 <HAL_RCC_OscConfig+0x388>
 800b958:	e015      	b.n	800b986 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b95a:	f7fa fc5b 	bl	8006214 <HAL_GetTick>
 800b95e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b960:	e00a      	b.n	800b978 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b962:	f7fa fc57 	bl	8006214 <HAL_GetTick>
 800b966:	4602      	mov	r2, r0
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	1ad3      	subs	r3, r2, r3
 800b96c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b970:	4293      	cmp	r3, r2
 800b972:	d901      	bls.n	800b978 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b974:	2303      	movs	r3, #3
 800b976:	e121      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b978:	4b3a      	ldr	r3, [pc, #232]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b97a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b97e:	f003 0302 	and.w	r3, r3, #2
 800b982:	2b00      	cmp	r3, #0
 800b984:	d1ed      	bne.n	800b962 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b986:	7ffb      	ldrb	r3, [r7, #31]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d105      	bne.n	800b998 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b98c:	4b35      	ldr	r3, [pc, #212]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b98e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b990:	4a34      	ldr	r2, [pc, #208]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b992:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b996:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f003 0320 	and.w	r3, r3, #32
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d03c      	beq.n	800ba1e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	699b      	ldr	r3, [r3, #24]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d01c      	beq.n	800b9e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b9ac:	4b2d      	ldr	r3, [pc, #180]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b9ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9b2:	4a2c      	ldr	r2, [pc, #176]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b9b4:	f043 0301 	orr.w	r3, r3, #1
 800b9b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9bc:	f7fa fc2a 	bl	8006214 <HAL_GetTick>
 800b9c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b9c2:	e008      	b.n	800b9d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b9c4:	f7fa fc26 	bl	8006214 <HAL_GetTick>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	1ad3      	subs	r3, r2, r3
 800b9ce:	2b02      	cmp	r3, #2
 800b9d0:	d901      	bls.n	800b9d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b9d2:	2303      	movs	r3, #3
 800b9d4:	e0f2      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b9d6:	4b23      	ldr	r3, [pc, #140]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b9d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9dc:	f003 0302 	and.w	r3, r3, #2
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d0ef      	beq.n	800b9c4 <HAL_RCC_OscConfig+0x418>
 800b9e4:	e01b      	b.n	800ba1e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b9e6:	4b1f      	ldr	r3, [pc, #124]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b9e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9ec:	4a1d      	ldr	r2, [pc, #116]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800b9ee:	f023 0301 	bic.w	r3, r3, #1
 800b9f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9f6:	f7fa fc0d 	bl	8006214 <HAL_GetTick>
 800b9fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b9fc:	e008      	b.n	800ba10 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b9fe:	f7fa fc09 	bl	8006214 <HAL_GetTick>
 800ba02:	4602      	mov	r2, r0
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	1ad3      	subs	r3, r2, r3
 800ba08:	2b02      	cmp	r3, #2
 800ba0a:	d901      	bls.n	800ba10 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ba0c:	2303      	movs	r3, #3
 800ba0e:	e0d5      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ba10:	4b14      	ldr	r3, [pc, #80]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800ba12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba16:	f003 0302 	and.w	r3, r3, #2
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1ef      	bne.n	800b9fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	69db      	ldr	r3, [r3, #28]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	f000 80c9 	beq.w	800bbba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ba28:	4b0e      	ldr	r3, [pc, #56]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	f003 030c 	and.w	r3, r3, #12
 800ba30:	2b0c      	cmp	r3, #12
 800ba32:	f000 8083 	beq.w	800bb3c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	69db      	ldr	r3, [r3, #28]
 800ba3a:	2b02      	cmp	r3, #2
 800ba3c:	d15e      	bne.n	800bafc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba3e:	4b09      	ldr	r3, [pc, #36]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4a08      	ldr	r2, [pc, #32]	@ (800ba64 <HAL_RCC_OscConfig+0x4b8>)
 800ba44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba4a:	f7fa fbe3 	bl	8006214 <HAL_GetTick>
 800ba4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ba50:	e00c      	b.n	800ba6c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba52:	f7fa fbdf 	bl	8006214 <HAL_GetTick>
 800ba56:	4602      	mov	r2, r0
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d905      	bls.n	800ba6c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e0ab      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
 800ba64:	40021000 	.word	0x40021000
 800ba68:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ba6c:	4b55      	ldr	r3, [pc, #340]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d1ec      	bne.n	800ba52 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ba78:	4b52      	ldr	r3, [pc, #328]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800ba7a:	68da      	ldr	r2, [r3, #12]
 800ba7c:	4b52      	ldr	r3, [pc, #328]	@ (800bbc8 <HAL_RCC_OscConfig+0x61c>)
 800ba7e:	4013      	ands	r3, r2
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	6a11      	ldr	r1, [r2, #32]
 800ba84:	687a      	ldr	r2, [r7, #4]
 800ba86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ba88:	3a01      	subs	r2, #1
 800ba8a:	0112      	lsls	r2, r2, #4
 800ba8c:	4311      	orrs	r1, r2
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ba92:	0212      	lsls	r2, r2, #8
 800ba94:	4311      	orrs	r1, r2
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ba9a:	0852      	lsrs	r2, r2, #1
 800ba9c:	3a01      	subs	r2, #1
 800ba9e:	0552      	lsls	r2, r2, #21
 800baa0:	4311      	orrs	r1, r2
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800baa6:	0852      	lsrs	r2, r2, #1
 800baa8:	3a01      	subs	r2, #1
 800baaa:	0652      	lsls	r2, r2, #25
 800baac:	4311      	orrs	r1, r2
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bab2:	06d2      	lsls	r2, r2, #27
 800bab4:	430a      	orrs	r2, r1
 800bab6:	4943      	ldr	r1, [pc, #268]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bab8:	4313      	orrs	r3, r2
 800baba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800babc:	4b41      	ldr	r3, [pc, #260]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a40      	ldr	r2, [pc, #256]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bac6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bac8:	4b3e      	ldr	r3, [pc, #248]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800baca:	68db      	ldr	r3, [r3, #12]
 800bacc:	4a3d      	ldr	r2, [pc, #244]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bad2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bad4:	f7fa fb9e 	bl	8006214 <HAL_GetTick>
 800bad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bada:	e008      	b.n	800baee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800badc:	f7fa fb9a 	bl	8006214 <HAL_GetTick>
 800bae0:	4602      	mov	r2, r0
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	1ad3      	subs	r3, r2, r3
 800bae6:	2b02      	cmp	r3, #2
 800bae8:	d901      	bls.n	800baee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800baea:	2303      	movs	r3, #3
 800baec:	e066      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800baee:	4b35      	ldr	r3, [pc, #212]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d0f0      	beq.n	800badc <HAL_RCC_OscConfig+0x530>
 800bafa:	e05e      	b.n	800bbba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bafc:	4b31      	ldr	r3, [pc, #196]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a30      	ldr	r2, [pc, #192]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bb02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb08:	f7fa fb84 	bl	8006214 <HAL_GetTick>
 800bb0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb0e:	e008      	b.n	800bb22 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb10:	f7fa fb80 	bl	8006214 <HAL_GetTick>
 800bb14:	4602      	mov	r2, r0
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	1ad3      	subs	r3, r2, r3
 800bb1a:	2b02      	cmp	r3, #2
 800bb1c:	d901      	bls.n	800bb22 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bb1e:	2303      	movs	r3, #3
 800bb20:	e04c      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb22:	4b28      	ldr	r3, [pc, #160]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d1f0      	bne.n	800bb10 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bb2e:	4b25      	ldr	r3, [pc, #148]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bb30:	68da      	ldr	r2, [r3, #12]
 800bb32:	4924      	ldr	r1, [pc, #144]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bb34:	4b25      	ldr	r3, [pc, #148]	@ (800bbcc <HAL_RCC_OscConfig+0x620>)
 800bb36:	4013      	ands	r3, r2
 800bb38:	60cb      	str	r3, [r1, #12]
 800bb3a:	e03e      	b.n	800bbba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	69db      	ldr	r3, [r3, #28]
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d101      	bne.n	800bb48 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e039      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800bb48:	4b1e      	ldr	r3, [pc, #120]	@ (800bbc4 <HAL_RCC_OscConfig+0x618>)
 800bb4a:	68db      	ldr	r3, [r3, #12]
 800bb4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	f003 0203 	and.w	r2, r3, #3
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6a1b      	ldr	r3, [r3, #32]
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d12c      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb66:	3b01      	subs	r3, #1
 800bb68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d123      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d11b      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d113      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb98:	085b      	lsrs	r3, r3, #1
 800bb9a:	3b01      	subs	r3, #1
 800bb9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bb9e:	429a      	cmp	r2, r3
 800bba0:	d109      	bne.n	800bbb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbac:	085b      	lsrs	r3, r3, #1
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d001      	beq.n	800bbba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e000      	b.n	800bbbc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800bbba:	2300      	movs	r3, #0
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3720      	adds	r7, #32
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	40021000 	.word	0x40021000
 800bbc8:	019f800c 	.word	0x019f800c
 800bbcc:	feeefffc 	.word	0xfeeefffc

0800bbd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b086      	sub	sp, #24
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d101      	bne.n	800bbe8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e11e      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bbe8:	4b91      	ldr	r3, [pc, #580]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f003 030f 	and.w	r3, r3, #15
 800bbf0:	683a      	ldr	r2, [r7, #0]
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	d910      	bls.n	800bc18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbf6:	4b8e      	ldr	r3, [pc, #568]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f023 020f 	bic.w	r2, r3, #15
 800bbfe:	498c      	ldr	r1, [pc, #560]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	4313      	orrs	r3, r2
 800bc04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc06:	4b8a      	ldr	r3, [pc, #552]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f003 030f 	and.w	r3, r3, #15
 800bc0e:	683a      	ldr	r2, [r7, #0]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d001      	beq.n	800bc18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bc14:	2301      	movs	r3, #1
 800bc16:	e106      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f003 0301 	and.w	r3, r3, #1
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d073      	beq.n	800bd0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	2b03      	cmp	r3, #3
 800bc2a:	d129      	bne.n	800bc80 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bc2c:	4b81      	ldr	r3, [pc, #516]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d101      	bne.n	800bc3c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800bc38:	2301      	movs	r3, #1
 800bc3a:	e0f4      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800bc3c:	f000 f99e 	bl	800bf7c <RCC_GetSysClockFreqFromPLLSource>
 800bc40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	4a7c      	ldr	r2, [pc, #496]	@ (800be38 <HAL_RCC_ClockConfig+0x268>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d93f      	bls.n	800bcca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bc4a:	4b7a      	ldr	r3, [pc, #488]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d009      	beq.n	800bc6a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d033      	beq.n	800bcca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d12f      	bne.n	800bcca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bc6a:	4b72      	ldr	r3, [pc, #456]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc72:	4a70      	ldr	r2, [pc, #448]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bc7a:	2380      	movs	r3, #128	@ 0x80
 800bc7c:	617b      	str	r3, [r7, #20]
 800bc7e:	e024      	b.n	800bcca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	d107      	bne.n	800bc98 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bc88:	4b6a      	ldr	r3, [pc, #424]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d109      	bne.n	800bca8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bc94:	2301      	movs	r3, #1
 800bc96:	e0c6      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bc98:	4b66      	ldr	r3, [pc, #408]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d101      	bne.n	800bca8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bca4:	2301      	movs	r3, #1
 800bca6:	e0be      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bca8:	f000 f8ce 	bl	800be48 <HAL_RCC_GetSysClockFreq>
 800bcac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	4a61      	ldr	r2, [pc, #388]	@ (800be38 <HAL_RCC_ClockConfig+0x268>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d909      	bls.n	800bcca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bcb6:	4b5f      	ldr	r3, [pc, #380]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bcbe:	4a5d      	ldr	r2, [pc, #372]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bcc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcc4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bcc6:	2380      	movs	r3, #128	@ 0x80
 800bcc8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bcca:	4b5a      	ldr	r3, [pc, #360]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bccc:	689b      	ldr	r3, [r3, #8]
 800bcce:	f023 0203 	bic.w	r2, r3, #3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	685b      	ldr	r3, [r3, #4]
 800bcd6:	4957      	ldr	r1, [pc, #348]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcdc:	f7fa fa9a 	bl	8006214 <HAL_GetTick>
 800bce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bce2:	e00a      	b.n	800bcfa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bce4:	f7fa fa96 	bl	8006214 <HAL_GetTick>
 800bce8:	4602      	mov	r2, r0
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	1ad3      	subs	r3, r2, r3
 800bcee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d901      	bls.n	800bcfa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	e095      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcfa:	4b4e      	ldr	r3, [pc, #312]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bcfc:	689b      	ldr	r3, [r3, #8]
 800bcfe:	f003 020c 	and.w	r2, r3, #12
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	009b      	lsls	r3, r3, #2
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d1eb      	bne.n	800bce4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 0302 	and.w	r3, r3, #2
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d023      	beq.n	800bd60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	f003 0304 	and.w	r3, r3, #4
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d005      	beq.n	800bd30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bd24:	4b43      	ldr	r3, [pc, #268]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd26:	689b      	ldr	r3, [r3, #8]
 800bd28:	4a42      	ldr	r2, [pc, #264]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bd2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f003 0308 	and.w	r3, r3, #8
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d007      	beq.n	800bd4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bd3c:	4b3d      	ldr	r3, [pc, #244]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd3e:	689b      	ldr	r3, [r3, #8]
 800bd40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bd44:	4a3b      	ldr	r2, [pc, #236]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bd4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bd4c:	4b39      	ldr	r3, [pc, #228]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd4e:	689b      	ldr	r3, [r3, #8]
 800bd50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	4936      	ldr	r1, [pc, #216]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	608b      	str	r3, [r1, #8]
 800bd5e:	e008      	b.n	800bd72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	2b80      	cmp	r3, #128	@ 0x80
 800bd64:	d105      	bne.n	800bd72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bd66:	4b33      	ldr	r3, [pc, #204]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd68:	689b      	ldr	r3, [r3, #8]
 800bd6a:	4a32      	ldr	r2, [pc, #200]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bd6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bd72:	4b2f      	ldr	r3, [pc, #188]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f003 030f 	and.w	r3, r3, #15
 800bd7a:	683a      	ldr	r2, [r7, #0]
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d21d      	bcs.n	800bdbc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd80:	4b2b      	ldr	r3, [pc, #172]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f023 020f 	bic.w	r2, r3, #15
 800bd88:	4929      	ldr	r1, [pc, #164]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bd90:	f7fa fa40 	bl	8006214 <HAL_GetTick>
 800bd94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd96:	e00a      	b.n	800bdae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bd98:	f7fa fa3c 	bl	8006214 <HAL_GetTick>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	1ad3      	subs	r3, r2, r3
 800bda2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d901      	bls.n	800bdae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800bdaa:	2303      	movs	r3, #3
 800bdac:	e03b      	b.n	800be26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bdae:	4b20      	ldr	r3, [pc, #128]	@ (800be30 <HAL_RCC_ClockConfig+0x260>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f003 030f 	and.w	r3, r3, #15
 800bdb6:	683a      	ldr	r2, [r7, #0]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d1ed      	bne.n	800bd98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f003 0304 	and.w	r3, r3, #4
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d008      	beq.n	800bdda <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bdc8:	4b1a      	ldr	r3, [pc, #104]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	68db      	ldr	r3, [r3, #12]
 800bdd4:	4917      	ldr	r1, [pc, #92]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f003 0308 	and.w	r3, r3, #8
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d009      	beq.n	800bdfa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bde6:	4b13      	ldr	r3, [pc, #76]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bde8:	689b      	ldr	r3, [r3, #8]
 800bdea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	691b      	ldr	r3, [r3, #16]
 800bdf2:	00db      	lsls	r3, r3, #3
 800bdf4:	490f      	ldr	r1, [pc, #60]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bdfa:	f000 f825 	bl	800be48 <HAL_RCC_GetSysClockFreq>
 800bdfe:	4602      	mov	r2, r0
 800be00:	4b0c      	ldr	r3, [pc, #48]	@ (800be34 <HAL_RCC_ClockConfig+0x264>)
 800be02:	689b      	ldr	r3, [r3, #8]
 800be04:	091b      	lsrs	r3, r3, #4
 800be06:	f003 030f 	and.w	r3, r3, #15
 800be0a:	490c      	ldr	r1, [pc, #48]	@ (800be3c <HAL_RCC_ClockConfig+0x26c>)
 800be0c:	5ccb      	ldrb	r3, [r1, r3]
 800be0e:	f003 031f 	and.w	r3, r3, #31
 800be12:	fa22 f303 	lsr.w	r3, r2, r3
 800be16:	4a0a      	ldr	r2, [pc, #40]	@ (800be40 <HAL_RCC_ClockConfig+0x270>)
 800be18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800be1a:	4b0a      	ldr	r3, [pc, #40]	@ (800be44 <HAL_RCC_ClockConfig+0x274>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fa f9ac 	bl	800617c <HAL_InitTick>
 800be24:	4603      	mov	r3, r0
}
 800be26:	4618      	mov	r0, r3
 800be28:	3718      	adds	r7, #24
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}
 800be2e:	bf00      	nop
 800be30:	40022000 	.word	0x40022000
 800be34:	40021000 	.word	0x40021000
 800be38:	04c4b400 	.word	0x04c4b400
 800be3c:	08016afc 	.word	0x08016afc
 800be40:	20000004 	.word	0x20000004
 800be44:	20000008 	.word	0x20000008

0800be48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800be48:	b480      	push	{r7}
 800be4a:	b087      	sub	sp, #28
 800be4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800be4e:	4b2c      	ldr	r3, [pc, #176]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be50:	689b      	ldr	r3, [r3, #8]
 800be52:	f003 030c 	and.w	r3, r3, #12
 800be56:	2b04      	cmp	r3, #4
 800be58:	d102      	bne.n	800be60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800be5a:	4b2a      	ldr	r3, [pc, #168]	@ (800bf04 <HAL_RCC_GetSysClockFreq+0xbc>)
 800be5c:	613b      	str	r3, [r7, #16]
 800be5e:	e047      	b.n	800bef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800be60:	4b27      	ldr	r3, [pc, #156]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be62:	689b      	ldr	r3, [r3, #8]
 800be64:	f003 030c 	and.w	r3, r3, #12
 800be68:	2b08      	cmp	r3, #8
 800be6a:	d102      	bne.n	800be72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800be6c:	4b26      	ldr	r3, [pc, #152]	@ (800bf08 <HAL_RCC_GetSysClockFreq+0xc0>)
 800be6e:	613b      	str	r3, [r7, #16]
 800be70:	e03e      	b.n	800bef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800be72:	4b23      	ldr	r3, [pc, #140]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	f003 030c 	and.w	r3, r3, #12
 800be7a:	2b0c      	cmp	r3, #12
 800be7c:	d136      	bne.n	800beec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800be7e:	4b20      	ldr	r3, [pc, #128]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	f003 0303 	and.w	r3, r3, #3
 800be86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800be88:	4b1d      	ldr	r3, [pc, #116]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800be8a:	68db      	ldr	r3, [r3, #12]
 800be8c:	091b      	lsrs	r3, r3, #4
 800be8e:	f003 030f 	and.w	r3, r3, #15
 800be92:	3301      	adds	r3, #1
 800be94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	2b03      	cmp	r3, #3
 800be9a:	d10c      	bne.n	800beb6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800be9c:	4a1a      	ldr	r2, [pc, #104]	@ (800bf08 <HAL_RCC_GetSysClockFreq+0xc0>)
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bea4:	4a16      	ldr	r2, [pc, #88]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bea6:	68d2      	ldr	r2, [r2, #12]
 800bea8:	0a12      	lsrs	r2, r2, #8
 800beaa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800beae:	fb02 f303 	mul.w	r3, r2, r3
 800beb2:	617b      	str	r3, [r7, #20]
      break;
 800beb4:	e00c      	b.n	800bed0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800beb6:	4a13      	ldr	r2, [pc, #76]	@ (800bf04 <HAL_RCC_GetSysClockFreq+0xbc>)
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	fbb2 f3f3 	udiv	r3, r2, r3
 800bebe:	4a10      	ldr	r2, [pc, #64]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bec0:	68d2      	ldr	r2, [r2, #12]
 800bec2:	0a12      	lsrs	r2, r2, #8
 800bec4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bec8:	fb02 f303 	mul.w	r3, r2, r3
 800becc:	617b      	str	r3, [r7, #20]
      break;
 800bece:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bed0:	4b0b      	ldr	r3, [pc, #44]	@ (800bf00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bed2:	68db      	ldr	r3, [r3, #12]
 800bed4:	0e5b      	lsrs	r3, r3, #25
 800bed6:	f003 0303 	and.w	r3, r3, #3
 800beda:	3301      	adds	r3, #1
 800bedc:	005b      	lsls	r3, r3, #1
 800bede:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800bee0:	697a      	ldr	r2, [r7, #20]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bee8:	613b      	str	r3, [r7, #16]
 800beea:	e001      	b.n	800bef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800beec:	2300      	movs	r3, #0
 800beee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bef0:	693b      	ldr	r3, [r7, #16]
}
 800bef2:	4618      	mov	r0, r3
 800bef4:	371c      	adds	r7, #28
 800bef6:	46bd      	mov	sp, r7
 800bef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befc:	4770      	bx	lr
 800befe:	bf00      	nop
 800bf00:	40021000 	.word	0x40021000
 800bf04:	00f42400 	.word	0x00f42400
 800bf08:	007a1200 	.word	0x007a1200

0800bf0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bf10:	4b03      	ldr	r3, [pc, #12]	@ (800bf20 <HAL_RCC_GetHCLKFreq+0x14>)
 800bf12:	681b      	ldr	r3, [r3, #0]
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	20000004 	.word	0x20000004

0800bf24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bf28:	f7ff fff0 	bl	800bf0c <HAL_RCC_GetHCLKFreq>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	4b06      	ldr	r3, [pc, #24]	@ (800bf48 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	0a1b      	lsrs	r3, r3, #8
 800bf34:	f003 0307 	and.w	r3, r3, #7
 800bf38:	4904      	ldr	r1, [pc, #16]	@ (800bf4c <HAL_RCC_GetPCLK1Freq+0x28>)
 800bf3a:	5ccb      	ldrb	r3, [r1, r3]
 800bf3c:	f003 031f 	and.w	r3, r3, #31
 800bf40:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	bd80      	pop	{r7, pc}
 800bf48:	40021000 	.word	0x40021000
 800bf4c:	08016b0c 	.word	0x08016b0c

0800bf50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bf54:	f7ff ffda 	bl	800bf0c <HAL_RCC_GetHCLKFreq>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	4b06      	ldr	r3, [pc, #24]	@ (800bf74 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bf5c:	689b      	ldr	r3, [r3, #8]
 800bf5e:	0adb      	lsrs	r3, r3, #11
 800bf60:	f003 0307 	and.w	r3, r3, #7
 800bf64:	4904      	ldr	r1, [pc, #16]	@ (800bf78 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bf66:	5ccb      	ldrb	r3, [r1, r3]
 800bf68:	f003 031f 	and.w	r3, r3, #31
 800bf6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	40021000 	.word	0x40021000
 800bf78:	08016b0c 	.word	0x08016b0c

0800bf7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bf82:	4b1e      	ldr	r3, [pc, #120]	@ (800bffc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bf84:	68db      	ldr	r3, [r3, #12]
 800bf86:	f003 0303 	and.w	r3, r3, #3
 800bf8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bf8c:	4b1b      	ldr	r3, [pc, #108]	@ (800bffc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bf8e:	68db      	ldr	r3, [r3, #12]
 800bf90:	091b      	lsrs	r3, r3, #4
 800bf92:	f003 030f 	and.w	r3, r3, #15
 800bf96:	3301      	adds	r3, #1
 800bf98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	2b03      	cmp	r3, #3
 800bf9e:	d10c      	bne.n	800bfba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bfa0:	4a17      	ldr	r2, [pc, #92]	@ (800c000 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfa8:	4a14      	ldr	r2, [pc, #80]	@ (800bffc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bfaa:	68d2      	ldr	r2, [r2, #12]
 800bfac:	0a12      	lsrs	r2, r2, #8
 800bfae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bfb2:	fb02 f303 	mul.w	r3, r2, r3
 800bfb6:	617b      	str	r3, [r7, #20]
    break;
 800bfb8:	e00c      	b.n	800bfd4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bfba:	4a12      	ldr	r2, [pc, #72]	@ (800c004 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfc2:	4a0e      	ldr	r2, [pc, #56]	@ (800bffc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bfc4:	68d2      	ldr	r2, [r2, #12]
 800bfc6:	0a12      	lsrs	r2, r2, #8
 800bfc8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bfcc:	fb02 f303 	mul.w	r3, r2, r3
 800bfd0:	617b      	str	r3, [r7, #20]
    break;
 800bfd2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bfd4:	4b09      	ldr	r3, [pc, #36]	@ (800bffc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bfd6:	68db      	ldr	r3, [r3, #12]
 800bfd8:	0e5b      	lsrs	r3, r3, #25
 800bfda:	f003 0303 	and.w	r3, r3, #3
 800bfde:	3301      	adds	r3, #1
 800bfe0:	005b      	lsls	r3, r3, #1
 800bfe2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800bfe4:	697a      	ldr	r2, [r7, #20]
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800bfee:	687b      	ldr	r3, [r7, #4]
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	371c      	adds	r7, #28
 800bff4:	46bd      	mov	sp, r7
 800bff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffa:	4770      	bx	lr
 800bffc:	40021000 	.word	0x40021000
 800c000:	007a1200 	.word	0x007a1200
 800c004:	00f42400 	.word	0x00f42400

0800c008 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b086      	sub	sp, #24
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c010:	2300      	movs	r3, #0
 800c012:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c014:	2300      	movs	r3, #0
 800c016:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 8098 	beq.w	800c156 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c026:	2300      	movs	r3, #0
 800c028:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c02a:	4b43      	ldr	r3, [pc, #268]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c02c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c02e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c032:	2b00      	cmp	r3, #0
 800c034:	d10d      	bne.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c036:	4b40      	ldr	r3, [pc, #256]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c03a:	4a3f      	ldr	r2, [pc, #252]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c03c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c040:	6593      	str	r3, [r2, #88]	@ 0x58
 800c042:	4b3d      	ldr	r3, [pc, #244]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c04a:	60bb      	str	r3, [r7, #8]
 800c04c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c04e:	2301      	movs	r3, #1
 800c050:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c052:	4b3a      	ldr	r3, [pc, #232]	@ (800c13c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a39      	ldr	r2, [pc, #228]	@ (800c13c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c05c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c05e:	f7fa f8d9 	bl	8006214 <HAL_GetTick>
 800c062:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c064:	e009      	b.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c066:	f7fa f8d5 	bl	8006214 <HAL_GetTick>
 800c06a:	4602      	mov	r2, r0
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	1ad3      	subs	r3, r2, r3
 800c070:	2b02      	cmp	r3, #2
 800c072:	d902      	bls.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c074:	2303      	movs	r3, #3
 800c076:	74fb      	strb	r3, [r7, #19]
        break;
 800c078:	e005      	b.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c07a:	4b30      	ldr	r3, [pc, #192]	@ (800c13c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c082:	2b00      	cmp	r3, #0
 800c084:	d0ef      	beq.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c086:	7cfb      	ldrb	r3, [r7, #19]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d159      	bne.n	800c140 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c08c:	4b2a      	ldr	r3, [pc, #168]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c08e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c096:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d01e      	beq.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0a2:	697a      	ldr	r2, [r7, #20]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d019      	beq.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c0a8:	4b23      	ldr	r3, [pc, #140]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c0b4:	4b20      	ldr	r3, [pc, #128]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ba:	4a1f      	ldr	r2, [pc, #124]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c0c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c0c4:	4b1c      	ldr	r3, [pc, #112]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ca:	4a1b      	ldr	r2, [pc, #108]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c0d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c0d4:	4a18      	ldr	r2, [pc, #96]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	f003 0301 	and.w	r3, r3, #1
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d016      	beq.n	800c114 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0e6:	f7fa f895 	bl	8006214 <HAL_GetTick>
 800c0ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0ec:	e00b      	b.n	800c106 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0ee:	f7fa f891 	bl	8006214 <HAL_GetTick>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	1ad3      	subs	r3, r2, r3
 800c0f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d902      	bls.n	800c106 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c100:	2303      	movs	r3, #3
 800c102:	74fb      	strb	r3, [r7, #19]
            break;
 800c104:	e006      	b.n	800c114 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c106:	4b0c      	ldr	r3, [pc, #48]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c10c:	f003 0302 	and.w	r3, r3, #2
 800c110:	2b00      	cmp	r3, #0
 800c112:	d0ec      	beq.n	800c0ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c114:	7cfb      	ldrb	r3, [r7, #19]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d10b      	bne.n	800c132 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c11a:	4b07      	ldr	r3, [pc, #28]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c11c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c120:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c128:	4903      	ldr	r1, [pc, #12]	@ (800c138 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c12a:	4313      	orrs	r3, r2
 800c12c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c130:	e008      	b.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c132:	7cfb      	ldrb	r3, [r7, #19]
 800c134:	74bb      	strb	r3, [r7, #18]
 800c136:	e005      	b.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c138:	40021000 	.word	0x40021000
 800c13c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c140:	7cfb      	ldrb	r3, [r7, #19]
 800c142:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c144:	7c7b      	ldrb	r3, [r7, #17]
 800c146:	2b01      	cmp	r3, #1
 800c148:	d105      	bne.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c14a:	4ba6      	ldr	r3, [pc, #664]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c14c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c14e:	4aa5      	ldr	r2, [pc, #660]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c154:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f003 0301 	and.w	r3, r3, #1
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00a      	beq.n	800c178 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c162:	4ba0      	ldr	r3, [pc, #640]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c168:	f023 0203 	bic.w	r2, r3, #3
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	499c      	ldr	r1, [pc, #624]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c172:	4313      	orrs	r3, r2
 800c174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f003 0302 	and.w	r3, r3, #2
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00a      	beq.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c184:	4b97      	ldr	r3, [pc, #604]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c18a:	f023 020c 	bic.w	r2, r3, #12
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	689b      	ldr	r3, [r3, #8]
 800c192:	4994      	ldr	r1, [pc, #592]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c194:	4313      	orrs	r3, r2
 800c196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f003 0304 	and.w	r3, r3, #4
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d00a      	beq.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c1a6:	4b8f      	ldr	r3, [pc, #572]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	68db      	ldr	r3, [r3, #12]
 800c1b4:	498b      	ldr	r1, [pc, #556]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f003 0308 	and.w	r3, r3, #8
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00a      	beq.n	800c1de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c1c8:	4b86      	ldr	r3, [pc, #536]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	4983      	ldr	r1, [pc, #524]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f003 0320 	and.w	r3, r3, #32
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d00a      	beq.n	800c200 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c1ea:	4b7e      	ldr	r3, [pc, #504]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	695b      	ldr	r3, [r3, #20]
 800c1f8:	497a      	ldr	r1, [pc, #488]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00a      	beq.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c20c:	4b75      	ldr	r3, [pc, #468]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c212:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	699b      	ldr	r3, [r3, #24]
 800c21a:	4972      	ldr	r1, [pc, #456]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c21c:	4313      	orrs	r3, r2
 800c21e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00a      	beq.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c22e:	4b6d      	ldr	r3, [pc, #436]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c234:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	69db      	ldr	r3, [r3, #28]
 800c23c:	4969      	ldr	r1, [pc, #420]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c23e:	4313      	orrs	r3, r2
 800c240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d00a      	beq.n	800c266 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c250:	4b64      	ldr	r3, [pc, #400]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c256:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6a1b      	ldr	r3, [r3, #32]
 800c25e:	4961      	ldr	r1, [pc, #388]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c260:	4313      	orrs	r3, r2
 800c262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00a      	beq.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c272:	4b5c      	ldr	r3, [pc, #368]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c278:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c280:	4958      	ldr	r1, [pc, #352]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c282:	4313      	orrs	r3, r2
 800c284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c290:	2b00      	cmp	r3, #0
 800c292:	d015      	beq.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c294:	4b53      	ldr	r3, [pc, #332]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c29a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2a2:	4950      	ldr	r1, [pc, #320]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c2b2:	d105      	bne.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c2b4:	4b4b      	ldr	r3, [pc, #300]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	4a4a      	ldr	r2, [pc, #296]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2be:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d015      	beq.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c2cc:	4b45      	ldr	r3, [pc, #276]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2da:	4942      	ldr	r1, [pc, #264]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c2ea:	d105      	bne.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c2ec:	4b3d      	ldr	r3, [pc, #244]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	4a3c      	ldr	r2, [pc, #240]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c2f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2f6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c300:	2b00      	cmp	r3, #0
 800c302:	d015      	beq.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c304:	4b37      	ldr	r3, [pc, #220]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c30a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c312:	4934      	ldr	r1, [pc, #208]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c314:	4313      	orrs	r3, r2
 800c316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c31e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c322:	d105      	bne.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c324:	4b2f      	ldr	r3, [pc, #188]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c326:	68db      	ldr	r3, [r3, #12]
 800c328:	4a2e      	ldr	r2, [pc, #184]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c32a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c32e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d015      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c33c:	4b29      	ldr	r3, [pc, #164]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c33e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c342:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c34a:	4926      	ldr	r1, [pc, #152]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c34c:	4313      	orrs	r3, r2
 800c34e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c356:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c35a:	d105      	bne.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c35c:	4b21      	ldr	r3, [pc, #132]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c35e:	68db      	ldr	r3, [r3, #12]
 800c360:	4a20      	ldr	r2, [pc, #128]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c362:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c366:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c370:	2b00      	cmp	r3, #0
 800c372:	d015      	beq.n	800c3a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c374:	4b1b      	ldr	r3, [pc, #108]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c37a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c382:	4918      	ldr	r1, [pc, #96]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c384:	4313      	orrs	r3, r2
 800c386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c38e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c392:	d105      	bne.n	800c3a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c394:	4b13      	ldr	r3, [pc, #76]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	4a12      	ldr	r2, [pc, #72]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c39a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c39e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d015      	beq.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c3ac:	4b0d      	ldr	r3, [pc, #52]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3ba:	490a      	ldr	r1, [pc, #40]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3bc:	4313      	orrs	r3, r2
 800c3be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3ca:	d105      	bne.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c3cc:	4b05      	ldr	r3, [pc, #20]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3ce:	68db      	ldr	r3, [r3, #12]
 800c3d0:	4a04      	ldr	r2, [pc, #16]	@ (800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c3d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c3d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c3d8:	7cbb      	ldrb	r3, [r7, #18]
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3718      	adds	r7, #24
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	40021000 	.word	0x40021000

0800c3e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e09d      	b.n	800c536 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d108      	bne.n	800c414 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c40a:	d009      	beq.n	800c420 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2200      	movs	r2, #0
 800c410:	61da      	str	r2, [r3, #28]
 800c412:	e005      	b.n	800c420 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2200      	movs	r2, #0
 800c418:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2200      	movs	r2, #0
 800c41e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2200      	movs	r2, #0
 800c424:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c42c:	b2db      	uxtb	r3, r3
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d106      	bne.n	800c440 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f7f7 fb6a 	bl	8003b14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	2202      	movs	r2, #2
 800c444:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	681a      	ldr	r2, [r3, #0]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c456:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	68db      	ldr	r3, [r3, #12]
 800c45c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c460:	d902      	bls.n	800c468 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c462:	2300      	movs	r3, #0
 800c464:	60fb      	str	r3, [r7, #12]
 800c466:	e002      	b.n	800c46e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c468:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c46c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	68db      	ldr	r3, [r3, #12]
 800c472:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c476:	d007      	beq.n	800c488 <HAL_SPI_Init+0xa0>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c480:	d002      	beq.n	800c488 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2200      	movs	r2, #0
 800c486:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	689b      	ldr	r3, [r3, #8]
 800c494:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c498:	431a      	orrs	r2, r3
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	691b      	ldr	r3, [r3, #16]
 800c49e:	f003 0302 	and.w	r3, r3, #2
 800c4a2:	431a      	orrs	r2, r3
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	695b      	ldr	r3, [r3, #20]
 800c4a8:	f003 0301 	and.w	r3, r3, #1
 800c4ac:	431a      	orrs	r2, r3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	699b      	ldr	r3, [r3, #24]
 800c4b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c4b6:	431a      	orrs	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	69db      	ldr	r3, [r3, #28]
 800c4bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c4c0:	431a      	orrs	r2, r3
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6a1b      	ldr	r3, [r3, #32]
 800c4c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4ca:	ea42 0103 	orr.w	r1, r2, r3
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	430a      	orrs	r2, r1
 800c4dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	699b      	ldr	r3, [r3, #24]
 800c4e2:	0c1b      	lsrs	r3, r3, #16
 800c4e4:	f003 0204 	and.w	r2, r3, #4
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ec:	f003 0310 	and.w	r3, r3, #16
 800c4f0:	431a      	orrs	r2, r3
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4f6:	f003 0308 	and.w	r3, r3, #8
 800c4fa:	431a      	orrs	r2, r3
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c504:	ea42 0103 	orr.w	r1, r2, r3
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	430a      	orrs	r2, r1
 800c514:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	69da      	ldr	r2, [r3, #28]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c524:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2200      	movs	r2, #0
 800c52a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2201      	movs	r2, #1
 800c530:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c534:	2300      	movs	r3, #0
}
 800c536:	4618      	mov	r0, r3
 800c538:	3710      	adds	r7, #16
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}

0800c53e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c53e:	b580      	push	{r7, lr}
 800c540:	b082      	sub	sp, #8
 800c542:	af00      	add	r7, sp, #0
 800c544:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d101      	bne.n	800c550 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c54c:	2301      	movs	r3, #1
 800c54e:	e042      	b.n	800c5d6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c556:	2b00      	cmp	r3, #0
 800c558:	d106      	bne.n	800c568 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2200      	movs	r2, #0
 800c55e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f7f7 fb36 	bl	8003bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2224      	movs	r2, #36	@ 0x24
 800c56c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	681a      	ldr	r2, [r3, #0]
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f022 0201 	bic.w	r2, r2, #1
 800c57e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c584:	2b00      	cmp	r3, #0
 800c586:	d002      	beq.n	800c58e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f000 fedf 	bl	800d34c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 fc10 	bl	800cdb4 <UART_SetConfig>
 800c594:	4603      	mov	r3, r0
 800c596:	2b01      	cmp	r3, #1
 800c598:	d101      	bne.n	800c59e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c59a:	2301      	movs	r3, #1
 800c59c:	e01b      	b.n	800c5d6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	685a      	ldr	r2, [r3, #4]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c5ac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	689a      	ldr	r2, [r3, #8]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c5bc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	681a      	ldr	r2, [r3, #0]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f042 0201 	orr.w	r2, r2, #1
 800c5cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f000 ff5e 	bl	800d490 <UART_CheckIdleState>
 800c5d4:	4603      	mov	r3, r0
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3708      	adds	r7, #8
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
	...

0800c5e0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08a      	sub	sp, #40	@ 0x28
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	4613      	mov	r3, r2
 800c5ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5f4:	2b20      	cmp	r3, #32
 800c5f6:	d167      	bne.n	800c6c8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d002      	beq.n	800c604 <HAL_UART_Transmit_DMA+0x24>
 800c5fe:	88fb      	ldrh	r3, [r7, #6]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d101      	bne.n	800c608 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c604:	2301      	movs	r3, #1
 800c606:	e060      	b.n	800c6ca <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	88fa      	ldrh	r2, [r7, #6]
 800c612:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	88fa      	ldrh	r2, [r7, #6]
 800c61a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	2200      	movs	r2, #0
 800c622:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	2221      	movs	r2, #33	@ 0x21
 800c62a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c632:	2b00      	cmp	r3, #0
 800c634:	d028      	beq.n	800c688 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c63a:	4a26      	ldr	r2, [pc, #152]	@ (800c6d4 <HAL_UART_Transmit_DMA+0xf4>)
 800c63c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c642:	4a25      	ldr	r2, [pc, #148]	@ (800c6d8 <HAL_UART_Transmit_DMA+0xf8>)
 800c644:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c64a:	4a24      	ldr	r2, [pc, #144]	@ (800c6dc <HAL_UART_Transmit_DMA+0xfc>)
 800c64c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c652:	2200      	movs	r2, #0
 800c654:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c65e:	4619      	mov	r1, r3
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	3328      	adds	r3, #40	@ 0x28
 800c666:	461a      	mov	r2, r3
 800c668:	88fb      	ldrh	r3, [r7, #6]
 800c66a:	f7fb fe5f 	bl	800832c <HAL_DMA_Start_IT>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	d009      	beq.n	800c688 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	2210      	movs	r2, #16
 800c678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2220      	movs	r2, #32
 800c680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c684:	2301      	movs	r3, #1
 800c686:	e020      	b.n	800c6ca <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2240      	movs	r2, #64	@ 0x40
 800c68e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	3308      	adds	r3, #8
 800c696:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c698:	697b      	ldr	r3, [r7, #20]
 800c69a:	e853 3f00 	ldrex	r3, [r3]
 800c69e:	613b      	str	r3, [r7, #16]
   return(result);
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	3308      	adds	r3, #8
 800c6ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6b0:	623a      	str	r2, [r7, #32]
 800c6b2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6b4:	69f9      	ldr	r1, [r7, #28]
 800c6b6:	6a3a      	ldr	r2, [r7, #32]
 800c6b8:	e841 2300 	strex	r3, r2, [r1]
 800c6bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d1e5      	bne.n	800c690 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	e000      	b.n	800c6ca <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c6c8:	2302      	movs	r3, #2
  }
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3728      	adds	r7, #40	@ 0x28
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	0800d95b 	.word	0x0800d95b
 800c6d8:	0800d9f5 	.word	0x0800d9f5
 800c6dc:	0800db7b 	.word	0x0800db7b

0800c6e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b0ba      	sub	sp, #232	@ 0xe8
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	69db      	ldr	r3, [r3, #28]
 800c6ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c706:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c70a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c70e:	4013      	ands	r3, r2
 800c710:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c714:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d11b      	bne.n	800c754 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c71c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c720:	f003 0320 	and.w	r3, r3, #32
 800c724:	2b00      	cmp	r3, #0
 800c726:	d015      	beq.n	800c754 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c72c:	f003 0320 	and.w	r3, r3, #32
 800c730:	2b00      	cmp	r3, #0
 800c732:	d105      	bne.n	800c740 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d009      	beq.n	800c754 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c744:	2b00      	cmp	r3, #0
 800c746:	f000 8300 	beq.w	800cd4a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	4798      	blx	r3
      }
      return;
 800c752:	e2fa      	b.n	800cd4a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c754:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c758:	2b00      	cmp	r3, #0
 800c75a:	f000 8123 	beq.w	800c9a4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c75e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c762:	4b8d      	ldr	r3, [pc, #564]	@ (800c998 <HAL_UART_IRQHandler+0x2b8>)
 800c764:	4013      	ands	r3, r2
 800c766:	2b00      	cmp	r3, #0
 800c768:	d106      	bne.n	800c778 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c76a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c76e:	4b8b      	ldr	r3, [pc, #556]	@ (800c99c <HAL_UART_IRQHandler+0x2bc>)
 800c770:	4013      	ands	r3, r2
 800c772:	2b00      	cmp	r3, #0
 800c774:	f000 8116 	beq.w	800c9a4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c77c:	f003 0301 	and.w	r3, r3, #1
 800c780:	2b00      	cmp	r3, #0
 800c782:	d011      	beq.n	800c7a8 <HAL_UART_IRQHandler+0xc8>
 800c784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00b      	beq.n	800c7a8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	2201      	movs	r2, #1
 800c796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79e:	f043 0201 	orr.w	r2, r3, #1
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7ac:	f003 0302 	and.w	r3, r3, #2
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d011      	beq.n	800c7d8 <HAL_UART_IRQHandler+0xf8>
 800c7b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7b8:	f003 0301 	and.w	r3, r3, #1
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d00b      	beq.n	800c7d8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2202      	movs	r2, #2
 800c7c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7ce:	f043 0204 	orr.w	r2, r3, #4
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7dc:	f003 0304 	and.w	r3, r3, #4
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d011      	beq.n	800c808 <HAL_UART_IRQHandler+0x128>
 800c7e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7e8:	f003 0301 	and.w	r3, r3, #1
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00b      	beq.n	800c808 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2204      	movs	r2, #4
 800c7f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7fe:	f043 0202 	orr.w	r2, r3, #2
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c80c:	f003 0308 	and.w	r3, r3, #8
 800c810:	2b00      	cmp	r3, #0
 800c812:	d017      	beq.n	800c844 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c818:	f003 0320 	and.w	r3, r3, #32
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d105      	bne.n	800c82c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c820:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c824:	4b5c      	ldr	r3, [pc, #368]	@ (800c998 <HAL_UART_IRQHandler+0x2b8>)
 800c826:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d00b      	beq.n	800c844 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	2208      	movs	r2, #8
 800c832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c83a:	f043 0208 	orr.w	r2, r3, #8
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d012      	beq.n	800c876 <HAL_UART_IRQHandler+0x196>
 800c850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c854:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00c      	beq.n	800c876 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c864:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c86c:	f043 0220 	orr.w	r2, r3, #32
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	f000 8266 	beq.w	800cd4e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c886:	f003 0320 	and.w	r3, r3, #32
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d013      	beq.n	800c8b6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c88e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c892:	f003 0320 	and.w	r3, r3, #32
 800c896:	2b00      	cmp	r3, #0
 800c898:	d105      	bne.n	800c8a6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c89a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c89e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d007      	beq.n	800c8b6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d003      	beq.n	800c8b6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ca:	2b40      	cmp	r3, #64	@ 0x40
 800c8cc:	d005      	beq.n	800c8da <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c8ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c8d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d054      	beq.n	800c984 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f000 ffd7 	bl	800d88e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	689b      	ldr	r3, [r3, #8]
 800c8e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ea:	2b40      	cmp	r3, #64	@ 0x40
 800c8ec:	d146      	bne.n	800c97c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	3308      	adds	r3, #8
 800c8f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c8fc:	e853 3f00 	ldrex	r3, [r3]
 800c900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c904:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c90c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	3308      	adds	r3, #8
 800c916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c91a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c91e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c92a:	e841 2300 	strex	r3, r2, [r1]
 800c92e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c936:	2b00      	cmp	r3, #0
 800c938:	d1d9      	bne.n	800c8ee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c940:	2b00      	cmp	r3, #0
 800c942:	d017      	beq.n	800c974 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c94a:	4a15      	ldr	r2, [pc, #84]	@ (800c9a0 <HAL_UART_IRQHandler+0x2c0>)
 800c94c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c954:	4618      	mov	r0, r3
 800c956:	f7fb fdbd 	bl	80084d4 <HAL_DMA_Abort_IT>
 800c95a:	4603      	mov	r3, r0
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d019      	beq.n	800c994 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c968:	687a      	ldr	r2, [r7, #4]
 800c96a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c96e:	4610      	mov	r0, r2
 800c970:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c972:	e00f      	b.n	800c994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f7f9 faa3 	bl	8005ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c97a:	e00b      	b.n	800c994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f7f9 fa9f 	bl	8005ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c982:	e007      	b.n	800c994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f7f9 fa9b 	bl	8005ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	2200      	movs	r2, #0
 800c98e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c992:	e1dc      	b.n	800cd4e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c994:	bf00      	nop
    return;
 800c996:	e1da      	b.n	800cd4e <HAL_UART_IRQHandler+0x66e>
 800c998:	10000001 	.word	0x10000001
 800c99c:	04000120 	.word	0x04000120
 800c9a0:	0800dbfb 	.word	0x0800dbfb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	f040 8170 	bne.w	800cc8e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c9ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9b2:	f003 0310 	and.w	r3, r3, #16
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	f000 8169 	beq.w	800cc8e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c9bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c9c0:	f003 0310 	and.w	r3, r3, #16
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	f000 8162 	beq.w	800cc8e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	2210      	movs	r2, #16
 800c9d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9dc:	2b40      	cmp	r3, #64	@ 0x40
 800c9de:	f040 80d8 	bne.w	800cb92 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c9f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f000 80af 	beq.w	800cb58 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca04:	429a      	cmp	r2, r3
 800ca06:	f080 80a7 	bcs.w	800cb58 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ca10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	f003 0320 	and.w	r3, r3, #32
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	f040 8087 	bne.w	800cb36 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca34:	e853 3f00 	ldrex	r3, [r3]
 800ca38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ca3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	461a      	mov	r2, r3
 800ca4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ca52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ca56:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ca5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ca62:	e841 2300 	strex	r3, r2, [r1]
 800ca66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ca6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1da      	bne.n	800ca28 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	3308      	adds	r3, #8
 800ca78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca7c:	e853 3f00 	ldrex	r3, [r3]
 800ca80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ca82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca84:	f023 0301 	bic.w	r3, r3, #1
 800ca88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	3308      	adds	r3, #8
 800ca92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ca96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ca9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ca9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800caa2:	e841 2300 	strex	r3, r2, [r1]
 800caa6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800caa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d1e1      	bne.n	800ca72 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	3308      	adds	r3, #8
 800cab4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cab8:	e853 3f00 	ldrex	r3, [r3]
 800cabc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cabe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cac0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cac4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3308      	adds	r3, #8
 800cace:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cad2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cad4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cad8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cada:	e841 2300 	strex	r3, r2, [r1]
 800cade:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cae0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d1e3      	bne.n	800caae <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2220      	movs	r2, #32
 800caea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2200      	movs	r2, #0
 800caf2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cafc:	e853 3f00 	ldrex	r3, [r3]
 800cb00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb04:	f023 0310 	bic.w	r3, r3, #16
 800cb08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	461a      	mov	r2, r3
 800cb12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cb24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d1e4      	bne.n	800caf4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb30:	4618      	mov	r0, r3
 800cb32:	f7fb fc76 	bl	8008422 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2202      	movs	r2, #2
 800cb3a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	1ad3      	subs	r3, r2, r3
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	4619      	mov	r1, r3
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f7f9 f871 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cb56:	e0fc      	b.n	800cd52 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cb5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cb62:	429a      	cmp	r2, r3
 800cb64:	f040 80f5 	bne.w	800cd52 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f003 0320 	and.w	r3, r3, #32
 800cb76:	2b20      	cmp	r3, #32
 800cb78:	f040 80eb 	bne.w	800cd52 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2202      	movs	r2, #2
 800cb80:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cb88:	4619      	mov	r1, r3
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7f9 f854 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
      return;
 800cb90:	e0df      	b.n	800cd52 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb9e:	b29b      	uxth	r3, r3
 800cba0:	1ad3      	subs	r3, r2, r3
 800cba2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbac:	b29b      	uxth	r3, r3
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	f000 80d1 	beq.w	800cd56 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cbb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	f000 80cc 	beq.w	800cd56 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbc6:	e853 3f00 	ldrex	r3, [r3]
 800cbca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cbd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	461a      	mov	r2, r3
 800cbdc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cbe0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cbe2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cbe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cbe8:	e841 2300 	strex	r3, r2, [r1]
 800cbec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cbee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d1e4      	bne.n	800cbbe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	3308      	adds	r3, #8
 800cbfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbfe:	e853 3f00 	ldrex	r3, [r3]
 800cc02:	623b      	str	r3, [r7, #32]
   return(result);
 800cc04:	6a3b      	ldr	r3, [r7, #32]
 800cc06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc0a:	f023 0301 	bic.w	r3, r3, #1
 800cc0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	3308      	adds	r3, #8
 800cc18:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cc1c:	633a      	str	r2, [r7, #48]	@ 0x30
 800cc1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc24:	e841 2300 	strex	r3, r2, [r1]
 800cc28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cc2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d1e1      	bne.n	800cbf4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2220      	movs	r2, #32
 800cc34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2200      	movs	r2, #0
 800cc42:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	e853 3f00 	ldrex	r3, [r3]
 800cc50:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	f023 0310 	bic.w	r3, r3, #16
 800cc58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	461a      	mov	r2, r3
 800cc62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cc66:	61fb      	str	r3, [r7, #28]
 800cc68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc6a:	69b9      	ldr	r1, [r7, #24]
 800cc6c:	69fa      	ldr	r2, [r7, #28]
 800cc6e:	e841 2300 	strex	r3, r2, [r1]
 800cc72:	617b      	str	r3, [r7, #20]
   return(result);
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d1e4      	bne.n	800cc44 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2202      	movs	r2, #2
 800cc7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cc80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc84:	4619      	mov	r1, r3
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f7f8 ffd6 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc8c:	e063      	b.n	800cd56 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cc8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d00e      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x5d8>
 800cc9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d008      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ccae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f000 ffdf 	bl	800dc74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccb6:	e051      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ccb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d014      	beq.n	800ccee <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ccc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d105      	bne.n	800ccdc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ccd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ccd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d008      	beq.n	800ccee <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d03a      	beq.n	800cd5a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	4798      	blx	r3
    }
    return;
 800ccec:	e035      	b.n	800cd5a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ccee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d009      	beq.n	800cd0e <HAL_UART_IRQHandler+0x62e>
 800ccfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d003      	beq.n	800cd0e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 ff89 	bl	800dc1e <UART_EndTransmit_IT>
    return;
 800cd0c:	e026      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cd0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d009      	beq.n	800cd2e <HAL_UART_IRQHandler+0x64e>
 800cd1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd1e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d003      	beq.n	800cd2e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cd26:	6878      	ldr	r0, [r7, #4]
 800cd28:	f000 ffb8 	bl	800dc9c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd2c:	e016      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cd2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d010      	beq.n	800cd5c <HAL_UART_IRQHandler+0x67c>
 800cd3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	da0c      	bge.n	800cd5c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f000 ffa0 	bl	800dc88 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd48:	e008      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
      return;
 800cd4a:	bf00      	nop
 800cd4c:	e006      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
    return;
 800cd4e:	bf00      	nop
 800cd50:	e004      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
      return;
 800cd52:	bf00      	nop
 800cd54:	e002      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
      return;
 800cd56:	bf00      	nop
 800cd58:	e000      	b.n	800cd5c <HAL_UART_IRQHandler+0x67c>
    return;
 800cd5a:	bf00      	nop
  }
}
 800cd5c:	37e8      	adds	r7, #232	@ 0xe8
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop

0800cd64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd64:	b480      	push	{r7}
 800cd66:	b083      	sub	sp, #12
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cd6c:	bf00      	nop
 800cd6e:	370c      	adds	r7, #12
 800cd70:	46bd      	mov	sp, r7
 800cd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd76:	4770      	bx	lr

0800cd78 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cd78:	b480      	push	{r7}
 800cd7a:	b083      	sub	sp, #12
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr

0800cd8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b083      	sub	sp, #12
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800cd94:	bf00      	nop
 800cd96:	370c      	adds	r7, #12
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr

0800cda0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cda0:	b480      	push	{r7}
 800cda2:	b083      	sub	sp, #12
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cda8:	bf00      	nop
 800cdaa:	370c      	adds	r7, #12
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr

0800cdb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cdb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cdb8:	b08c      	sub	sp, #48	@ 0x30
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	689a      	ldr	r2, [r3, #8]
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	691b      	ldr	r3, [r3, #16]
 800cdcc:	431a      	orrs	r2, r3
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	695b      	ldr	r3, [r3, #20]
 800cdd2:	431a      	orrs	r2, r3
 800cdd4:	697b      	ldr	r3, [r7, #20]
 800cdd6:	69db      	ldr	r3, [r3, #28]
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cddc:	697b      	ldr	r3, [r7, #20]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681a      	ldr	r2, [r3, #0]
 800cde2:	4bab      	ldr	r3, [pc, #684]	@ (800d090 <UART_SetConfig+0x2dc>)
 800cde4:	4013      	ands	r3, r2
 800cde6:	697a      	ldr	r2, [r7, #20]
 800cde8:	6812      	ldr	r2, [r2, #0]
 800cdea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cdec:	430b      	orrs	r3, r1
 800cdee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	685b      	ldr	r3, [r3, #4]
 800cdf6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	68da      	ldr	r2, [r3, #12]
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	430a      	orrs	r2, r1
 800ce04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce06:	697b      	ldr	r3, [r7, #20]
 800ce08:	699b      	ldr	r3, [r3, #24]
 800ce0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4aa0      	ldr	r2, [pc, #640]	@ (800d094 <UART_SetConfig+0x2e0>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d004      	beq.n	800ce20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	6a1b      	ldr	r3, [r3, #32]
 800ce1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	689b      	ldr	r3, [r3, #8]
 800ce26:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ce2a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ce2e:	697a      	ldr	r2, [r7, #20]
 800ce30:	6812      	ldr	r2, [r2, #0]
 800ce32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce34:	430b      	orrs	r3, r1
 800ce36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce3e:	f023 010f 	bic.w	r1, r3, #15
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	430a      	orrs	r2, r1
 800ce4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	4a91      	ldr	r2, [pc, #580]	@ (800d098 <UART_SetConfig+0x2e4>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d125      	bne.n	800cea4 <UART_SetConfig+0xf0>
 800ce58:	4b90      	ldr	r3, [pc, #576]	@ (800d09c <UART_SetConfig+0x2e8>)
 800ce5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce5e:	f003 0303 	and.w	r3, r3, #3
 800ce62:	2b03      	cmp	r3, #3
 800ce64:	d81a      	bhi.n	800ce9c <UART_SetConfig+0xe8>
 800ce66:	a201      	add	r2, pc, #4	@ (adr r2, 800ce6c <UART_SetConfig+0xb8>)
 800ce68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce6c:	0800ce7d 	.word	0x0800ce7d
 800ce70:	0800ce8d 	.word	0x0800ce8d
 800ce74:	0800ce85 	.word	0x0800ce85
 800ce78:	0800ce95 	.word	0x0800ce95
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce82:	e0d6      	b.n	800d032 <UART_SetConfig+0x27e>
 800ce84:	2302      	movs	r3, #2
 800ce86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce8a:	e0d2      	b.n	800d032 <UART_SetConfig+0x27e>
 800ce8c:	2304      	movs	r3, #4
 800ce8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce92:	e0ce      	b.n	800d032 <UART_SetConfig+0x27e>
 800ce94:	2308      	movs	r3, #8
 800ce96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce9a:	e0ca      	b.n	800d032 <UART_SetConfig+0x27e>
 800ce9c:	2310      	movs	r3, #16
 800ce9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cea2:	e0c6      	b.n	800d032 <UART_SetConfig+0x27e>
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	4a7d      	ldr	r2, [pc, #500]	@ (800d0a0 <UART_SetConfig+0x2ec>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d138      	bne.n	800cf20 <UART_SetConfig+0x16c>
 800ceae:	4b7b      	ldr	r3, [pc, #492]	@ (800d09c <UART_SetConfig+0x2e8>)
 800ceb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ceb4:	f003 030c 	and.w	r3, r3, #12
 800ceb8:	2b0c      	cmp	r3, #12
 800ceba:	d82d      	bhi.n	800cf18 <UART_SetConfig+0x164>
 800cebc:	a201      	add	r2, pc, #4	@ (adr r2, 800cec4 <UART_SetConfig+0x110>)
 800cebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec2:	bf00      	nop
 800cec4:	0800cef9 	.word	0x0800cef9
 800cec8:	0800cf19 	.word	0x0800cf19
 800cecc:	0800cf19 	.word	0x0800cf19
 800ced0:	0800cf19 	.word	0x0800cf19
 800ced4:	0800cf09 	.word	0x0800cf09
 800ced8:	0800cf19 	.word	0x0800cf19
 800cedc:	0800cf19 	.word	0x0800cf19
 800cee0:	0800cf19 	.word	0x0800cf19
 800cee4:	0800cf01 	.word	0x0800cf01
 800cee8:	0800cf19 	.word	0x0800cf19
 800ceec:	0800cf19 	.word	0x0800cf19
 800cef0:	0800cf19 	.word	0x0800cf19
 800cef4:	0800cf11 	.word	0x0800cf11
 800cef8:	2300      	movs	r3, #0
 800cefa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cefe:	e098      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf00:	2302      	movs	r3, #2
 800cf02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf06:	e094      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf08:	2304      	movs	r3, #4
 800cf0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf0e:	e090      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf10:	2308      	movs	r3, #8
 800cf12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf16:	e08c      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf18:	2310      	movs	r3, #16
 800cf1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf1e:	e088      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	4a5f      	ldr	r2, [pc, #380]	@ (800d0a4 <UART_SetConfig+0x2f0>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d125      	bne.n	800cf76 <UART_SetConfig+0x1c2>
 800cf2a:	4b5c      	ldr	r3, [pc, #368]	@ (800d09c <UART_SetConfig+0x2e8>)
 800cf2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cf34:	2b30      	cmp	r3, #48	@ 0x30
 800cf36:	d016      	beq.n	800cf66 <UART_SetConfig+0x1b2>
 800cf38:	2b30      	cmp	r3, #48	@ 0x30
 800cf3a:	d818      	bhi.n	800cf6e <UART_SetConfig+0x1ba>
 800cf3c:	2b20      	cmp	r3, #32
 800cf3e:	d00a      	beq.n	800cf56 <UART_SetConfig+0x1a2>
 800cf40:	2b20      	cmp	r3, #32
 800cf42:	d814      	bhi.n	800cf6e <UART_SetConfig+0x1ba>
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d002      	beq.n	800cf4e <UART_SetConfig+0x19a>
 800cf48:	2b10      	cmp	r3, #16
 800cf4a:	d008      	beq.n	800cf5e <UART_SetConfig+0x1aa>
 800cf4c:	e00f      	b.n	800cf6e <UART_SetConfig+0x1ba>
 800cf4e:	2300      	movs	r3, #0
 800cf50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf54:	e06d      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf56:	2302      	movs	r3, #2
 800cf58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf5c:	e069      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf5e:	2304      	movs	r3, #4
 800cf60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf64:	e065      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf66:	2308      	movs	r3, #8
 800cf68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf6c:	e061      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf6e:	2310      	movs	r3, #16
 800cf70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf74:	e05d      	b.n	800d032 <UART_SetConfig+0x27e>
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a4b      	ldr	r2, [pc, #300]	@ (800d0a8 <UART_SetConfig+0x2f4>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d125      	bne.n	800cfcc <UART_SetConfig+0x218>
 800cf80:	4b46      	ldr	r3, [pc, #280]	@ (800d09c <UART_SetConfig+0x2e8>)
 800cf82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cf8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf8c:	d016      	beq.n	800cfbc <UART_SetConfig+0x208>
 800cf8e:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf90:	d818      	bhi.n	800cfc4 <UART_SetConfig+0x210>
 800cf92:	2b80      	cmp	r3, #128	@ 0x80
 800cf94:	d00a      	beq.n	800cfac <UART_SetConfig+0x1f8>
 800cf96:	2b80      	cmp	r3, #128	@ 0x80
 800cf98:	d814      	bhi.n	800cfc4 <UART_SetConfig+0x210>
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d002      	beq.n	800cfa4 <UART_SetConfig+0x1f0>
 800cf9e:	2b40      	cmp	r3, #64	@ 0x40
 800cfa0:	d008      	beq.n	800cfb4 <UART_SetConfig+0x200>
 800cfa2:	e00f      	b.n	800cfc4 <UART_SetConfig+0x210>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfaa:	e042      	b.n	800d032 <UART_SetConfig+0x27e>
 800cfac:	2302      	movs	r3, #2
 800cfae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfb2:	e03e      	b.n	800d032 <UART_SetConfig+0x27e>
 800cfb4:	2304      	movs	r3, #4
 800cfb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfba:	e03a      	b.n	800d032 <UART_SetConfig+0x27e>
 800cfbc:	2308      	movs	r3, #8
 800cfbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfc2:	e036      	b.n	800d032 <UART_SetConfig+0x27e>
 800cfc4:	2310      	movs	r3, #16
 800cfc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfca:	e032      	b.n	800d032 <UART_SetConfig+0x27e>
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	4a30      	ldr	r2, [pc, #192]	@ (800d094 <UART_SetConfig+0x2e0>)
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	d12a      	bne.n	800d02c <UART_SetConfig+0x278>
 800cfd6:	4b31      	ldr	r3, [pc, #196]	@ (800d09c <UART_SetConfig+0x2e8>)
 800cfd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cfe0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfe4:	d01a      	beq.n	800d01c <UART_SetConfig+0x268>
 800cfe6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfea:	d81b      	bhi.n	800d024 <UART_SetConfig+0x270>
 800cfec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cff0:	d00c      	beq.n	800d00c <UART_SetConfig+0x258>
 800cff2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cff6:	d815      	bhi.n	800d024 <UART_SetConfig+0x270>
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d003      	beq.n	800d004 <UART_SetConfig+0x250>
 800cffc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d000:	d008      	beq.n	800d014 <UART_SetConfig+0x260>
 800d002:	e00f      	b.n	800d024 <UART_SetConfig+0x270>
 800d004:	2300      	movs	r3, #0
 800d006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d00a:	e012      	b.n	800d032 <UART_SetConfig+0x27e>
 800d00c:	2302      	movs	r3, #2
 800d00e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d012:	e00e      	b.n	800d032 <UART_SetConfig+0x27e>
 800d014:	2304      	movs	r3, #4
 800d016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d01a:	e00a      	b.n	800d032 <UART_SetConfig+0x27e>
 800d01c:	2308      	movs	r3, #8
 800d01e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d022:	e006      	b.n	800d032 <UART_SetConfig+0x27e>
 800d024:	2310      	movs	r3, #16
 800d026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d02a:	e002      	b.n	800d032 <UART_SetConfig+0x27e>
 800d02c:	2310      	movs	r3, #16
 800d02e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	4a17      	ldr	r2, [pc, #92]	@ (800d094 <UART_SetConfig+0x2e0>)
 800d038:	4293      	cmp	r3, r2
 800d03a:	f040 80a8 	bne.w	800d18e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d03e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d042:	2b08      	cmp	r3, #8
 800d044:	d834      	bhi.n	800d0b0 <UART_SetConfig+0x2fc>
 800d046:	a201      	add	r2, pc, #4	@ (adr r2, 800d04c <UART_SetConfig+0x298>)
 800d048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d04c:	0800d071 	.word	0x0800d071
 800d050:	0800d0b1 	.word	0x0800d0b1
 800d054:	0800d079 	.word	0x0800d079
 800d058:	0800d0b1 	.word	0x0800d0b1
 800d05c:	0800d07f 	.word	0x0800d07f
 800d060:	0800d0b1 	.word	0x0800d0b1
 800d064:	0800d0b1 	.word	0x0800d0b1
 800d068:	0800d0b1 	.word	0x0800d0b1
 800d06c:	0800d087 	.word	0x0800d087
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d070:	f7fe ff58 	bl	800bf24 <HAL_RCC_GetPCLK1Freq>
 800d074:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d076:	e021      	b.n	800d0bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d078:	4b0c      	ldr	r3, [pc, #48]	@ (800d0ac <UART_SetConfig+0x2f8>)
 800d07a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d07c:	e01e      	b.n	800d0bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d07e:	f7fe fee3 	bl	800be48 <HAL_RCC_GetSysClockFreq>
 800d082:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d084:	e01a      	b.n	800d0bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d086:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d08a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d08c:	e016      	b.n	800d0bc <UART_SetConfig+0x308>
 800d08e:	bf00      	nop
 800d090:	cfff69f3 	.word	0xcfff69f3
 800d094:	40008000 	.word	0x40008000
 800d098:	40013800 	.word	0x40013800
 800d09c:	40021000 	.word	0x40021000
 800d0a0:	40004400 	.word	0x40004400
 800d0a4:	40004800 	.word	0x40004800
 800d0a8:	40004c00 	.word	0x40004c00
 800d0ac:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d0ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f000 812a 	beq.w	800d318 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0c8:	4a9e      	ldr	r2, [pc, #632]	@ (800d344 <UART_SetConfig+0x590>)
 800d0ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0ce:	461a      	mov	r2, r3
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0d6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	685a      	ldr	r2, [r3, #4]
 800d0dc:	4613      	mov	r3, r2
 800d0de:	005b      	lsls	r3, r3, #1
 800d0e0:	4413      	add	r3, r2
 800d0e2:	69ba      	ldr	r2, [r7, #24]
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d305      	bcc.n	800d0f4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0ee:	69ba      	ldr	r2, [r7, #24]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d903      	bls.n	800d0fc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d0fa:	e10d      	b.n	800d318 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0fe:	2200      	movs	r2, #0
 800d100:	60bb      	str	r3, [r7, #8]
 800d102:	60fa      	str	r2, [r7, #12]
 800d104:	697b      	ldr	r3, [r7, #20]
 800d106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d108:	4a8e      	ldr	r2, [pc, #568]	@ (800d344 <UART_SetConfig+0x590>)
 800d10a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d10e:	b29b      	uxth	r3, r3
 800d110:	2200      	movs	r2, #0
 800d112:	603b      	str	r3, [r7, #0]
 800d114:	607a      	str	r2, [r7, #4]
 800d116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d11a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d11e:	f7f3 fd6b 	bl	8000bf8 <__aeabi_uldivmod>
 800d122:	4602      	mov	r2, r0
 800d124:	460b      	mov	r3, r1
 800d126:	4610      	mov	r0, r2
 800d128:	4619      	mov	r1, r3
 800d12a:	f04f 0200 	mov.w	r2, #0
 800d12e:	f04f 0300 	mov.w	r3, #0
 800d132:	020b      	lsls	r3, r1, #8
 800d134:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d138:	0202      	lsls	r2, r0, #8
 800d13a:	6979      	ldr	r1, [r7, #20]
 800d13c:	6849      	ldr	r1, [r1, #4]
 800d13e:	0849      	lsrs	r1, r1, #1
 800d140:	2000      	movs	r0, #0
 800d142:	460c      	mov	r4, r1
 800d144:	4605      	mov	r5, r0
 800d146:	eb12 0804 	adds.w	r8, r2, r4
 800d14a:	eb43 0905 	adc.w	r9, r3, r5
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	2200      	movs	r2, #0
 800d154:	469a      	mov	sl, r3
 800d156:	4693      	mov	fp, r2
 800d158:	4652      	mov	r2, sl
 800d15a:	465b      	mov	r3, fp
 800d15c:	4640      	mov	r0, r8
 800d15e:	4649      	mov	r1, r9
 800d160:	f7f3 fd4a 	bl	8000bf8 <__aeabi_uldivmod>
 800d164:	4602      	mov	r2, r0
 800d166:	460b      	mov	r3, r1
 800d168:	4613      	mov	r3, r2
 800d16a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d16c:	6a3b      	ldr	r3, [r7, #32]
 800d16e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d172:	d308      	bcc.n	800d186 <UART_SetConfig+0x3d2>
 800d174:	6a3b      	ldr	r3, [r7, #32]
 800d176:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d17a:	d204      	bcs.n	800d186 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	6a3a      	ldr	r2, [r7, #32]
 800d182:	60da      	str	r2, [r3, #12]
 800d184:	e0c8      	b.n	800d318 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d186:	2301      	movs	r3, #1
 800d188:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d18c:	e0c4      	b.n	800d318 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	69db      	ldr	r3, [r3, #28]
 800d192:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d196:	d167      	bne.n	800d268 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d198:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d19c:	2b08      	cmp	r3, #8
 800d19e:	d828      	bhi.n	800d1f2 <UART_SetConfig+0x43e>
 800d1a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d1a8 <UART_SetConfig+0x3f4>)
 800d1a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a6:	bf00      	nop
 800d1a8:	0800d1cd 	.word	0x0800d1cd
 800d1ac:	0800d1d5 	.word	0x0800d1d5
 800d1b0:	0800d1dd 	.word	0x0800d1dd
 800d1b4:	0800d1f3 	.word	0x0800d1f3
 800d1b8:	0800d1e3 	.word	0x0800d1e3
 800d1bc:	0800d1f3 	.word	0x0800d1f3
 800d1c0:	0800d1f3 	.word	0x0800d1f3
 800d1c4:	0800d1f3 	.word	0x0800d1f3
 800d1c8:	0800d1eb 	.word	0x0800d1eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1cc:	f7fe feaa 	bl	800bf24 <HAL_RCC_GetPCLK1Freq>
 800d1d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1d2:	e014      	b.n	800d1fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1d4:	f7fe febc 	bl	800bf50 <HAL_RCC_GetPCLK2Freq>
 800d1d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1da:	e010      	b.n	800d1fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d1dc:	4b5a      	ldr	r3, [pc, #360]	@ (800d348 <UART_SetConfig+0x594>)
 800d1de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1e0:	e00d      	b.n	800d1fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d1e2:	f7fe fe31 	bl	800be48 <HAL_RCC_GetSysClockFreq>
 800d1e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d1e8:	e009      	b.n	800d1fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d1ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d1f0:	e005      	b.n	800d1fe <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d1fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d200:	2b00      	cmp	r3, #0
 800d202:	f000 8089 	beq.w	800d318 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d20a:	4a4e      	ldr	r2, [pc, #312]	@ (800d344 <UART_SetConfig+0x590>)
 800d20c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d210:	461a      	mov	r2, r3
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	fbb3 f3f2 	udiv	r3, r3, r2
 800d218:	005a      	lsls	r2, r3, #1
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	685b      	ldr	r3, [r3, #4]
 800d21e:	085b      	lsrs	r3, r3, #1
 800d220:	441a      	add	r2, r3
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	fbb2 f3f3 	udiv	r3, r2, r3
 800d22a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d22c:	6a3b      	ldr	r3, [r7, #32]
 800d22e:	2b0f      	cmp	r3, #15
 800d230:	d916      	bls.n	800d260 <UART_SetConfig+0x4ac>
 800d232:	6a3b      	ldr	r3, [r7, #32]
 800d234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d238:	d212      	bcs.n	800d260 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	b29b      	uxth	r3, r3
 800d23e:	f023 030f 	bic.w	r3, r3, #15
 800d242:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d244:	6a3b      	ldr	r3, [r7, #32]
 800d246:	085b      	lsrs	r3, r3, #1
 800d248:	b29b      	uxth	r3, r3
 800d24a:	f003 0307 	and.w	r3, r3, #7
 800d24e:	b29a      	uxth	r2, r3
 800d250:	8bfb      	ldrh	r3, [r7, #30]
 800d252:	4313      	orrs	r3, r2
 800d254:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	8bfa      	ldrh	r2, [r7, #30]
 800d25c:	60da      	str	r2, [r3, #12]
 800d25e:	e05b      	b.n	800d318 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d260:	2301      	movs	r3, #1
 800d262:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d266:	e057      	b.n	800d318 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d268:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d26c:	2b08      	cmp	r3, #8
 800d26e:	d828      	bhi.n	800d2c2 <UART_SetConfig+0x50e>
 800d270:	a201      	add	r2, pc, #4	@ (adr r2, 800d278 <UART_SetConfig+0x4c4>)
 800d272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d276:	bf00      	nop
 800d278:	0800d29d 	.word	0x0800d29d
 800d27c:	0800d2a5 	.word	0x0800d2a5
 800d280:	0800d2ad 	.word	0x0800d2ad
 800d284:	0800d2c3 	.word	0x0800d2c3
 800d288:	0800d2b3 	.word	0x0800d2b3
 800d28c:	0800d2c3 	.word	0x0800d2c3
 800d290:	0800d2c3 	.word	0x0800d2c3
 800d294:	0800d2c3 	.word	0x0800d2c3
 800d298:	0800d2bb 	.word	0x0800d2bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d29c:	f7fe fe42 	bl	800bf24 <HAL_RCC_GetPCLK1Freq>
 800d2a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2a2:	e014      	b.n	800d2ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2a4:	f7fe fe54 	bl	800bf50 <HAL_RCC_GetPCLK2Freq>
 800d2a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2aa:	e010      	b.n	800d2ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2ac:	4b26      	ldr	r3, [pc, #152]	@ (800d348 <UART_SetConfig+0x594>)
 800d2ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2b0:	e00d      	b.n	800d2ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2b2:	f7fe fdc9 	bl	800be48 <HAL_RCC_GetSysClockFreq>
 800d2b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2b8:	e009      	b.n	800d2ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2c0:	e005      	b.n	800d2ce <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d2cc:	bf00      	nop
    }

    if (pclk != 0U)
 800d2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d021      	beq.n	800d318 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2d8:	4a1a      	ldr	r2, [pc, #104]	@ (800d344 <UART_SetConfig+0x590>)
 800d2da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2de:	461a      	mov	r2, r3
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	085b      	lsrs	r3, r3, #1
 800d2ec:	441a      	add	r2, r3
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	685b      	ldr	r3, [r3, #4]
 800d2f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d2f8:	6a3b      	ldr	r3, [r7, #32]
 800d2fa:	2b0f      	cmp	r3, #15
 800d2fc:	d909      	bls.n	800d312 <UART_SetConfig+0x55e>
 800d2fe:	6a3b      	ldr	r3, [r7, #32]
 800d300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d304:	d205      	bcs.n	800d312 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d306:	6a3b      	ldr	r3, [r7, #32]
 800d308:	b29a      	uxth	r2, r3
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	60da      	str	r2, [r3, #12]
 800d310:	e002      	b.n	800d318 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d312:	2301      	movs	r3, #1
 800d314:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	2201      	movs	r2, #1
 800d31c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	2201      	movs	r2, #1
 800d324:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	2200      	movs	r2, #0
 800d32c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	2200      	movs	r2, #0
 800d332:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d334:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3730      	adds	r7, #48	@ 0x30
 800d33c:	46bd      	mov	sp, r7
 800d33e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d342:	bf00      	nop
 800d344:	08016b14 	.word	0x08016b14
 800d348:	00f42400 	.word	0x00f42400

0800d34c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d358:	f003 0308 	and.w	r3, r3, #8
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d00a      	beq.n	800d376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	685b      	ldr	r3, [r3, #4]
 800d366:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	430a      	orrs	r2, r1
 800d374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d37a:	f003 0301 	and.w	r3, r3, #1
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d00a      	beq.n	800d398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	430a      	orrs	r2, r1
 800d396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d39c:	f003 0302 	and.w	r3, r3, #2
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d00a      	beq.n	800d3ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	430a      	orrs	r2, r1
 800d3b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3be:	f003 0304 	and.w	r3, r3, #4
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d00a      	beq.n	800d3dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	430a      	orrs	r2, r1
 800d3da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3e0:	f003 0310 	and.w	r3, r3, #16
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d00a      	beq.n	800d3fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	689b      	ldr	r3, [r3, #8]
 800d3ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	430a      	orrs	r2, r1
 800d3fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d402:	f003 0320 	and.w	r3, r3, #32
 800d406:	2b00      	cmp	r3, #0
 800d408:	d00a      	beq.n	800d420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	689b      	ldr	r3, [r3, #8]
 800d410:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	430a      	orrs	r2, r1
 800d41e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d01a      	beq.n	800d462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	685b      	ldr	r3, [r3, #4]
 800d432:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	430a      	orrs	r2, r1
 800d440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d44a:	d10a      	bne.n	800d462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	430a      	orrs	r2, r1
 800d460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00a      	beq.n	800d484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	685b      	ldr	r3, [r3, #4]
 800d474:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	430a      	orrs	r2, r1
 800d482:	605a      	str	r2, [r3, #4]
  }
}
 800d484:	bf00      	nop
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b098      	sub	sp, #96	@ 0x60
 800d494:	af02      	add	r7, sp, #8
 800d496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d4a0:	f7f8 feb8 	bl	8006214 <HAL_GetTick>
 800d4a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f003 0308 	and.w	r3, r3, #8
 800d4b0:	2b08      	cmp	r3, #8
 800d4b2:	d12f      	bne.n	800d514 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d4b8:	9300      	str	r3, [sp, #0]
 800d4ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4bc:	2200      	movs	r2, #0
 800d4be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f000 f88e 	bl	800d5e4 <UART_WaitOnFlagUntilTimeout>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d022      	beq.n	800d514 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4d6:	e853 3f00 	ldrex	r3, [r3]
 800d4da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d4dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d4e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	461a      	mov	r2, r3
 800d4ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d4f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4f4:	e841 2300 	strex	r3, r2, [r1]
 800d4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d4fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d1e6      	bne.n	800d4ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2220      	movs	r2, #32
 800d504:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2200      	movs	r2, #0
 800d50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d510:	2303      	movs	r3, #3
 800d512:	e063      	b.n	800d5dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f003 0304 	and.w	r3, r3, #4
 800d51e:	2b04      	cmp	r3, #4
 800d520:	d149      	bne.n	800d5b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d522:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d526:	9300      	str	r3, [sp, #0]
 800d528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d52a:	2200      	movs	r2, #0
 800d52c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f000 f857 	bl	800d5e4 <UART_WaitOnFlagUntilTimeout>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d03c      	beq.n	800d5b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d544:	e853 3f00 	ldrex	r3, [r3]
 800d548:	623b      	str	r3, [r7, #32]
   return(result);
 800d54a:	6a3b      	ldr	r3, [r7, #32]
 800d54c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	461a      	mov	r2, r3
 800d558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d55a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d55c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d55e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d562:	e841 2300 	strex	r3, r2, [r1]
 800d566:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d1e6      	bne.n	800d53c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	3308      	adds	r3, #8
 800d574:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d576:	693b      	ldr	r3, [r7, #16]
 800d578:	e853 3f00 	ldrex	r3, [r3]
 800d57c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	f023 0301 	bic.w	r3, r3, #1
 800d584:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	3308      	adds	r3, #8
 800d58c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d58e:	61fa      	str	r2, [r7, #28]
 800d590:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d592:	69b9      	ldr	r1, [r7, #24]
 800d594:	69fa      	ldr	r2, [r7, #28]
 800d596:	e841 2300 	strex	r3, r2, [r1]
 800d59a:	617b      	str	r3, [r7, #20]
   return(result);
 800d59c:	697b      	ldr	r3, [r7, #20]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d1e5      	bne.n	800d56e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2220      	movs	r2, #32
 800d5a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5b2:	2303      	movs	r3, #3
 800d5b4:	e012      	b.n	800d5dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2220      	movs	r2, #32
 800d5ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	2220      	movs	r2, #32
 800d5c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d5da:	2300      	movs	r3, #0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3758      	adds	r7, #88	@ 0x58
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}

0800d5e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b084      	sub	sp, #16
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	60f8      	str	r0, [r7, #12]
 800d5ec:	60b9      	str	r1, [r7, #8]
 800d5ee:	603b      	str	r3, [r7, #0]
 800d5f0:	4613      	mov	r3, r2
 800d5f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5f4:	e04f      	b.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d5f6:	69bb      	ldr	r3, [r7, #24]
 800d5f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5fc:	d04b      	beq.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d5fe:	f7f8 fe09 	bl	8006214 <HAL_GetTick>
 800d602:	4602      	mov	r2, r0
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	1ad3      	subs	r3, r2, r3
 800d608:	69ba      	ldr	r2, [r7, #24]
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d302      	bcc.n	800d614 <UART_WaitOnFlagUntilTimeout+0x30>
 800d60e:	69bb      	ldr	r3, [r7, #24]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d101      	bne.n	800d618 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d614:	2303      	movs	r3, #3
 800d616:	e04e      	b.n	800d6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f003 0304 	and.w	r3, r3, #4
 800d622:	2b00      	cmp	r3, #0
 800d624:	d037      	beq.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	2b80      	cmp	r3, #128	@ 0x80
 800d62a:	d034      	beq.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2b40      	cmp	r3, #64	@ 0x40
 800d630:	d031      	beq.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	69db      	ldr	r3, [r3, #28]
 800d638:	f003 0308 	and.w	r3, r3, #8
 800d63c:	2b08      	cmp	r3, #8
 800d63e:	d110      	bne.n	800d662 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	2208      	movs	r2, #8
 800d646:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d648:	68f8      	ldr	r0, [r7, #12]
 800d64a:	f000 f920 	bl	800d88e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2208      	movs	r2, #8
 800d652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d65e:	2301      	movs	r3, #1
 800d660:	e029      	b.n	800d6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	69db      	ldr	r3, [r3, #28]
 800d668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d66c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d670:	d111      	bne.n	800d696 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d67a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f000 f906 	bl	800d88e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	2220      	movs	r2, #32
 800d686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2200      	movs	r2, #0
 800d68e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d692:	2303      	movs	r3, #3
 800d694:	e00f      	b.n	800d6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	69da      	ldr	r2, [r3, #28]
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	4013      	ands	r3, r2
 800d6a0:	68ba      	ldr	r2, [r7, #8]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	bf0c      	ite	eq
 800d6a6:	2301      	moveq	r3, #1
 800d6a8:	2300      	movne	r3, #0
 800d6aa:	b2db      	uxtb	r3, r3
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	79fb      	ldrb	r3, [r7, #7]
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d0a0      	beq.n	800d5f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d6b4:	2300      	movs	r3, #0
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3710      	adds	r7, #16
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
	...

0800d6c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b096      	sub	sp, #88	@ 0x58
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	60f8      	str	r0, [r7, #12]
 800d6c8:	60b9      	str	r1, [r7, #8]
 800d6ca:	4613      	mov	r3, r2
 800d6cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	68ba      	ldr	r2, [r7, #8]
 800d6d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	88fa      	ldrh	r2, [r7, #6]
 800d6d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2222      	movs	r2, #34	@ 0x22
 800d6e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d02d      	beq.n	800d752 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6fc:	4a40      	ldr	r2, [pc, #256]	@ (800d800 <UART_Start_Receive_DMA+0x140>)
 800d6fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d706:	4a3f      	ldr	r2, [pc, #252]	@ (800d804 <UART_Start_Receive_DMA+0x144>)
 800d708:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d710:	4a3d      	ldr	r2, [pc, #244]	@ (800d808 <UART_Start_Receive_DMA+0x148>)
 800d712:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d71a:	2200      	movs	r2, #0
 800d71c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	3324      	adds	r3, #36	@ 0x24
 800d72a:	4619      	mov	r1, r3
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d730:	461a      	mov	r2, r3
 800d732:	88fb      	ldrh	r3, [r7, #6]
 800d734:	f7fa fdfa 	bl	800832c <HAL_DMA_Start_IT>
 800d738:	4603      	mov	r3, r0
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d009      	beq.n	800d752 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	2210      	movs	r2, #16
 800d742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	2220      	movs	r2, #32
 800d74a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	e051      	b.n	800d7f6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	691b      	ldr	r3, [r3, #16]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d018      	beq.n	800d78c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d762:	e853 3f00 	ldrex	r3, [r3]
 800d766:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d76a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d76e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	461a      	mov	r2, r3
 800d776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d77a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d77c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d77e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d780:	e841 2300 	strex	r3, r2, [r1]
 800d784:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d1e6      	bne.n	800d75a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	3308      	adds	r3, #8
 800d792:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d796:	e853 3f00 	ldrex	r3, [r3]
 800d79a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79e:	f043 0301 	orr.w	r3, r3, #1
 800d7a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	3308      	adds	r3, #8
 800d7aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d7ac:	637a      	str	r2, [r7, #52]	@ 0x34
 800d7ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d7b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d7b4:	e841 2300 	strex	r3, r2, [r1]
 800d7b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d1e5      	bne.n	800d78c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	3308      	adds	r3, #8
 800d7c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	e853 3f00 	ldrex	r3, [r3]
 800d7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	3308      	adds	r3, #8
 800d7de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d7e0:	623a      	str	r2, [r7, #32]
 800d7e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7e4:	69f9      	ldr	r1, [r7, #28]
 800d7e6:	6a3a      	ldr	r2, [r7, #32]
 800d7e8:	e841 2300 	strex	r3, r2, [r1]
 800d7ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800d7ee:	69bb      	ldr	r3, [r7, #24]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d1e5      	bne.n	800d7c0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d7f4:	2300      	movs	r3, #0
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3758      	adds	r7, #88	@ 0x58
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}
 800d7fe:	bf00      	nop
 800d800:	0800da11 	.word	0x0800da11
 800d804:	0800db3d 	.word	0x0800db3d
 800d808:	0800db7b 	.word	0x0800db7b

0800d80c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b08f      	sub	sp, #60	@ 0x3c
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d81a:	6a3b      	ldr	r3, [r7, #32]
 800d81c:	e853 3f00 	ldrex	r3, [r3]
 800d820:	61fb      	str	r3, [r7, #28]
   return(result);
 800d822:	69fb      	ldr	r3, [r7, #28]
 800d824:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d828:	637b      	str	r3, [r7, #52]	@ 0x34
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	461a      	mov	r2, r3
 800d830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d832:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d834:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d836:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d83a:	e841 2300 	strex	r3, r2, [r1]
 800d83e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d842:	2b00      	cmp	r3, #0
 800d844:	d1e6      	bne.n	800d814 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	3308      	adds	r3, #8
 800d84c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	e853 3f00 	ldrex	r3, [r3]
 800d854:	60bb      	str	r3, [r7, #8]
   return(result);
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d85c:	633b      	str	r3, [r7, #48]	@ 0x30
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	3308      	adds	r3, #8
 800d864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d866:	61ba      	str	r2, [r7, #24]
 800d868:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d86a:	6979      	ldr	r1, [r7, #20]
 800d86c:	69ba      	ldr	r2, [r7, #24]
 800d86e:	e841 2300 	strex	r3, r2, [r1]
 800d872:	613b      	str	r3, [r7, #16]
   return(result);
 800d874:	693b      	ldr	r3, [r7, #16]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d1e5      	bne.n	800d846 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2220      	movs	r2, #32
 800d87e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d882:	bf00      	nop
 800d884:	373c      	adds	r7, #60	@ 0x3c
 800d886:	46bd      	mov	sp, r7
 800d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88c:	4770      	bx	lr

0800d88e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d88e:	b480      	push	{r7}
 800d890:	b095      	sub	sp, #84	@ 0x54
 800d892:	af00      	add	r7, sp, #0
 800d894:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89e:	e853 3f00 	ldrex	r3, [r3]
 800d8a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d8ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d8bc:	e841 2300 	strex	r3, r2, [r1]
 800d8c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d1e6      	bne.n	800d896 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	3308      	adds	r3, #8
 800d8ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d0:	6a3b      	ldr	r3, [r7, #32]
 800d8d2:	e853 3f00 	ldrex	r3, [r3]
 800d8d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8d8:	69fb      	ldr	r3, [r7, #28]
 800d8da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d8de:	f023 0301 	bic.w	r3, r3, #1
 800d8e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	3308      	adds	r3, #8
 800d8ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8f4:	e841 2300 	strex	r3, r2, [r1]
 800d8f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d1e3      	bne.n	800d8c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d904:	2b01      	cmp	r3, #1
 800d906:	d118      	bne.n	800d93a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	e853 3f00 	ldrex	r3, [r3]
 800d914:	60bb      	str	r3, [r7, #8]
   return(result);
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	f023 0310 	bic.w	r3, r3, #16
 800d91c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	461a      	mov	r2, r3
 800d924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d926:	61bb      	str	r3, [r7, #24]
 800d928:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d92a:	6979      	ldr	r1, [r7, #20]
 800d92c:	69ba      	ldr	r2, [r7, #24]
 800d92e:	e841 2300 	strex	r3, r2, [r1]
 800d932:	613b      	str	r3, [r7, #16]
   return(result);
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d1e6      	bne.n	800d908 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2220      	movs	r2, #32
 800d93e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2200      	movs	r2, #0
 800d946:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2200      	movs	r2, #0
 800d94c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d94e:	bf00      	nop
 800d950:	3754      	adds	r7, #84	@ 0x54
 800d952:	46bd      	mov	sp, r7
 800d954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d958:	4770      	bx	lr

0800d95a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d95a:	b580      	push	{r7, lr}
 800d95c:	b090      	sub	sp, #64	@ 0x40
 800d95e:	af00      	add	r7, sp, #0
 800d960:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d966:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f003 0320 	and.w	r3, r3, #32
 800d972:	2b00      	cmp	r3, #0
 800d974:	d137      	bne.n	800d9e6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d978:	2200      	movs	r2, #0
 800d97a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d97e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	3308      	adds	r3, #8
 800d984:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d988:	e853 3f00 	ldrex	r3, [r3]
 800d98c:	623b      	str	r3, [r7, #32]
   return(result);
 800d98e:	6a3b      	ldr	r3, [r7, #32]
 800d990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d994:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	3308      	adds	r3, #8
 800d99c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d99e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d9a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9a6:	e841 2300 	strex	r3, r2, [r1]
 800d9aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d9ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d1e5      	bne.n	800d97e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	e853 3f00 	ldrex	r3, [r3]
 800d9be:	60fb      	str	r3, [r7, #12]
   return(result);
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9d0:	61fb      	str	r3, [r7, #28]
 800d9d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9d4:	69b9      	ldr	r1, [r7, #24]
 800d9d6:	69fa      	ldr	r2, [r7, #28]
 800d9d8:	e841 2300 	strex	r3, r2, [r1]
 800d9dc:	617b      	str	r3, [r7, #20]
   return(result);
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d1e6      	bne.n	800d9b2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d9e4:	e002      	b.n	800d9ec <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d9e6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d9e8:	f7ff f9bc 	bl	800cd64 <HAL_UART_TxCpltCallback>
}
 800d9ec:	bf00      	nop
 800d9ee:	3740      	adds	r7, #64	@ 0x40
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b084      	sub	sp, #16
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800da02:	68f8      	ldr	r0, [r7, #12]
 800da04:	f7ff f9b8 	bl	800cd78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da08:	bf00      	nop
 800da0a:	3710      	adds	r7, #16
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}

0800da10 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b09c      	sub	sp, #112	@ 0x70
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da1c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f003 0320 	and.w	r3, r3, #32
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d171      	bne.n	800db10 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800da2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da2e:	2200      	movs	r2, #0
 800da30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da3c:	e853 3f00 	ldrex	r3, [r3]
 800da40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800da42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da48:	66bb      	str	r3, [r7, #104]	@ 0x68
 800da4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	461a      	mov	r2, r3
 800da50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800da52:	65bb      	str	r3, [r7, #88]	@ 0x58
 800da54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800da58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da5a:	e841 2300 	strex	r3, r2, [r1]
 800da5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800da60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da62:	2b00      	cmp	r3, #0
 800da64:	d1e6      	bne.n	800da34 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	3308      	adds	r3, #8
 800da6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da70:	e853 3f00 	ldrex	r3, [r3]
 800da74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da78:	f023 0301 	bic.w	r3, r3, #1
 800da7c:	667b      	str	r3, [r7, #100]	@ 0x64
 800da7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	3308      	adds	r3, #8
 800da84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da86:	647a      	str	r2, [r7, #68]	@ 0x44
 800da88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da8e:	e841 2300 	strex	r3, r2, [r1]
 800da92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1e5      	bne.n	800da66 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	3308      	adds	r3, #8
 800daa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	e853 3f00 	ldrex	r3, [r3]
 800daa8:	623b      	str	r3, [r7, #32]
   return(result);
 800daaa:	6a3b      	ldr	r3, [r7, #32]
 800daac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dab0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	3308      	adds	r3, #8
 800dab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800daba:	633a      	str	r2, [r7, #48]	@ 0x30
 800dabc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dabe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dac2:	e841 2300 	strex	r3, r2, [r1]
 800dac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d1e5      	bne.n	800da9a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad0:	2220      	movs	r2, #32
 800dad2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d118      	bne.n	800db10 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae4:	693b      	ldr	r3, [r7, #16]
 800dae6:	e853 3f00 	ldrex	r3, [r3]
 800daea:	60fb      	str	r3, [r7, #12]
   return(result);
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	f023 0310 	bic.w	r3, r3, #16
 800daf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800daf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	461a      	mov	r2, r3
 800dafa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dafc:	61fb      	str	r3, [r7, #28]
 800dafe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db00:	69b9      	ldr	r1, [r7, #24]
 800db02:	69fa      	ldr	r2, [r7, #28]
 800db04:	e841 2300 	strex	r3, r2, [r1]
 800db08:	617b      	str	r3, [r7, #20]
   return(result);
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d1e6      	bne.n	800dade <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db12:	2200      	movs	r2, #0
 800db14:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db1a:	2b01      	cmp	r3, #1
 800db1c:	d107      	bne.n	800db2e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db24:	4619      	mov	r1, r3
 800db26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800db28:	f7f8 f886 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db2c:	e002      	b.n	800db34 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800db2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800db30:	f7ff f92c 	bl	800cd8c <HAL_UART_RxCpltCallback>
}
 800db34:	bf00      	nop
 800db36:	3770      	adds	r7, #112	@ 0x70
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}

0800db3c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b084      	sub	sp, #16
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db48:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2201      	movs	r2, #1
 800db4e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db54:	2b01      	cmp	r3, #1
 800db56:	d109      	bne.n	800db6c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db5e:	085b      	lsrs	r3, r3, #1
 800db60:	b29b      	uxth	r3, r3
 800db62:	4619      	mov	r1, r3
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f7f8 f867 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db6a:	e002      	b.n	800db72 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800db6c:	68f8      	ldr	r0, [r7, #12]
 800db6e:	f7ff f917 	bl	800cda0 <HAL_UART_RxHalfCpltCallback>
}
 800db72:	bf00      	nop
 800db74:	3710      	adds	r7, #16
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}

0800db7a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800db7a:	b580      	push	{r7, lr}
 800db7c:	b086      	sub	sp, #24
 800db7e:	af00      	add	r7, sp, #0
 800db80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db86:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800db88:	697b      	ldr	r3, [r7, #20]
 800db8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db8e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800db96:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800db98:	697b      	ldr	r3, [r7, #20]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dba2:	2b80      	cmp	r3, #128	@ 0x80
 800dba4:	d109      	bne.n	800dbba <UART_DMAError+0x40>
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	2b21      	cmp	r3, #33	@ 0x21
 800dbaa:	d106      	bne.n	800dbba <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dbb4:	6978      	ldr	r0, [r7, #20]
 800dbb6:	f7ff fe29 	bl	800d80c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	689b      	ldr	r3, [r3, #8]
 800dbc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc4:	2b40      	cmp	r3, #64	@ 0x40
 800dbc6:	d109      	bne.n	800dbdc <UART_DMAError+0x62>
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	2b22      	cmp	r3, #34	@ 0x22
 800dbcc:	d106      	bne.n	800dbdc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800dbce:	697b      	ldr	r3, [r7, #20]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800dbd6:	6978      	ldr	r0, [r7, #20]
 800dbd8:	f7ff fe59 	bl	800d88e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbe2:	f043 0210 	orr.w	r2, r3, #16
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dbec:	6978      	ldr	r0, [r7, #20]
 800dbee:	f7f8 f967 	bl	8005ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dbf2:	bf00      	nop
 800dbf4:	3718      	adds	r7, #24
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bd80      	pop	{r7, pc}

0800dbfa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dbfa:	b580      	push	{r7, lr}
 800dbfc:	b084      	sub	sp, #16
 800dbfe:	af00      	add	r7, sp, #0
 800dc00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dc10:	68f8      	ldr	r0, [r7, #12]
 800dc12:	f7f8 f955 	bl	8005ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc16:	bf00      	nop
 800dc18:	3710      	adds	r7, #16
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}

0800dc1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dc1e:	b580      	push	{r7, lr}
 800dc20:	b088      	sub	sp, #32
 800dc22:	af00      	add	r7, sp, #0
 800dc24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	e853 3f00 	ldrex	r3, [r3]
 800dc32:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc34:	68bb      	ldr	r3, [r7, #8]
 800dc36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc3a:	61fb      	str	r3, [r7, #28]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	461a      	mov	r2, r3
 800dc42:	69fb      	ldr	r3, [r7, #28]
 800dc44:	61bb      	str	r3, [r7, #24]
 800dc46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc48:	6979      	ldr	r1, [r7, #20]
 800dc4a:	69ba      	ldr	r2, [r7, #24]
 800dc4c:	e841 2300 	strex	r3, r2, [r1]
 800dc50:	613b      	str	r3, [r7, #16]
   return(result);
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d1e6      	bne.n	800dc26 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2220      	movs	r2, #32
 800dc5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2200      	movs	r2, #0
 800dc64:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dc66:	6878      	ldr	r0, [r7, #4]
 800dc68:	f7ff f87c 	bl	800cd64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc6c:	bf00      	nop
 800dc6e:	3720      	adds	r7, #32
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dc74:	b480      	push	{r7}
 800dc76:	b083      	sub	sp, #12
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dc7c:	bf00      	nop
 800dc7e:	370c      	adds	r7, #12
 800dc80:	46bd      	mov	sp, r7
 800dc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc86:	4770      	bx	lr

0800dc88 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b083      	sub	sp, #12
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dc90:	bf00      	nop
 800dc92:	370c      	adds	r7, #12
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr

0800dc9c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b083      	sub	sp, #12
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dca4:	bf00      	nop
 800dca6:	370c      	adds	r7, #12
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcae:	4770      	bx	lr

0800dcb0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b085      	sub	sp, #20
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dcbe:	2b01      	cmp	r3, #1
 800dcc0:	d101      	bne.n	800dcc6 <HAL_UARTEx_DisableFifoMode+0x16>
 800dcc2:	2302      	movs	r3, #2
 800dcc4:	e027      	b.n	800dd16 <HAL_UARTEx_DisableFifoMode+0x66>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2201      	movs	r2, #1
 800dcca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2224      	movs	r2, #36	@ 0x24
 800dcd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	681a      	ldr	r2, [r3, #0]
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	f022 0201 	bic.w	r2, r2, #1
 800dcec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dcf4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	68fa      	ldr	r2, [r7, #12]
 800dd02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2220      	movs	r2, #32
 800dd08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2200      	movs	r2, #0
 800dd10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd14:	2300      	movs	r3, #0
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3714      	adds	r7, #20
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd20:	4770      	bx	lr

0800dd22 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd22:	b580      	push	{r7, lr}
 800dd24:	b084      	sub	sp, #16
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
 800dd2a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dd32:	2b01      	cmp	r3, #1
 800dd34:	d101      	bne.n	800dd3a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dd36:	2302      	movs	r3, #2
 800dd38:	e02d      	b.n	800dd96 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2224      	movs	r2, #36	@ 0x24
 800dd46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	681a      	ldr	r2, [r3, #0]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f022 0201 	bic.w	r2, r2, #1
 800dd60:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	689b      	ldr	r3, [r3, #8]
 800dd68:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	683a      	ldr	r2, [r7, #0]
 800dd72:	430a      	orrs	r2, r1
 800dd74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 f8a4 	bl	800dec4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	68fa      	ldr	r2, [r7, #12]
 800dd82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2220      	movs	r2, #32
 800dd88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd94:	2300      	movs	r3, #0
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3710      	adds	r7, #16
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}

0800dd9e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd9e:	b580      	push	{r7, lr}
 800dda0:	b084      	sub	sp, #16
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	6078      	str	r0, [r7, #4]
 800dda6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ddae:	2b01      	cmp	r3, #1
 800ddb0:	d101      	bne.n	800ddb6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ddb2:	2302      	movs	r3, #2
 800ddb4:	e02d      	b.n	800de12 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2201      	movs	r2, #1
 800ddba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2224      	movs	r2, #36	@ 0x24
 800ddc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	681a      	ldr	r2, [r3, #0]
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f022 0201 	bic.w	r2, r2, #1
 800dddc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	689b      	ldr	r3, [r3, #8]
 800dde4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	683a      	ldr	r2, [r7, #0]
 800ddee:	430a      	orrs	r2, r1
 800ddf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f000 f866 	bl	800dec4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	68fa      	ldr	r2, [r7, #12]
 800ddfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2220      	movs	r2, #32
 800de04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2200      	movs	r2, #0
 800de0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de10:	2300      	movs	r3, #0
}
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}

0800de1a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de1a:	b580      	push	{r7, lr}
 800de1c:	b08c      	sub	sp, #48	@ 0x30
 800de1e:	af00      	add	r7, sp, #0
 800de20:	60f8      	str	r0, [r7, #12]
 800de22:	60b9      	str	r1, [r7, #8]
 800de24:	4613      	mov	r3, r2
 800de26:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de2e:	2b20      	cmp	r3, #32
 800de30:	d142      	bne.n	800deb8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d002      	beq.n	800de3e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800de38:	88fb      	ldrh	r3, [r7, #6]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d101      	bne.n	800de42 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800de3e:	2301      	movs	r3, #1
 800de40:	e03b      	b.n	800deba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	2201      	movs	r2, #1
 800de46:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	2200      	movs	r2, #0
 800de4c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800de4e:	88fb      	ldrh	r3, [r7, #6]
 800de50:	461a      	mov	r2, r3
 800de52:	68b9      	ldr	r1, [r7, #8]
 800de54:	68f8      	ldr	r0, [r7, #12]
 800de56:	f7ff fc33 	bl	800d6c0 <UART_Start_Receive_DMA>
 800de5a:	4603      	mov	r3, r0
 800de5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800de60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800de64:	2b00      	cmp	r3, #0
 800de66:	d124      	bne.n	800deb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d11d      	bne.n	800deac <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2210      	movs	r2, #16
 800de76:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de7e:	69bb      	ldr	r3, [r7, #24]
 800de80:	e853 3f00 	ldrex	r3, [r3]
 800de84:	617b      	str	r3, [r7, #20]
   return(result);
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	f043 0310 	orr.w	r3, r3, #16
 800de8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	461a      	mov	r2, r3
 800de94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de96:	627b      	str	r3, [r7, #36]	@ 0x24
 800de98:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9a:	6a39      	ldr	r1, [r7, #32]
 800de9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de9e:	e841 2300 	strex	r3, r2, [r1]
 800dea2:	61fb      	str	r3, [r7, #28]
   return(result);
 800dea4:	69fb      	ldr	r3, [r7, #28]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d1e6      	bne.n	800de78 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800deaa:	e002      	b.n	800deb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800deac:	2301      	movs	r3, #1
 800deae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800deb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800deb6:	e000      	b.n	800deba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800deb8:	2302      	movs	r3, #2
  }
}
 800deba:	4618      	mov	r0, r3
 800debc:	3730      	adds	r7, #48	@ 0x30
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd80      	pop	{r7, pc}
	...

0800dec4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b085      	sub	sp, #20
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d108      	bne.n	800dee6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2201      	movs	r2, #1
 800ded8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2201      	movs	r2, #1
 800dee0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dee4:	e031      	b.n	800df4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dee6:	2308      	movs	r3, #8
 800dee8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800deea:	2308      	movs	r3, #8
 800deec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	689b      	ldr	r3, [r3, #8]
 800def4:	0e5b      	lsrs	r3, r3, #25
 800def6:	b2db      	uxtb	r3, r3
 800def8:	f003 0307 	and.w	r3, r3, #7
 800defc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	689b      	ldr	r3, [r3, #8]
 800df04:	0f5b      	lsrs	r3, r3, #29
 800df06:	b2db      	uxtb	r3, r3
 800df08:	f003 0307 	and.w	r3, r3, #7
 800df0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df0e:	7bbb      	ldrb	r3, [r7, #14]
 800df10:	7b3a      	ldrb	r2, [r7, #12]
 800df12:	4911      	ldr	r1, [pc, #68]	@ (800df58 <UARTEx_SetNbDataToProcess+0x94>)
 800df14:	5c8a      	ldrb	r2, [r1, r2]
 800df16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800df1a:	7b3a      	ldrb	r2, [r7, #12]
 800df1c:	490f      	ldr	r1, [pc, #60]	@ (800df5c <UARTEx_SetNbDataToProcess+0x98>)
 800df1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df20:	fb93 f3f2 	sdiv	r3, r3, r2
 800df24:	b29a      	uxth	r2, r3
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df2c:	7bfb      	ldrb	r3, [r7, #15]
 800df2e:	7b7a      	ldrb	r2, [r7, #13]
 800df30:	4909      	ldr	r1, [pc, #36]	@ (800df58 <UARTEx_SetNbDataToProcess+0x94>)
 800df32:	5c8a      	ldrb	r2, [r1, r2]
 800df34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800df38:	7b7a      	ldrb	r2, [r7, #13]
 800df3a:	4908      	ldr	r1, [pc, #32]	@ (800df5c <UARTEx_SetNbDataToProcess+0x98>)
 800df3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df3e:	fb93 f3f2 	sdiv	r3, r3, r2
 800df42:	b29a      	uxth	r2, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800df4a:	bf00      	nop
 800df4c:	3714      	adds	r7, #20
 800df4e:	46bd      	mov	sp, r7
 800df50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df54:	4770      	bx	lr
 800df56:	bf00      	nop
 800df58:	08016b2c 	.word	0x08016b2c
 800df5c:	08016b34 	.word	0x08016b34

0800df60 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2200      	movs	r2, #0
 800df6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800df70:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800df74:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	b29a      	uxth	r2, r3
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3714      	adds	r7, #20
 800df86:	46bd      	mov	sp, r7
 800df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8c:	4770      	bx	lr

0800df8e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800df8e:	b480      	push	{r7}
 800df90:	b085      	sub	sp, #20
 800df92:	af00      	add	r7, sp, #0
 800df94:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800df96:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800df9a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800dfa2:	b29a      	uxth	r2, r3
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	b29b      	uxth	r3, r3
 800dfa8:	43db      	mvns	r3, r3
 800dfaa:	b29b      	uxth	r3, r3
 800dfac:	4013      	ands	r3, r2
 800dfae:	b29a      	uxth	r2, r3
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dfb6:	2300      	movs	r3, #0
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3714      	adds	r7, #20
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc2:	4770      	bx	lr

0800dfc4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b085      	sub	sp, #20
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	60f8      	str	r0, [r7, #12]
 800dfcc:	1d3b      	adds	r3, r7, #4
 800dfce:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800dff2:	2300      	movs	r3, #0
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	3714      	adds	r7, #20
 800dff8:	46bd      	mov	sp, r7
 800dffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffe:	4770      	bx	lr

0800e000 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e000:	b480      	push	{r7}
 800e002:	b0a7      	sub	sp, #156	@ 0x9c
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
 800e008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e00a:	2300      	movs	r3, #0
 800e00c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e010:	687a      	ldr	r2, [r7, #4]
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	009b      	lsls	r3, r3, #2
 800e018:	4413      	add	r3, r2
 800e01a:	881b      	ldrh	r3, [r3, #0]
 800e01c:	b29b      	uxth	r3, r3
 800e01e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800e022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e026:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	78db      	ldrb	r3, [r3, #3]
 800e02e:	2b03      	cmp	r3, #3
 800e030:	d81f      	bhi.n	800e072 <USB_ActivateEndpoint+0x72>
 800e032:	a201      	add	r2, pc, #4	@ (adr r2, 800e038 <USB_ActivateEndpoint+0x38>)
 800e034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e038:	0800e049 	.word	0x0800e049
 800e03c:	0800e065 	.word	0x0800e065
 800e040:	0800e07b 	.word	0x0800e07b
 800e044:	0800e057 	.word	0x0800e057
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e048:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e04c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e050:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e054:	e012      	b.n	800e07c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e056:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e05a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800e05e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e062:	e00b      	b.n	800e07c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e064:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e068:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e06c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e070:	e004      	b.n	800e07c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800e072:	2301      	movs	r3, #1
 800e074:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800e078:	e000      	b.n	800e07c <USB_ActivateEndpoint+0x7c>
      break;
 800e07a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	781b      	ldrb	r3, [r3, #0]
 800e082:	009b      	lsls	r3, r3, #2
 800e084:	441a      	add	r2, r3
 800e086:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e08a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e08e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e092:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e09a:	b29b      	uxth	r3, r3
 800e09c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e09e:	687a      	ldr	r2, [r7, #4]
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	009b      	lsls	r3, r3, #2
 800e0a6:	4413      	add	r3, r2
 800e0a8:	881b      	ldrh	r3, [r3, #0]
 800e0aa:	b29b      	uxth	r3, r3
 800e0ac:	b21b      	sxth	r3, r3
 800e0ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0b6:	b21a      	sxth	r2, r3
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	781b      	ldrb	r3, [r3, #0]
 800e0bc:	b21b      	sxth	r3, r3
 800e0be:	4313      	orrs	r3, r2
 800e0c0:	b21b      	sxth	r3, r3
 800e0c2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800e0c6:	687a      	ldr	r2, [r7, #4]
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	441a      	add	r2, r3
 800e0d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800e0d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	7b1b      	ldrb	r3, [r3, #12]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	f040 8180 	bne.w	800e3f2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	785b      	ldrb	r3, [r3, #1]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	f000 8084 	beq.w	800e204 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	61bb      	str	r3, [r7, #24]
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e106:	b29b      	uxth	r3, r3
 800e108:	461a      	mov	r2, r3
 800e10a:	69bb      	ldr	r3, [r7, #24]
 800e10c:	4413      	add	r3, r2
 800e10e:	61bb      	str	r3, [r7, #24]
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	781b      	ldrb	r3, [r3, #0]
 800e114:	00da      	lsls	r2, r3, #3
 800e116:	69bb      	ldr	r3, [r7, #24]
 800e118:	4413      	add	r3, r2
 800e11a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e11e:	617b      	str	r3, [r7, #20]
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	88db      	ldrh	r3, [r3, #6]
 800e124:	085b      	lsrs	r3, r3, #1
 800e126:	b29b      	uxth	r3, r3
 800e128:	005b      	lsls	r3, r3, #1
 800e12a:	b29a      	uxth	r2, r3
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	781b      	ldrb	r3, [r3, #0]
 800e136:	009b      	lsls	r3, r3, #2
 800e138:	4413      	add	r3, r2
 800e13a:	881b      	ldrh	r3, [r3, #0]
 800e13c:	827b      	strh	r3, [r7, #18]
 800e13e:	8a7b      	ldrh	r3, [r7, #18]
 800e140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e144:	2b00      	cmp	r3, #0
 800e146:	d01b      	beq.n	800e180 <USB_ActivateEndpoint+0x180>
 800e148:	687a      	ldr	r2, [r7, #4]
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	009b      	lsls	r3, r3, #2
 800e150:	4413      	add	r3, r2
 800e152:	881b      	ldrh	r3, [r3, #0]
 800e154:	b29b      	uxth	r3, r3
 800e156:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e15a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e15e:	823b      	strh	r3, [r7, #16]
 800e160:	687a      	ldr	r2, [r7, #4]
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	781b      	ldrb	r3, [r3, #0]
 800e166:	009b      	lsls	r3, r3, #2
 800e168:	441a      	add	r2, r3
 800e16a:	8a3b      	ldrh	r3, [r7, #16]
 800e16c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e170:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e174:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e178:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e17c:	b29b      	uxth	r3, r3
 800e17e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	78db      	ldrb	r3, [r3, #3]
 800e184:	2b01      	cmp	r3, #1
 800e186:	d020      	beq.n	800e1ca <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e188:	687a      	ldr	r2, [r7, #4]
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	4413      	add	r3, r2
 800e192:	881b      	ldrh	r3, [r3, #0]
 800e194:	b29b      	uxth	r3, r3
 800e196:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e19a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e19e:	81bb      	strh	r3, [r7, #12]
 800e1a0:	89bb      	ldrh	r3, [r7, #12]
 800e1a2:	f083 0320 	eor.w	r3, r3, #32
 800e1a6:	81bb      	strh	r3, [r7, #12]
 800e1a8:	687a      	ldr	r2, [r7, #4]
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	009b      	lsls	r3, r3, #2
 800e1b0:	441a      	add	r2, r3
 800e1b2:	89bb      	ldrh	r3, [r7, #12]
 800e1b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1c4:	b29b      	uxth	r3, r3
 800e1c6:	8013      	strh	r3, [r2, #0]
 800e1c8:	e3f9      	b.n	800e9be <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e1ca:	687a      	ldr	r2, [r7, #4]
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	781b      	ldrb	r3, [r3, #0]
 800e1d0:	009b      	lsls	r3, r3, #2
 800e1d2:	4413      	add	r3, r2
 800e1d4:	881b      	ldrh	r3, [r3, #0]
 800e1d6:	b29b      	uxth	r3, r3
 800e1d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1e0:	81fb      	strh	r3, [r7, #14]
 800e1e2:	687a      	ldr	r2, [r7, #4]
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	781b      	ldrb	r3, [r3, #0]
 800e1e8:	009b      	lsls	r3, r3, #2
 800e1ea:	441a      	add	r2, r3
 800e1ec:	89fb      	ldrh	r3, [r7, #14]
 800e1ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1fe:	b29b      	uxth	r3, r3
 800e200:	8013      	strh	r3, [r2, #0]
 800e202:	e3dc      	b.n	800e9be <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	633b      	str	r3, [r7, #48]	@ 0x30
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e20e:	b29b      	uxth	r3, r3
 800e210:	461a      	mov	r2, r3
 800e212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e214:	4413      	add	r3, r2
 800e216:	633b      	str	r3, [r7, #48]	@ 0x30
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	781b      	ldrb	r3, [r3, #0]
 800e21c:	00da      	lsls	r2, r3, #3
 800e21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e220:	4413      	add	r3, r2
 800e222:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e226:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	88db      	ldrh	r3, [r3, #6]
 800e22c:	085b      	lsrs	r3, r3, #1
 800e22e:	b29b      	uxth	r3, r3
 800e230:	005b      	lsls	r3, r3, #1
 800e232:	b29a      	uxth	r2, r3
 800e234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e236:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e242:	b29b      	uxth	r3, r3
 800e244:	461a      	mov	r2, r3
 800e246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e248:	4413      	add	r3, r2
 800e24a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	00da      	lsls	r2, r3, #3
 800e252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e254:	4413      	add	r3, r2
 800e256:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e25a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e25e:	881b      	ldrh	r3, [r3, #0]
 800e260:	b29b      	uxth	r3, r3
 800e262:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e266:	b29a      	uxth	r2, r3
 800e268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e26a:	801a      	strh	r2, [r3, #0]
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	691b      	ldr	r3, [r3, #16]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d10a      	bne.n	800e28a <USB_ActivateEndpoint+0x28a>
 800e274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e276:	881b      	ldrh	r3, [r3, #0]
 800e278:	b29b      	uxth	r3, r3
 800e27a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e27e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e282:	b29a      	uxth	r2, r3
 800e284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e286:	801a      	strh	r2, [r3, #0]
 800e288:	e041      	b.n	800e30e <USB_ActivateEndpoint+0x30e>
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	691b      	ldr	r3, [r3, #16]
 800e28e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e290:	d81c      	bhi.n	800e2cc <USB_ActivateEndpoint+0x2cc>
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	691b      	ldr	r3, [r3, #16]
 800e296:	085b      	lsrs	r3, r3, #1
 800e298:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	691b      	ldr	r3, [r3, #16]
 800e2a0:	f003 0301 	and.w	r3, r3, #1
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d004      	beq.n	800e2b2 <USB_ActivateEndpoint+0x2b2>
 800e2a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e2ac:	3301      	adds	r3, #1
 800e2ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2b4:	881b      	ldrh	r3, [r3, #0]
 800e2b6:	b29a      	uxth	r2, r3
 800e2b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e2bc:	b29b      	uxth	r3, r3
 800e2be:	029b      	lsls	r3, r3, #10
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	b29a      	uxth	r2, r3
 800e2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c8:	801a      	strh	r2, [r3, #0]
 800e2ca:	e020      	b.n	800e30e <USB_ActivateEndpoint+0x30e>
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	691b      	ldr	r3, [r3, #16]
 800e2d0:	095b      	lsrs	r3, r3, #5
 800e2d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	691b      	ldr	r3, [r3, #16]
 800e2da:	f003 031f 	and.w	r3, r3, #31
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d104      	bne.n	800e2ec <USB_ActivateEndpoint+0x2ec>
 800e2e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e2e6:	3b01      	subs	r3, #1
 800e2e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ee:	881b      	ldrh	r3, [r3, #0]
 800e2f0:	b29a      	uxth	r2, r3
 800e2f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e2f6:	b29b      	uxth	r3, r3
 800e2f8:	029b      	lsls	r3, r3, #10
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e304:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e308:	b29a      	uxth	r2, r3
 800e30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e30c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e30e:	687a      	ldr	r2, [r7, #4]
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	4413      	add	r3, r2
 800e318:	881b      	ldrh	r3, [r3, #0]
 800e31a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e31c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e31e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e322:	2b00      	cmp	r3, #0
 800e324:	d01b      	beq.n	800e35e <USB_ActivateEndpoint+0x35e>
 800e326:	687a      	ldr	r2, [r7, #4]
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	781b      	ldrb	r3, [r3, #0]
 800e32c:	009b      	lsls	r3, r3, #2
 800e32e:	4413      	add	r3, r2
 800e330:	881b      	ldrh	r3, [r3, #0]
 800e332:	b29b      	uxth	r3, r3
 800e334:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e33c:	843b      	strh	r3, [r7, #32]
 800e33e:	687a      	ldr	r2, [r7, #4]
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	441a      	add	r2, r3
 800e348:	8c3b      	ldrh	r3, [r7, #32]
 800e34a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e34e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e352:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d124      	bne.n	800e3b0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	009b      	lsls	r3, r3, #2
 800e36e:	4413      	add	r3, r2
 800e370:	881b      	ldrh	r3, [r3, #0]
 800e372:	b29b      	uxth	r3, r3
 800e374:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e37c:	83bb      	strh	r3, [r7, #28]
 800e37e:	8bbb      	ldrh	r3, [r7, #28]
 800e380:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e384:	83bb      	strh	r3, [r7, #28]
 800e386:	8bbb      	ldrh	r3, [r7, #28]
 800e388:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e38c:	83bb      	strh	r3, [r7, #28]
 800e38e:	687a      	ldr	r2, [r7, #4]
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	441a      	add	r2, r3
 800e398:	8bbb      	ldrh	r3, [r7, #28]
 800e39a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e39e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3aa:	b29b      	uxth	r3, r3
 800e3ac:	8013      	strh	r3, [r2, #0]
 800e3ae:	e306      	b.n	800e9be <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	781b      	ldrb	r3, [r3, #0]
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	4413      	add	r3, r2
 800e3ba:	881b      	ldrh	r3, [r3, #0]
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e3c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3c6:	83fb      	strh	r3, [r7, #30]
 800e3c8:	8bfb      	ldrh	r3, [r7, #30]
 800e3ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e3ce:	83fb      	strh	r3, [r7, #30]
 800e3d0:	687a      	ldr	r2, [r7, #4]
 800e3d2:	683b      	ldr	r3, [r7, #0]
 800e3d4:	781b      	ldrb	r3, [r3, #0]
 800e3d6:	009b      	lsls	r3, r3, #2
 800e3d8:	441a      	add	r2, r3
 800e3da:	8bfb      	ldrh	r3, [r7, #30]
 800e3dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3ec:	b29b      	uxth	r3, r3
 800e3ee:	8013      	strh	r3, [r2, #0]
 800e3f0:	e2e5      	b.n	800e9be <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	78db      	ldrb	r3, [r3, #3]
 800e3f6:	2b02      	cmp	r3, #2
 800e3f8:	d11e      	bne.n	800e438 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e3fa:	687a      	ldr	r2, [r7, #4]
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	781b      	ldrb	r3, [r3, #0]
 800e400:	009b      	lsls	r3, r3, #2
 800e402:	4413      	add	r3, r2
 800e404:	881b      	ldrh	r3, [r3, #0]
 800e406:	b29b      	uxth	r3, r3
 800e408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e410:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e414:	687a      	ldr	r2, [r7, #4]
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	009b      	lsls	r3, r3, #2
 800e41c:	441a      	add	r2, r3
 800e41e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e422:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e426:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e42a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e42e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e432:	b29b      	uxth	r3, r3
 800e434:	8013      	strh	r3, [r2, #0]
 800e436:	e01d      	b.n	800e474 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e438:	687a      	ldr	r2, [r7, #4]
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	009b      	lsls	r3, r3, #2
 800e440:	4413      	add	r3, r2
 800e442:	881b      	ldrh	r3, [r3, #0]
 800e444:	b29b      	uxth	r3, r3
 800e446:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e44a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e44e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e452:	687a      	ldr	r2, [r7, #4]
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	781b      	ldrb	r3, [r3, #0]
 800e458:	009b      	lsls	r3, r3, #2
 800e45a:	441a      	add	r2, r3
 800e45c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e460:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e464:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e46c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e470:	b29b      	uxth	r3, r3
 800e472:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e47e:	b29b      	uxth	r3, r3
 800e480:	461a      	mov	r2, r3
 800e482:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e484:	4413      	add	r3, r2
 800e486:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	00da      	lsls	r2, r3, #3
 800e48e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e490:	4413      	add	r3, r2
 800e492:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e496:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	891b      	ldrh	r3, [r3, #8]
 800e49c:	085b      	lsrs	r3, r3, #1
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	005b      	lsls	r3, r3, #1
 800e4a2:	b29a      	uxth	r2, r3
 800e4a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e4a6:	801a      	strh	r2, [r3, #0]
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	461a      	mov	r2, r3
 800e4b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e4b8:	4413      	add	r3, r2
 800e4ba:	677b      	str	r3, [r7, #116]	@ 0x74
 800e4bc:	683b      	ldr	r3, [r7, #0]
 800e4be:	781b      	ldrb	r3, [r3, #0]
 800e4c0:	00da      	lsls	r2, r3, #3
 800e4c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e4c4:	4413      	add	r3, r2
 800e4c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e4ca:	673b      	str	r3, [r7, #112]	@ 0x70
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	895b      	ldrh	r3, [r3, #10]
 800e4d0:	085b      	lsrs	r3, r3, #1
 800e4d2:	b29b      	uxth	r3, r3
 800e4d4:	005b      	lsls	r3, r3, #1
 800e4d6:	b29a      	uxth	r2, r3
 800e4d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e4da:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	785b      	ldrb	r3, [r3, #1]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	f040 81af 	bne.w	800e844 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	009b      	lsls	r3, r3, #2
 800e4ee:	4413      	add	r3, r2
 800e4f0:	881b      	ldrh	r3, [r3, #0]
 800e4f2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e4f6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e4fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d01d      	beq.n	800e53e <USB_ActivateEndpoint+0x53e>
 800e502:	687a      	ldr	r2, [r7, #4]
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	009b      	lsls	r3, r3, #2
 800e50a:	4413      	add	r3, r2
 800e50c:	881b      	ldrh	r3, [r3, #0]
 800e50e:	b29b      	uxth	r3, r3
 800e510:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e518:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e51c:	687a      	ldr	r2, [r7, #4]
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	781b      	ldrb	r3, [r3, #0]
 800e522:	009b      	lsls	r3, r3, #2
 800e524:	441a      	add	r2, r3
 800e526:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e52a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e52e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e532:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e53e:	687a      	ldr	r2, [r7, #4]
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	4413      	add	r3, r2
 800e548:	881b      	ldrh	r3, [r3, #0]
 800e54a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e54e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e556:	2b00      	cmp	r3, #0
 800e558:	d01d      	beq.n	800e596 <USB_ActivateEndpoint+0x596>
 800e55a:	687a      	ldr	r2, [r7, #4]
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	781b      	ldrb	r3, [r3, #0]
 800e560:	009b      	lsls	r3, r3, #2
 800e562:	4413      	add	r3, r2
 800e564:	881b      	ldrh	r3, [r3, #0]
 800e566:	b29b      	uxth	r3, r3
 800e568:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e56c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e570:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e574:	687a      	ldr	r2, [r7, #4]
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	781b      	ldrb	r3, [r3, #0]
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	441a      	add	r2, r3
 800e57e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e58a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e58e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e592:	b29b      	uxth	r3, r3
 800e594:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	785b      	ldrb	r3, [r3, #1]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d16b      	bne.n	800e676 <USB_ActivateEndpoint+0x676>
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5ae:	4413      	add	r3, r2
 800e5b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	781b      	ldrb	r3, [r3, #0]
 800e5b6:	00da      	lsls	r2, r3, #3
 800e5b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5ba:	4413      	add	r3, r2
 800e5bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e5c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5c4:	881b      	ldrh	r3, [r3, #0]
 800e5c6:	b29b      	uxth	r3, r3
 800e5c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5d0:	801a      	strh	r2, [r3, #0]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	691b      	ldr	r3, [r3, #16]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d10a      	bne.n	800e5f0 <USB_ActivateEndpoint+0x5f0>
 800e5da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5dc:	881b      	ldrh	r3, [r3, #0]
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e5e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5e8:	b29a      	uxth	r2, r3
 800e5ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5ec:	801a      	strh	r2, [r3, #0]
 800e5ee:	e05d      	b.n	800e6ac <USB_ActivateEndpoint+0x6ac>
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	691b      	ldr	r3, [r3, #16]
 800e5f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800e5f6:	d81c      	bhi.n	800e632 <USB_ActivateEndpoint+0x632>
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	691b      	ldr	r3, [r3, #16]
 800e5fc:	085b      	lsrs	r3, r3, #1
 800e5fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	691b      	ldr	r3, [r3, #16]
 800e606:	f003 0301 	and.w	r3, r3, #1
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d004      	beq.n	800e618 <USB_ActivateEndpoint+0x618>
 800e60e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e612:	3301      	adds	r3, #1
 800e614:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e618:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e61a:	881b      	ldrh	r3, [r3, #0]
 800e61c:	b29a      	uxth	r2, r3
 800e61e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e622:	b29b      	uxth	r3, r3
 800e624:	029b      	lsls	r3, r3, #10
 800e626:	b29b      	uxth	r3, r3
 800e628:	4313      	orrs	r3, r2
 800e62a:	b29a      	uxth	r2, r3
 800e62c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e62e:	801a      	strh	r2, [r3, #0]
 800e630:	e03c      	b.n	800e6ac <USB_ActivateEndpoint+0x6ac>
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	691b      	ldr	r3, [r3, #16]
 800e636:	095b      	lsrs	r3, r3, #5
 800e638:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	691b      	ldr	r3, [r3, #16]
 800e640:	f003 031f 	and.w	r3, r3, #31
 800e644:	2b00      	cmp	r3, #0
 800e646:	d104      	bne.n	800e652 <USB_ActivateEndpoint+0x652>
 800e648:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e64c:	3b01      	subs	r3, #1
 800e64e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e654:	881b      	ldrh	r3, [r3, #0]
 800e656:	b29a      	uxth	r2, r3
 800e658:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e65c:	b29b      	uxth	r3, r3
 800e65e:	029b      	lsls	r3, r3, #10
 800e660:	b29b      	uxth	r3, r3
 800e662:	4313      	orrs	r3, r2
 800e664:	b29b      	uxth	r3, r3
 800e666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e66a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e66e:	b29a      	uxth	r2, r3
 800e670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e672:	801a      	strh	r2, [r3, #0]
 800e674:	e01a      	b.n	800e6ac <USB_ActivateEndpoint+0x6ac>
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	785b      	ldrb	r3, [r3, #1]
 800e67a:	2b01      	cmp	r3, #1
 800e67c:	d116      	bne.n	800e6ac <USB_ActivateEndpoint+0x6ac>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	657b      	str	r3, [r7, #84]	@ 0x54
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e688:	b29b      	uxth	r3, r3
 800e68a:	461a      	mov	r2, r3
 800e68c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e68e:	4413      	add	r3, r2
 800e690:	657b      	str	r3, [r7, #84]	@ 0x54
 800e692:	683b      	ldr	r3, [r7, #0]
 800e694:	781b      	ldrb	r3, [r3, #0]
 800e696:	00da      	lsls	r2, r3, #3
 800e698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e69a:	4413      	add	r3, r2
 800e69c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e6a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	691b      	ldr	r3, [r3, #16]
 800e6a6:	b29a      	uxth	r2, r3
 800e6a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e6aa:	801a      	strh	r2, [r3, #0]
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	785b      	ldrb	r3, [r3, #1]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d16b      	bne.n	800e790 <USB_ActivateEndpoint+0x790>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e6c2:	b29b      	uxth	r3, r3
 800e6c4:	461a      	mov	r2, r3
 800e6c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6c8:	4413      	add	r3, r2
 800e6ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	781b      	ldrb	r3, [r3, #0]
 800e6d0:	00da      	lsls	r2, r3, #3
 800e6d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6d4:	4413      	add	r3, r2
 800e6d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e6da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6de:	881b      	ldrh	r3, [r3, #0]
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e6e6:	b29a      	uxth	r2, r3
 800e6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6ea:	801a      	strh	r2, [r3, #0]
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	691b      	ldr	r3, [r3, #16]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d10a      	bne.n	800e70a <USB_ActivateEndpoint+0x70a>
 800e6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6f6:	881b      	ldrh	r3, [r3, #0]
 800e6f8:	b29b      	uxth	r3, r3
 800e6fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e702:	b29a      	uxth	r2, r3
 800e704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e706:	801a      	strh	r2, [r3, #0]
 800e708:	e05b      	b.n	800e7c2 <USB_ActivateEndpoint+0x7c2>
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	691b      	ldr	r3, [r3, #16]
 800e70e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e710:	d81c      	bhi.n	800e74c <USB_ActivateEndpoint+0x74c>
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	691b      	ldr	r3, [r3, #16]
 800e716:	085b      	lsrs	r3, r3, #1
 800e718:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	691b      	ldr	r3, [r3, #16]
 800e720:	f003 0301 	and.w	r3, r3, #1
 800e724:	2b00      	cmp	r3, #0
 800e726:	d004      	beq.n	800e732 <USB_ActivateEndpoint+0x732>
 800e728:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e72c:	3301      	adds	r3, #1
 800e72e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e734:	881b      	ldrh	r3, [r3, #0]
 800e736:	b29a      	uxth	r2, r3
 800e738:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	029b      	lsls	r3, r3, #10
 800e740:	b29b      	uxth	r3, r3
 800e742:	4313      	orrs	r3, r2
 800e744:	b29a      	uxth	r2, r3
 800e746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e748:	801a      	strh	r2, [r3, #0]
 800e74a:	e03a      	b.n	800e7c2 <USB_ActivateEndpoint+0x7c2>
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	691b      	ldr	r3, [r3, #16]
 800e750:	095b      	lsrs	r3, r3, #5
 800e752:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	691b      	ldr	r3, [r3, #16]
 800e75a:	f003 031f 	and.w	r3, r3, #31
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d104      	bne.n	800e76c <USB_ActivateEndpoint+0x76c>
 800e762:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e766:	3b01      	subs	r3, #1
 800e768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e76e:	881b      	ldrh	r3, [r3, #0]
 800e770:	b29a      	uxth	r2, r3
 800e772:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e776:	b29b      	uxth	r3, r3
 800e778:	029b      	lsls	r3, r3, #10
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	4313      	orrs	r3, r2
 800e77e:	b29b      	uxth	r3, r3
 800e780:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e784:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e788:	b29a      	uxth	r2, r3
 800e78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e78c:	801a      	strh	r2, [r3, #0]
 800e78e:	e018      	b.n	800e7c2 <USB_ActivateEndpoint+0x7c2>
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	785b      	ldrb	r3, [r3, #1]
 800e794:	2b01      	cmp	r3, #1
 800e796:	d114      	bne.n	800e7c2 <USB_ActivateEndpoint+0x7c2>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e79e:	b29b      	uxth	r3, r3
 800e7a0:	461a      	mov	r2, r3
 800e7a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7a4:	4413      	add	r3, r2
 800e7a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	781b      	ldrb	r3, [r3, #0]
 800e7ac:	00da      	lsls	r2, r3, #3
 800e7ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7b0:	4413      	add	r3, r2
 800e7b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e7b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7b8:	683b      	ldr	r3, [r7, #0]
 800e7ba:	691b      	ldr	r3, [r3, #16]
 800e7bc:	b29a      	uxth	r2, r3
 800e7be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7c0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e7c2:	687a      	ldr	r2, [r7, #4]
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	781b      	ldrb	r3, [r3, #0]
 800e7c8:	009b      	lsls	r3, r3, #2
 800e7ca:	4413      	add	r3, r2
 800e7cc:	881b      	ldrh	r3, [r3, #0]
 800e7ce:	b29b      	uxth	r3, r3
 800e7d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e7da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e7dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e7e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e7e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e7e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e7e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e7ea:	687a      	ldr	r2, [r7, #4]
 800e7ec:	683b      	ldr	r3, [r7, #0]
 800e7ee:	781b      	ldrb	r3, [r3, #0]
 800e7f0:	009b      	lsls	r3, r3, #2
 800e7f2:	441a      	add	r2, r3
 800e7f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e7f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e806:	b29b      	uxth	r3, r3
 800e808:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e80a:	687a      	ldr	r2, [r7, #4]
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	781b      	ldrb	r3, [r3, #0]
 800e810:	009b      	lsls	r3, r3, #2
 800e812:	4413      	add	r3, r2
 800e814:	881b      	ldrh	r3, [r3, #0]
 800e816:	b29b      	uxth	r3, r3
 800e818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e81c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e820:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e822:	687a      	ldr	r2, [r7, #4]
 800e824:	683b      	ldr	r3, [r7, #0]
 800e826:	781b      	ldrb	r3, [r3, #0]
 800e828:	009b      	lsls	r3, r3, #2
 800e82a:	441a      	add	r2, r3
 800e82c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e82e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e832:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e83a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e83e:	b29b      	uxth	r3, r3
 800e840:	8013      	strh	r3, [r2, #0]
 800e842:	e0bc      	b.n	800e9be <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e844:	687a      	ldr	r2, [r7, #4]
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	781b      	ldrb	r3, [r3, #0]
 800e84a:	009b      	lsls	r3, r3, #2
 800e84c:	4413      	add	r3, r2
 800e84e:	881b      	ldrh	r3, [r3, #0]
 800e850:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e854:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e858:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d01d      	beq.n	800e89c <USB_ActivateEndpoint+0x89c>
 800e860:	687a      	ldr	r2, [r7, #4]
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	009b      	lsls	r3, r3, #2
 800e868:	4413      	add	r3, r2
 800e86a:	881b      	ldrh	r3, [r3, #0]
 800e86c:	b29b      	uxth	r3, r3
 800e86e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e876:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e87a:	687a      	ldr	r2, [r7, #4]
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	009b      	lsls	r3, r3, #2
 800e882:	441a      	add	r2, r3
 800e884:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e888:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e88c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e890:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e898:	b29b      	uxth	r3, r3
 800e89a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e89c:	687a      	ldr	r2, [r7, #4]
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	009b      	lsls	r3, r3, #2
 800e8a4:	4413      	add	r3, r2
 800e8a6:	881b      	ldrh	r3, [r3, #0]
 800e8a8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e8ac:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e8b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d01d      	beq.n	800e8f4 <USB_ActivateEndpoint+0x8f4>
 800e8b8:	687a      	ldr	r2, [r7, #4]
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	781b      	ldrb	r3, [r3, #0]
 800e8be:	009b      	lsls	r3, r3, #2
 800e8c0:	4413      	add	r3, r2
 800e8c2:	881b      	ldrh	r3, [r3, #0]
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8ce:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e8d2:	687a      	ldr	r2, [r7, #4]
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	781b      	ldrb	r3, [r3, #0]
 800e8d8:	009b      	lsls	r3, r3, #2
 800e8da:	441a      	add	r2, r3
 800e8dc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e8e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e8f0:	b29b      	uxth	r3, r3
 800e8f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	78db      	ldrb	r3, [r3, #3]
 800e8f8:	2b01      	cmp	r3, #1
 800e8fa:	d024      	beq.n	800e946 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	4413      	add	r3, r2
 800e906:	881b      	ldrh	r3, [r3, #0]
 800e908:	b29b      	uxth	r3, r3
 800e90a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e90e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e912:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e916:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e91a:	f083 0320 	eor.w	r3, r3, #32
 800e91e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e922:	687a      	ldr	r2, [r7, #4]
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	009b      	lsls	r3, r3, #2
 800e92a:	441a      	add	r2, r3
 800e92c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e930:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e934:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e93c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e940:	b29b      	uxth	r3, r3
 800e942:	8013      	strh	r3, [r2, #0]
 800e944:	e01d      	b.n	800e982 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e946:	687a      	ldr	r2, [r7, #4]
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	009b      	lsls	r3, r3, #2
 800e94e:	4413      	add	r3, r2
 800e950:	881b      	ldrh	r3, [r3, #0]
 800e952:	b29b      	uxth	r3, r3
 800e954:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e95c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e960:	687a      	ldr	r2, [r7, #4]
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	781b      	ldrb	r3, [r3, #0]
 800e966:	009b      	lsls	r3, r3, #2
 800e968:	441a      	add	r2, r3
 800e96a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e96e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e972:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e976:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e97a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e97e:	b29b      	uxth	r3, r3
 800e980:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	009b      	lsls	r3, r3, #2
 800e98a:	4413      	add	r3, r2
 800e98c:	881b      	ldrh	r3, [r3, #0]
 800e98e:	b29b      	uxth	r3, r3
 800e990:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e998:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e99c:	687a      	ldr	r2, [r7, #4]
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	781b      	ldrb	r3, [r3, #0]
 800e9a2:	009b      	lsls	r3, r3, #2
 800e9a4:	441a      	add	r2, r3
 800e9a6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e9aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e9be:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e9c2:	4618      	mov	r0, r3
 800e9c4:	379c      	adds	r7, #156	@ 0x9c
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9cc:	4770      	bx	lr
 800e9ce:	bf00      	nop

0800e9d0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b08d      	sub	sp, #52	@ 0x34
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
 800e9d8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	7b1b      	ldrb	r3, [r3, #12]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	f040 808e 	bne.w	800eb00 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	785b      	ldrb	r3, [r3, #1]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d044      	beq.n	800ea76 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e9ec:	687a      	ldr	r2, [r7, #4]
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	009b      	lsls	r3, r3, #2
 800e9f4:	4413      	add	r3, r2
 800e9f6:	881b      	ldrh	r3, [r3, #0]
 800e9f8:	81bb      	strh	r3, [r7, #12]
 800e9fa:	89bb      	ldrh	r3, [r7, #12]
 800e9fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d01b      	beq.n	800ea3c <USB_DeactivateEndpoint+0x6c>
 800ea04:	687a      	ldr	r2, [r7, #4]
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	781b      	ldrb	r3, [r3, #0]
 800ea0a:	009b      	lsls	r3, r3, #2
 800ea0c:	4413      	add	r3, r2
 800ea0e:	881b      	ldrh	r3, [r3, #0]
 800ea10:	b29b      	uxth	r3, r3
 800ea12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea1a:	817b      	strh	r3, [r7, #10]
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	009b      	lsls	r3, r3, #2
 800ea24:	441a      	add	r2, r3
 800ea26:	897b      	ldrh	r3, [r7, #10]
 800ea28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea38:	b29b      	uxth	r3, r3
 800ea3a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ea3c:	687a      	ldr	r2, [r7, #4]
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	781b      	ldrb	r3, [r3, #0]
 800ea42:	009b      	lsls	r3, r3, #2
 800ea44:	4413      	add	r3, r2
 800ea46:	881b      	ldrh	r3, [r3, #0]
 800ea48:	b29b      	uxth	r3, r3
 800ea4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea52:	813b      	strh	r3, [r7, #8]
 800ea54:	687a      	ldr	r2, [r7, #4]
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	781b      	ldrb	r3, [r3, #0]
 800ea5a:	009b      	lsls	r3, r3, #2
 800ea5c:	441a      	add	r2, r3
 800ea5e:	893b      	ldrh	r3, [r7, #8]
 800ea60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea70:	b29b      	uxth	r3, r3
 800ea72:	8013      	strh	r3, [r2, #0]
 800ea74:	e192      	b.n	800ed9c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	4413      	add	r3, r2
 800ea80:	881b      	ldrh	r3, [r3, #0]
 800ea82:	827b      	strh	r3, [r7, #18]
 800ea84:	8a7b      	ldrh	r3, [r7, #18]
 800ea86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d01b      	beq.n	800eac6 <USB_DeactivateEndpoint+0xf6>
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	009b      	lsls	r3, r3, #2
 800ea96:	4413      	add	r3, r2
 800ea98:	881b      	ldrh	r3, [r3, #0]
 800ea9a:	b29b      	uxth	r3, r3
 800ea9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eaa4:	823b      	strh	r3, [r7, #16]
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	009b      	lsls	r3, r3, #2
 800eaae:	441a      	add	r2, r3
 800eab0:	8a3b      	ldrh	r3, [r7, #16]
 800eab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eaba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eabe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800eac6:	687a      	ldr	r2, [r7, #4]
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	781b      	ldrb	r3, [r3, #0]
 800eacc:	009b      	lsls	r3, r3, #2
 800eace:	4413      	add	r3, r2
 800ead0:	881b      	ldrh	r3, [r3, #0]
 800ead2:	b29b      	uxth	r3, r3
 800ead4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ead8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eadc:	81fb      	strh	r3, [r7, #14]
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	441a      	add	r2, r3
 800eae8:	89fb      	ldrh	r3, [r7, #14]
 800eaea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eaee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eaf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eaf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	8013      	strh	r3, [r2, #0]
 800eafe:	e14d      	b.n	800ed9c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	785b      	ldrb	r3, [r3, #1]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	f040 80a5 	bne.w	800ec54 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eb0a:	687a      	ldr	r2, [r7, #4]
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	781b      	ldrb	r3, [r3, #0]
 800eb10:	009b      	lsls	r3, r3, #2
 800eb12:	4413      	add	r3, r2
 800eb14:	881b      	ldrh	r3, [r3, #0]
 800eb16:	843b      	strh	r3, [r7, #32]
 800eb18:	8c3b      	ldrh	r3, [r7, #32]
 800eb1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d01b      	beq.n	800eb5a <USB_DeactivateEndpoint+0x18a>
 800eb22:	687a      	ldr	r2, [r7, #4]
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	781b      	ldrb	r3, [r3, #0]
 800eb28:	009b      	lsls	r3, r3, #2
 800eb2a:	4413      	add	r3, r2
 800eb2c:	881b      	ldrh	r3, [r3, #0]
 800eb2e:	b29b      	uxth	r3, r3
 800eb30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb38:	83fb      	strh	r3, [r7, #30]
 800eb3a:	687a      	ldr	r2, [r7, #4]
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	781b      	ldrb	r3, [r3, #0]
 800eb40:	009b      	lsls	r3, r3, #2
 800eb42:	441a      	add	r2, r3
 800eb44:	8bfb      	ldrh	r3, [r7, #30]
 800eb46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eb52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eb5a:	687a      	ldr	r2, [r7, #4]
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	781b      	ldrb	r3, [r3, #0]
 800eb60:	009b      	lsls	r3, r3, #2
 800eb62:	4413      	add	r3, r2
 800eb64:	881b      	ldrh	r3, [r3, #0]
 800eb66:	83bb      	strh	r3, [r7, #28]
 800eb68:	8bbb      	ldrh	r3, [r7, #28]
 800eb6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d01b      	beq.n	800ebaa <USB_DeactivateEndpoint+0x1da>
 800eb72:	687a      	ldr	r2, [r7, #4]
 800eb74:	683b      	ldr	r3, [r7, #0]
 800eb76:	781b      	ldrb	r3, [r3, #0]
 800eb78:	009b      	lsls	r3, r3, #2
 800eb7a:	4413      	add	r3, r2
 800eb7c:	881b      	ldrh	r3, [r3, #0]
 800eb7e:	b29b      	uxth	r3, r3
 800eb80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb88:	837b      	strh	r3, [r7, #26]
 800eb8a:	687a      	ldr	r2, [r7, #4]
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	009b      	lsls	r3, r3, #2
 800eb92:	441a      	add	r2, r3
 800eb94:	8b7b      	ldrh	r3, [r7, #26]
 800eb96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eba2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800eba6:	b29b      	uxth	r3, r3
 800eba8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ebaa:	687a      	ldr	r2, [r7, #4]
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	781b      	ldrb	r3, [r3, #0]
 800ebb0:	009b      	lsls	r3, r3, #2
 800ebb2:	4413      	add	r3, r2
 800ebb4:	881b      	ldrh	r3, [r3, #0]
 800ebb6:	b29b      	uxth	r3, r3
 800ebb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebc0:	833b      	strh	r3, [r7, #24]
 800ebc2:	687a      	ldr	r2, [r7, #4]
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	781b      	ldrb	r3, [r3, #0]
 800ebc8:	009b      	lsls	r3, r3, #2
 800ebca:	441a      	add	r2, r3
 800ebcc:	8b3b      	ldrh	r3, [r7, #24]
 800ebce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebda:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ebde:	b29b      	uxth	r3, r3
 800ebe0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ebe2:	687a      	ldr	r2, [r7, #4]
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	781b      	ldrb	r3, [r3, #0]
 800ebe8:	009b      	lsls	r3, r3, #2
 800ebea:	4413      	add	r3, r2
 800ebec:	881b      	ldrh	r3, [r3, #0]
 800ebee:	b29b      	uxth	r3, r3
 800ebf0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ebf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebf8:	82fb      	strh	r3, [r7, #22]
 800ebfa:	687a      	ldr	r2, [r7, #4]
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	781b      	ldrb	r3, [r3, #0]
 800ec00:	009b      	lsls	r3, r3, #2
 800ec02:	441a      	add	r2, r3
 800ec04:	8afb      	ldrh	r3, [r7, #22]
 800ec06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec1a:	687a      	ldr	r2, [r7, #4]
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	781b      	ldrb	r3, [r3, #0]
 800ec20:	009b      	lsls	r3, r3, #2
 800ec22:	4413      	add	r3, r2
 800ec24:	881b      	ldrh	r3, [r3, #0]
 800ec26:	b29b      	uxth	r3, r3
 800ec28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec30:	82bb      	strh	r3, [r7, #20]
 800ec32:	687a      	ldr	r2, [r7, #4]
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	781b      	ldrb	r3, [r3, #0]
 800ec38:	009b      	lsls	r3, r3, #2
 800ec3a:	441a      	add	r2, r3
 800ec3c:	8abb      	ldrh	r3, [r7, #20]
 800ec3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec4e:	b29b      	uxth	r3, r3
 800ec50:	8013      	strh	r3, [r2, #0]
 800ec52:	e0a3      	b.n	800ed9c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ec54:	687a      	ldr	r2, [r7, #4]
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	009b      	lsls	r3, r3, #2
 800ec5c:	4413      	add	r3, r2
 800ec5e:	881b      	ldrh	r3, [r3, #0]
 800ec60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ec62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ec64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d01b      	beq.n	800eca4 <USB_DeactivateEndpoint+0x2d4>
 800ec6c:	687a      	ldr	r2, [r7, #4]
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	009b      	lsls	r3, r3, #2
 800ec74:	4413      	add	r3, r2
 800ec76:	881b      	ldrh	r3, [r3, #0]
 800ec78:	b29b      	uxth	r3, r3
 800ec7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec82:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ec84:	687a      	ldr	r2, [r7, #4]
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	781b      	ldrb	r3, [r3, #0]
 800ec8a:	009b      	lsls	r3, r3, #2
 800ec8c:	441a      	add	r2, r3
 800ec8e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ec90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ec9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eca0:	b29b      	uxth	r3, r3
 800eca2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eca4:	687a      	ldr	r2, [r7, #4]
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	781b      	ldrb	r3, [r3, #0]
 800ecaa:	009b      	lsls	r3, r3, #2
 800ecac:	4413      	add	r3, r2
 800ecae:	881b      	ldrh	r3, [r3, #0]
 800ecb0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ecb2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ecb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d01b      	beq.n	800ecf4 <USB_DeactivateEndpoint+0x324>
 800ecbc:	687a      	ldr	r2, [r7, #4]
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	781b      	ldrb	r3, [r3, #0]
 800ecc2:	009b      	lsls	r3, r3, #2
 800ecc4:	4413      	add	r3, r2
 800ecc6:	881b      	ldrh	r3, [r3, #0]
 800ecc8:	b29b      	uxth	r3, r3
 800ecca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ecce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecd2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	781b      	ldrb	r3, [r3, #0]
 800ecda:	009b      	lsls	r3, r3, #2
 800ecdc:	441a      	add	r2, r3
 800ecde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ece0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ece4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ece8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ecf0:	b29b      	uxth	r3, r3
 800ecf2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ecf4:	687a      	ldr	r2, [r7, #4]
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	781b      	ldrb	r3, [r3, #0]
 800ecfa:	009b      	lsls	r3, r3, #2
 800ecfc:	4413      	add	r3, r2
 800ecfe:	881b      	ldrh	r3, [r3, #0]
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ed0c:	687a      	ldr	r2, [r7, #4]
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	781b      	ldrb	r3, [r3, #0]
 800ed12:	009b      	lsls	r3, r3, #2
 800ed14:	441a      	add	r2, r3
 800ed16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ed18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ed24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed28:	b29b      	uxth	r3, r3
 800ed2a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ed2c:	687a      	ldr	r2, [r7, #4]
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	781b      	ldrb	r3, [r3, #0]
 800ed32:	009b      	lsls	r3, r3, #2
 800ed34:	4413      	add	r3, r2
 800ed36:	881b      	ldrh	r3, [r3, #0]
 800ed38:	b29b      	uxth	r3, r3
 800ed3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed42:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ed44:	687a      	ldr	r2, [r7, #4]
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	009b      	lsls	r3, r3, #2
 800ed4c:	441a      	add	r2, r3
 800ed4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ed50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed60:	b29b      	uxth	r3, r3
 800ed62:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ed64:	687a      	ldr	r2, [r7, #4]
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	781b      	ldrb	r3, [r3, #0]
 800ed6a:	009b      	lsls	r3, r3, #2
 800ed6c:	4413      	add	r3, r2
 800ed6e:	881b      	ldrh	r3, [r3, #0]
 800ed70:	b29b      	uxth	r3, r3
 800ed72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ed76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed7a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ed7c:	687a      	ldr	r2, [r7, #4]
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	781b      	ldrb	r3, [r3, #0]
 800ed82:	009b      	lsls	r3, r3, #2
 800ed84:	441a      	add	r2, r3
 800ed86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ed88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed98:	b29b      	uxth	r3, r3
 800ed9a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ed9c:	2300      	movs	r3, #0
}
 800ed9e:	4618      	mov	r0, r3
 800eda0:	3734      	adds	r7, #52	@ 0x34
 800eda2:	46bd      	mov	sp, r7
 800eda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda8:	4770      	bx	lr

0800edaa <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800edaa:	b580      	push	{r7, lr}
 800edac:	b0ac      	sub	sp, #176	@ 0xb0
 800edae:	af00      	add	r7, sp, #0
 800edb0:	6078      	str	r0, [r7, #4]
 800edb2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	785b      	ldrb	r3, [r3, #1]
 800edb8:	2b01      	cmp	r3, #1
 800edba:	f040 84ca 	bne.w	800f752 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	699a      	ldr	r2, [r3, #24]
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	691b      	ldr	r3, [r3, #16]
 800edc6:	429a      	cmp	r2, r3
 800edc8:	d904      	bls.n	800edd4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	691b      	ldr	r3, [r3, #16]
 800edce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800edd2:	e003      	b.n	800eddc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	699b      	ldr	r3, [r3, #24]
 800edd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	7b1b      	ldrb	r3, [r3, #12]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d122      	bne.n	800ee2a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	6959      	ldr	r1, [r3, #20]
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	88da      	ldrh	r2, [r3, #6]
 800edec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edf0:	b29b      	uxth	r3, r3
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 febd 	bl	800fb72 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	613b      	str	r3, [r7, #16]
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	461a      	mov	r2, r3
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	4413      	add	r3, r2
 800ee0a:	613b      	str	r3, [r7, #16]
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	781b      	ldrb	r3, [r3, #0]
 800ee10:	00da      	lsls	r2, r3, #3
 800ee12:	693b      	ldr	r3, [r7, #16]
 800ee14:	4413      	add	r3, r2
 800ee16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee1a:	60fb      	str	r3, [r7, #12]
 800ee1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee20:	b29a      	uxth	r2, r3
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	801a      	strh	r2, [r3, #0]
 800ee26:	f000 bc6f 	b.w	800f708 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	78db      	ldrb	r3, [r3, #3]
 800ee2e:	2b02      	cmp	r3, #2
 800ee30:	f040 831e 	bne.w	800f470 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	6a1a      	ldr	r2, [r3, #32]
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	691b      	ldr	r3, [r3, #16]
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	f240 82cf 	bls.w	800f3e0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ee42:	687a      	ldr	r2, [r7, #4]
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	781b      	ldrb	r3, [r3, #0]
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	4413      	add	r3, r2
 800ee4c:	881b      	ldrh	r3, [r3, #0]
 800ee4e:	b29b      	uxth	r3, r3
 800ee50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee58:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ee5c:	687a      	ldr	r2, [r7, #4]
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	009b      	lsls	r3, r3, #2
 800ee64:	441a      	add	r2, r3
 800ee66:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ee6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee72:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ee76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	6a1a      	ldr	r2, [r3, #32]
 800ee82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee86:	1ad2      	subs	r2, r2, r3
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ee8c:	687a      	ldr	r2, [r7, #4]
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	009b      	lsls	r3, r3, #2
 800ee94:	4413      	add	r3, r2
 800ee96:	881b      	ldrh	r3, [r3, #0]
 800ee98:	b29b      	uxth	r3, r3
 800ee9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	f000 814f 	beq.w	800f142 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	633b      	str	r3, [r7, #48]	@ 0x30
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	785b      	ldrb	r3, [r3, #1]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d16b      	bne.n	800ef88 <USB_EPStartXfer+0x1de>
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	461a      	mov	r2, r3
 800eebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eec0:	4413      	add	r3, r2
 800eec2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	781b      	ldrb	r3, [r3, #0]
 800eec8:	00da      	lsls	r2, r3, #3
 800eeca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eecc:	4413      	add	r3, r2
 800eece:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800eed2:	627b      	str	r3, [r7, #36]	@ 0x24
 800eed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed6:	881b      	ldrh	r3, [r3, #0]
 800eed8:	b29b      	uxth	r3, r3
 800eeda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eede:	b29a      	uxth	r2, r3
 800eee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eee2:	801a      	strh	r2, [r3, #0]
 800eee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d10a      	bne.n	800ef02 <USB_EPStartXfer+0x158>
 800eeec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeee:	881b      	ldrh	r3, [r3, #0]
 800eef0:	b29b      	uxth	r3, r3
 800eef2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eef6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eefa:	b29a      	uxth	r2, r3
 800eefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefe:	801a      	strh	r2, [r3, #0]
 800ef00:	e05b      	b.n	800efba <USB_EPStartXfer+0x210>
 800ef02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef06:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef08:	d81c      	bhi.n	800ef44 <USB_EPStartXfer+0x19a>
 800ef0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef0e:	085b      	lsrs	r3, r3, #1
 800ef10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef18:	f003 0301 	and.w	r3, r3, #1
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d004      	beq.n	800ef2a <USB_EPStartXfer+0x180>
 800ef20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ef24:	3301      	adds	r3, #1
 800ef26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef2c:	881b      	ldrh	r3, [r3, #0]
 800ef2e:	b29a      	uxth	r2, r3
 800ef30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ef34:	b29b      	uxth	r3, r3
 800ef36:	029b      	lsls	r3, r3, #10
 800ef38:	b29b      	uxth	r3, r3
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	b29a      	uxth	r2, r3
 800ef3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef40:	801a      	strh	r2, [r3, #0]
 800ef42:	e03a      	b.n	800efba <USB_EPStartXfer+0x210>
 800ef44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef48:	095b      	lsrs	r3, r3, #5
 800ef4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef52:	f003 031f 	and.w	r3, r3, #31
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d104      	bne.n	800ef64 <USB_EPStartXfer+0x1ba>
 800ef5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ef5e:	3b01      	subs	r3, #1
 800ef60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef66:	881b      	ldrh	r3, [r3, #0]
 800ef68:	b29a      	uxth	r2, r3
 800ef6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ef6e:	b29b      	uxth	r3, r3
 800ef70:	029b      	lsls	r3, r3, #10
 800ef72:	b29b      	uxth	r3, r3
 800ef74:	4313      	orrs	r3, r2
 800ef76:	b29b      	uxth	r3, r3
 800ef78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef80:	b29a      	uxth	r2, r3
 800ef82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef84:	801a      	strh	r2, [r3, #0]
 800ef86:	e018      	b.n	800efba <USB_EPStartXfer+0x210>
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	785b      	ldrb	r3, [r3, #1]
 800ef8c:	2b01      	cmp	r3, #1
 800ef8e:	d114      	bne.n	800efba <USB_EPStartXfer+0x210>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef96:	b29b      	uxth	r3, r3
 800ef98:	461a      	mov	r2, r3
 800ef9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef9c:	4413      	add	r3, r2
 800ef9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	781b      	ldrb	r3, [r3, #0]
 800efa4:	00da      	lsls	r2, r3, #3
 800efa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa8:	4413      	add	r3, r2
 800efaa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800efae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efb4:	b29a      	uxth	r2, r3
 800efb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efb8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	895b      	ldrh	r3, [r3, #10]
 800efbe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	6959      	ldr	r1, [r3, #20]
 800efc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efca:	b29b      	uxth	r3, r3
 800efcc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f000 fdce 	bl	800fb72 <USB_WritePMA>
            ep->xfer_buff += len;
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	695a      	ldr	r2, [r3, #20]
 800efda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efde:	441a      	add	r2, r3
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	6a1a      	ldr	r2, [r3, #32]
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	691b      	ldr	r3, [r3, #16]
 800efec:	429a      	cmp	r2, r3
 800efee:	d907      	bls.n	800f000 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800eff0:	683b      	ldr	r3, [r7, #0]
 800eff2:	6a1a      	ldr	r2, [r3, #32]
 800eff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eff8:	1ad2      	subs	r2, r2, r3
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	621a      	str	r2, [r3, #32]
 800effe:	e006      	b.n	800f00e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	6a1b      	ldr	r3, [r3, #32]
 800f004:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f008:	683b      	ldr	r3, [r7, #0]
 800f00a:	2200      	movs	r2, #0
 800f00c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	785b      	ldrb	r3, [r3, #1]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d16b      	bne.n	800f0ee <USB_EPStartXfer+0x344>
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	61bb      	str	r3, [r7, #24]
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f020:	b29b      	uxth	r3, r3
 800f022:	461a      	mov	r2, r3
 800f024:	69bb      	ldr	r3, [r7, #24]
 800f026:	4413      	add	r3, r2
 800f028:	61bb      	str	r3, [r7, #24]
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	781b      	ldrb	r3, [r3, #0]
 800f02e:	00da      	lsls	r2, r3, #3
 800f030:	69bb      	ldr	r3, [r7, #24]
 800f032:	4413      	add	r3, r2
 800f034:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f038:	617b      	str	r3, [r7, #20]
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	881b      	ldrh	r3, [r3, #0]
 800f03e:	b29b      	uxth	r3, r3
 800f040:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f044:	b29a      	uxth	r2, r3
 800f046:	697b      	ldr	r3, [r7, #20]
 800f048:	801a      	strh	r2, [r3, #0]
 800f04a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d10a      	bne.n	800f068 <USB_EPStartXfer+0x2be>
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	881b      	ldrh	r3, [r3, #0]
 800f056:	b29b      	uxth	r3, r3
 800f058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f05c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f060:	b29a      	uxth	r2, r3
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	801a      	strh	r2, [r3, #0]
 800f066:	e05d      	b.n	800f124 <USB_EPStartXfer+0x37a>
 800f068:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f06c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f06e:	d81c      	bhi.n	800f0aa <USB_EPStartXfer+0x300>
 800f070:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f074:	085b      	lsrs	r3, r3, #1
 800f076:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f07a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f07e:	f003 0301 	and.w	r3, r3, #1
 800f082:	2b00      	cmp	r3, #0
 800f084:	d004      	beq.n	800f090 <USB_EPStartXfer+0x2e6>
 800f086:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f08a:	3301      	adds	r3, #1
 800f08c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f090:	697b      	ldr	r3, [r7, #20]
 800f092:	881b      	ldrh	r3, [r3, #0]
 800f094:	b29a      	uxth	r2, r3
 800f096:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f09a:	b29b      	uxth	r3, r3
 800f09c:	029b      	lsls	r3, r3, #10
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	4313      	orrs	r3, r2
 800f0a2:	b29a      	uxth	r2, r3
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	801a      	strh	r2, [r3, #0]
 800f0a8:	e03c      	b.n	800f124 <USB_EPStartXfer+0x37a>
 800f0aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0ae:	095b      	lsrs	r3, r3, #5
 800f0b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f0b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0b8:	f003 031f 	and.w	r3, r3, #31
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d104      	bne.n	800f0ca <USB_EPStartXfer+0x320>
 800f0c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0c4:	3b01      	subs	r3, #1
 800f0c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	881b      	ldrh	r3, [r3, #0]
 800f0ce:	b29a      	uxth	r2, r3
 800f0d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0d4:	b29b      	uxth	r3, r3
 800f0d6:	029b      	lsls	r3, r3, #10
 800f0d8:	b29b      	uxth	r3, r3
 800f0da:	4313      	orrs	r3, r2
 800f0dc:	b29b      	uxth	r3, r3
 800f0de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0e6:	b29a      	uxth	r2, r3
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	801a      	strh	r2, [r3, #0]
 800f0ec:	e01a      	b.n	800f124 <USB_EPStartXfer+0x37a>
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	785b      	ldrb	r3, [r3, #1]
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d116      	bne.n	800f124 <USB_EPStartXfer+0x37a>
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	623b      	str	r3, [r7, #32]
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f100:	b29b      	uxth	r3, r3
 800f102:	461a      	mov	r2, r3
 800f104:	6a3b      	ldr	r3, [r7, #32]
 800f106:	4413      	add	r3, r2
 800f108:	623b      	str	r3, [r7, #32]
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	781b      	ldrb	r3, [r3, #0]
 800f10e:	00da      	lsls	r2, r3, #3
 800f110:	6a3b      	ldr	r3, [r7, #32]
 800f112:	4413      	add	r3, r2
 800f114:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f118:	61fb      	str	r3, [r7, #28]
 800f11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f11e:	b29a      	uxth	r2, r3
 800f120:	69fb      	ldr	r3, [r7, #28]
 800f122:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	891b      	ldrh	r3, [r3, #8]
 800f128:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	6959      	ldr	r1, [r3, #20]
 800f130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f134:	b29b      	uxth	r3, r3
 800f136:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f13a:	6878      	ldr	r0, [r7, #4]
 800f13c:	f000 fd19 	bl	800fb72 <USB_WritePMA>
 800f140:	e2e2      	b.n	800f708 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	785b      	ldrb	r3, [r3, #1]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d16b      	bne.n	800f222 <USB_EPStartXfer+0x478>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f154:	b29b      	uxth	r3, r3
 800f156:	461a      	mov	r2, r3
 800f158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f15a:	4413      	add	r3, r2
 800f15c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	00da      	lsls	r2, r3, #3
 800f164:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f166:	4413      	add	r3, r2
 800f168:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f16c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f16e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f170:	881b      	ldrh	r3, [r3, #0]
 800f172:	b29b      	uxth	r3, r3
 800f174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f178:	b29a      	uxth	r2, r3
 800f17a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f17c:	801a      	strh	r2, [r3, #0]
 800f17e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10a      	bne.n	800f19c <USB_EPStartXfer+0x3f2>
 800f186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f188:	881b      	ldrh	r3, [r3, #0]
 800f18a:	b29b      	uxth	r3, r3
 800f18c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f190:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f194:	b29a      	uxth	r2, r3
 800f196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f198:	801a      	strh	r2, [r3, #0]
 800f19a:	e05d      	b.n	800f258 <USB_EPStartXfer+0x4ae>
 800f19c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1a0:	2b3e      	cmp	r3, #62	@ 0x3e
 800f1a2:	d81c      	bhi.n	800f1de <USB_EPStartXfer+0x434>
 800f1a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1a8:	085b      	lsrs	r3, r3, #1
 800f1aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f1ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1b2:	f003 0301 	and.w	r3, r3, #1
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d004      	beq.n	800f1c4 <USB_EPStartXfer+0x41a>
 800f1ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f1be:	3301      	adds	r3, #1
 800f1c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f1c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1c6:	881b      	ldrh	r3, [r3, #0]
 800f1c8:	b29a      	uxth	r2, r3
 800f1ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f1ce:	b29b      	uxth	r3, r3
 800f1d0:	029b      	lsls	r3, r3, #10
 800f1d2:	b29b      	uxth	r3, r3
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	b29a      	uxth	r2, r3
 800f1d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1da:	801a      	strh	r2, [r3, #0]
 800f1dc:	e03c      	b.n	800f258 <USB_EPStartXfer+0x4ae>
 800f1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1e2:	095b      	lsrs	r3, r3, #5
 800f1e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f1e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1ec:	f003 031f 	and.w	r3, r3, #31
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d104      	bne.n	800f1fe <USB_EPStartXfer+0x454>
 800f1f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f1f8:	3b01      	subs	r3, #1
 800f1fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f1fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f200:	881b      	ldrh	r3, [r3, #0]
 800f202:	b29a      	uxth	r2, r3
 800f204:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f208:	b29b      	uxth	r3, r3
 800f20a:	029b      	lsls	r3, r3, #10
 800f20c:	b29b      	uxth	r3, r3
 800f20e:	4313      	orrs	r3, r2
 800f210:	b29b      	uxth	r3, r3
 800f212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f21a:	b29a      	uxth	r2, r3
 800f21c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f21e:	801a      	strh	r2, [r3, #0]
 800f220:	e01a      	b.n	800f258 <USB_EPStartXfer+0x4ae>
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	785b      	ldrb	r3, [r3, #1]
 800f226:	2b01      	cmp	r3, #1
 800f228:	d116      	bne.n	800f258 <USB_EPStartXfer+0x4ae>
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	653b      	str	r3, [r7, #80]	@ 0x50
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f234:	b29b      	uxth	r3, r3
 800f236:	461a      	mov	r2, r3
 800f238:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f23a:	4413      	add	r3, r2
 800f23c:	653b      	str	r3, [r7, #80]	@ 0x50
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	781b      	ldrb	r3, [r3, #0]
 800f242:	00da      	lsls	r2, r3, #3
 800f244:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f246:	4413      	add	r3, r2
 800f248:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f24c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f252:	b29a      	uxth	r2, r3
 800f254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f256:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	891b      	ldrh	r3, [r3, #8]
 800f25c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	6959      	ldr	r1, [r3, #20]
 800f264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f268:	b29b      	uxth	r3, r3
 800f26a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	f000 fc7f 	bl	800fb72 <USB_WritePMA>
            ep->xfer_buff += len;
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	695a      	ldr	r2, [r3, #20]
 800f278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f27c:	441a      	add	r2, r3
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	6a1a      	ldr	r2, [r3, #32]
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	691b      	ldr	r3, [r3, #16]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d907      	bls.n	800f29e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	6a1a      	ldr	r2, [r3, #32]
 800f292:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f296:	1ad2      	subs	r2, r2, r3
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	621a      	str	r2, [r3, #32]
 800f29c:	e006      	b.n	800f2ac <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	6a1b      	ldr	r3, [r3, #32]
 800f2a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	785b      	ldrb	r3, [r3, #1]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d16b      	bne.n	800f390 <USB_EPStartXfer+0x5e6>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f2c2:	b29b      	uxth	r3, r3
 800f2c4:	461a      	mov	r2, r3
 800f2c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2c8:	4413      	add	r3, r2
 800f2ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	781b      	ldrb	r3, [r3, #0]
 800f2d0:	00da      	lsls	r2, r3, #3
 800f2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2d4:	4413      	add	r3, r2
 800f2d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f2da:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2de:	881b      	ldrh	r3, [r3, #0]
 800f2e0:	b29b      	uxth	r3, r3
 800f2e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f2e6:	b29a      	uxth	r2, r3
 800f2e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2ea:	801a      	strh	r2, [r3, #0]
 800f2ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d10a      	bne.n	800f30a <USB_EPStartXfer+0x560>
 800f2f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2f6:	881b      	ldrh	r3, [r3, #0]
 800f2f8:	b29b      	uxth	r3, r3
 800f2fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f2fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f302:	b29a      	uxth	r2, r3
 800f304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f306:	801a      	strh	r2, [r3, #0]
 800f308:	e05b      	b.n	800f3c2 <USB_EPStartXfer+0x618>
 800f30a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f30e:	2b3e      	cmp	r3, #62	@ 0x3e
 800f310:	d81c      	bhi.n	800f34c <USB_EPStartXfer+0x5a2>
 800f312:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f316:	085b      	lsrs	r3, r3, #1
 800f318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f31c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f320:	f003 0301 	and.w	r3, r3, #1
 800f324:	2b00      	cmp	r3, #0
 800f326:	d004      	beq.n	800f332 <USB_EPStartXfer+0x588>
 800f328:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f32c:	3301      	adds	r3, #1
 800f32e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f334:	881b      	ldrh	r3, [r3, #0]
 800f336:	b29a      	uxth	r2, r3
 800f338:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f33c:	b29b      	uxth	r3, r3
 800f33e:	029b      	lsls	r3, r3, #10
 800f340:	b29b      	uxth	r3, r3
 800f342:	4313      	orrs	r3, r2
 800f344:	b29a      	uxth	r2, r3
 800f346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f348:	801a      	strh	r2, [r3, #0]
 800f34a:	e03a      	b.n	800f3c2 <USB_EPStartXfer+0x618>
 800f34c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f350:	095b      	lsrs	r3, r3, #5
 800f352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f356:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f35a:	f003 031f 	and.w	r3, r3, #31
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d104      	bne.n	800f36c <USB_EPStartXfer+0x5c2>
 800f362:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f366:	3b01      	subs	r3, #1
 800f368:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f36c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f36e:	881b      	ldrh	r3, [r3, #0]
 800f370:	b29a      	uxth	r2, r3
 800f372:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f376:	b29b      	uxth	r3, r3
 800f378:	029b      	lsls	r3, r3, #10
 800f37a:	b29b      	uxth	r3, r3
 800f37c:	4313      	orrs	r3, r2
 800f37e:	b29b      	uxth	r3, r3
 800f380:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f384:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f388:	b29a      	uxth	r2, r3
 800f38a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f38c:	801a      	strh	r2, [r3, #0]
 800f38e:	e018      	b.n	800f3c2 <USB_EPStartXfer+0x618>
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	785b      	ldrb	r3, [r3, #1]
 800f394:	2b01      	cmp	r3, #1
 800f396:	d114      	bne.n	800f3c2 <USB_EPStartXfer+0x618>
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f39e:	b29b      	uxth	r3, r3
 800f3a0:	461a      	mov	r2, r3
 800f3a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3a4:	4413      	add	r3, r2
 800f3a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	781b      	ldrb	r3, [r3, #0]
 800f3ac:	00da      	lsls	r2, r3, #3
 800f3ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3b0:	4413      	add	r3, r2
 800f3b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f3b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3bc:	b29a      	uxth	r2, r3
 800f3be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	895b      	ldrh	r3, [r3, #10]
 800f3c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	6959      	ldr	r1, [r3, #20]
 800f3ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3d2:	b29b      	uxth	r3, r3
 800f3d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f3d8:	6878      	ldr	r0, [r7, #4]
 800f3da:	f000 fbca 	bl	800fb72 <USB_WritePMA>
 800f3de:	e193      	b.n	800f708 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	6a1b      	ldr	r3, [r3, #32]
 800f3e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f3e8:	687a      	ldr	r2, [r7, #4]
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	781b      	ldrb	r3, [r3, #0]
 800f3ee:	009b      	lsls	r3, r3, #2
 800f3f0:	4413      	add	r3, r2
 800f3f2:	881b      	ldrh	r3, [r3, #0]
 800f3f4:	b29b      	uxth	r3, r3
 800f3f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f3fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3fe:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f402:	687a      	ldr	r2, [r7, #4]
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	781b      	ldrb	r3, [r3, #0]
 800f408:	009b      	lsls	r3, r3, #2
 800f40a:	441a      	add	r2, r3
 800f40c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f41c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f420:	b29b      	uxth	r3, r3
 800f422:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f42e:	b29b      	uxth	r3, r3
 800f430:	461a      	mov	r2, r3
 800f432:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f434:	4413      	add	r3, r2
 800f436:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	781b      	ldrb	r3, [r3, #0]
 800f43c:	00da      	lsls	r2, r3, #3
 800f43e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f440:	4413      	add	r3, r2
 800f442:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f446:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f448:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f44c:	b29a      	uxth	r2, r3
 800f44e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f450:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	891b      	ldrh	r3, [r3, #8]
 800f456:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f45a:	683b      	ldr	r3, [r7, #0]
 800f45c:	6959      	ldr	r1, [r3, #20]
 800f45e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f462:	b29b      	uxth	r3, r3
 800f464:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f000 fb82 	bl	800fb72 <USB_WritePMA>
 800f46e:	e14b      	b.n	800f708 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	6a1a      	ldr	r2, [r3, #32]
 800f474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f478:	1ad2      	subs	r2, r2, r3
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f47e:	687a      	ldr	r2, [r7, #4]
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	781b      	ldrb	r3, [r3, #0]
 800f484:	009b      	lsls	r3, r3, #2
 800f486:	4413      	add	r3, r2
 800f488:	881b      	ldrh	r3, [r3, #0]
 800f48a:	b29b      	uxth	r3, r3
 800f48c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f490:	2b00      	cmp	r3, #0
 800f492:	f000 809a 	beq.w	800f5ca <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	673b      	str	r3, [r7, #112]	@ 0x70
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	785b      	ldrb	r3, [r3, #1]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d16b      	bne.n	800f57a <USB_EPStartXfer+0x7d0>
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f4ac:	b29b      	uxth	r3, r3
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f4b2:	4413      	add	r3, r2
 800f4b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f4b6:	683b      	ldr	r3, [r7, #0]
 800f4b8:	781b      	ldrb	r3, [r3, #0]
 800f4ba:	00da      	lsls	r2, r3, #3
 800f4bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f4be:	4413      	add	r3, r2
 800f4c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f4c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800f4c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4c8:	881b      	ldrh	r3, [r3, #0]
 800f4ca:	b29b      	uxth	r3, r3
 800f4cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f4d0:	b29a      	uxth	r2, r3
 800f4d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4d4:	801a      	strh	r2, [r3, #0]
 800f4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d10a      	bne.n	800f4f4 <USB_EPStartXfer+0x74a>
 800f4de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4e0:	881b      	ldrh	r3, [r3, #0]
 800f4e2:	b29b      	uxth	r3, r3
 800f4e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4ec:	b29a      	uxth	r2, r3
 800f4ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4f0:	801a      	strh	r2, [r3, #0]
 800f4f2:	e05b      	b.n	800f5ac <USB_EPStartXfer+0x802>
 800f4f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800f4fa:	d81c      	bhi.n	800f536 <USB_EPStartXfer+0x78c>
 800f4fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f500:	085b      	lsrs	r3, r3, #1
 800f502:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f50a:	f003 0301 	and.w	r3, r3, #1
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d004      	beq.n	800f51c <USB_EPStartXfer+0x772>
 800f512:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f516:	3301      	adds	r3, #1
 800f518:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f51c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f51e:	881b      	ldrh	r3, [r3, #0]
 800f520:	b29a      	uxth	r2, r3
 800f522:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f526:	b29b      	uxth	r3, r3
 800f528:	029b      	lsls	r3, r3, #10
 800f52a:	b29b      	uxth	r3, r3
 800f52c:	4313      	orrs	r3, r2
 800f52e:	b29a      	uxth	r2, r3
 800f530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f532:	801a      	strh	r2, [r3, #0]
 800f534:	e03a      	b.n	800f5ac <USB_EPStartXfer+0x802>
 800f536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f53a:	095b      	lsrs	r3, r3, #5
 800f53c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f544:	f003 031f 	and.w	r3, r3, #31
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d104      	bne.n	800f556 <USB_EPStartXfer+0x7ac>
 800f54c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f550:	3b01      	subs	r3, #1
 800f552:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f556:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f558:	881b      	ldrh	r3, [r3, #0]
 800f55a:	b29a      	uxth	r2, r3
 800f55c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f560:	b29b      	uxth	r3, r3
 800f562:	029b      	lsls	r3, r3, #10
 800f564:	b29b      	uxth	r3, r3
 800f566:	4313      	orrs	r3, r2
 800f568:	b29b      	uxth	r3, r3
 800f56a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f56e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f572:	b29a      	uxth	r2, r3
 800f574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f576:	801a      	strh	r2, [r3, #0]
 800f578:	e018      	b.n	800f5ac <USB_EPStartXfer+0x802>
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	785b      	ldrb	r3, [r3, #1]
 800f57e:	2b01      	cmp	r3, #1
 800f580:	d114      	bne.n	800f5ac <USB_EPStartXfer+0x802>
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f588:	b29b      	uxth	r3, r3
 800f58a:	461a      	mov	r2, r3
 800f58c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f58e:	4413      	add	r3, r2
 800f590:	673b      	str	r3, [r7, #112]	@ 0x70
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	781b      	ldrb	r3, [r3, #0]
 800f596:	00da      	lsls	r2, r3, #3
 800f598:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f59a:	4413      	add	r3, r2
 800f59c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f5a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f5a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5a6:	b29a      	uxth	r2, r3
 800f5a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f5aa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	895b      	ldrh	r3, [r3, #10]
 800f5b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	6959      	ldr	r1, [r3, #20]
 800f5b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5bc:	b29b      	uxth	r3, r3
 800f5be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f5c2:	6878      	ldr	r0, [r7, #4]
 800f5c4:	f000 fad5 	bl	800fb72 <USB_WritePMA>
 800f5c8:	e09e      	b.n	800f708 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	785b      	ldrb	r3, [r3, #1]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d16b      	bne.n	800f6aa <USB_EPStartXfer+0x900>
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	461a      	mov	r2, r3
 800f5e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f5e2:	4413      	add	r3, r2
 800f5e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	781b      	ldrb	r3, [r3, #0]
 800f5ea:	00da      	lsls	r2, r3, #3
 800f5ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f5ee:	4413      	add	r3, r2
 800f5f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f5f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f5f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f5f8:	881b      	ldrh	r3, [r3, #0]
 800f5fa:	b29b      	uxth	r3, r3
 800f5fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f600:	b29a      	uxth	r2, r3
 800f602:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f604:	801a      	strh	r2, [r3, #0]
 800f606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d10a      	bne.n	800f624 <USB_EPStartXfer+0x87a>
 800f60e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f610:	881b      	ldrh	r3, [r3, #0]
 800f612:	b29b      	uxth	r3, r3
 800f614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f61c:	b29a      	uxth	r2, r3
 800f61e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f620:	801a      	strh	r2, [r3, #0]
 800f622:	e063      	b.n	800f6ec <USB_EPStartXfer+0x942>
 800f624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f628:	2b3e      	cmp	r3, #62	@ 0x3e
 800f62a:	d81c      	bhi.n	800f666 <USB_EPStartXfer+0x8bc>
 800f62c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f630:	085b      	lsrs	r3, r3, #1
 800f632:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f63a:	f003 0301 	and.w	r3, r3, #1
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d004      	beq.n	800f64c <USB_EPStartXfer+0x8a2>
 800f642:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f646:	3301      	adds	r3, #1
 800f648:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f64c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f64e:	881b      	ldrh	r3, [r3, #0]
 800f650:	b29a      	uxth	r2, r3
 800f652:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f656:	b29b      	uxth	r3, r3
 800f658:	029b      	lsls	r3, r3, #10
 800f65a:	b29b      	uxth	r3, r3
 800f65c:	4313      	orrs	r3, r2
 800f65e:	b29a      	uxth	r2, r3
 800f660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f662:	801a      	strh	r2, [r3, #0]
 800f664:	e042      	b.n	800f6ec <USB_EPStartXfer+0x942>
 800f666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f66a:	095b      	lsrs	r3, r3, #5
 800f66c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f674:	f003 031f 	and.w	r3, r3, #31
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d104      	bne.n	800f686 <USB_EPStartXfer+0x8dc>
 800f67c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f680:	3b01      	subs	r3, #1
 800f682:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f686:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f688:	881b      	ldrh	r3, [r3, #0]
 800f68a:	b29a      	uxth	r2, r3
 800f68c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f690:	b29b      	uxth	r3, r3
 800f692:	029b      	lsls	r3, r3, #10
 800f694:	b29b      	uxth	r3, r3
 800f696:	4313      	orrs	r3, r2
 800f698:	b29b      	uxth	r3, r3
 800f69a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f69e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f6a2:	b29a      	uxth	r2, r3
 800f6a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6a6:	801a      	strh	r2, [r3, #0]
 800f6a8:	e020      	b.n	800f6ec <USB_EPStartXfer+0x942>
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	785b      	ldrb	r3, [r3, #1]
 800f6ae:	2b01      	cmp	r3, #1
 800f6b0:	d11c      	bne.n	800f6ec <USB_EPStartXfer+0x942>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f6c6:	4413      	add	r3, r2
 800f6c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	781b      	ldrb	r3, [r3, #0]
 800f6d0:	00da      	lsls	r2, r3, #3
 800f6d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f6d6:	4413      	add	r3, r2
 800f6d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f6dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f6e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6e4:	b29a      	uxth	r2, r3
 800f6e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f6ea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	891b      	ldrh	r3, [r3, #8]
 800f6f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	6959      	ldr	r1, [r3, #20]
 800f6f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f702:	6878      	ldr	r0, [r7, #4]
 800f704:	f000 fa35 	bl	800fb72 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f708:	687a      	ldr	r2, [r7, #4]
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	009b      	lsls	r3, r3, #2
 800f710:	4413      	add	r3, r2
 800f712:	881b      	ldrh	r3, [r3, #0]
 800f714:	b29b      	uxth	r3, r3
 800f716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f71a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f71e:	817b      	strh	r3, [r7, #10]
 800f720:	897b      	ldrh	r3, [r7, #10]
 800f722:	f083 0310 	eor.w	r3, r3, #16
 800f726:	817b      	strh	r3, [r7, #10]
 800f728:	897b      	ldrh	r3, [r7, #10]
 800f72a:	f083 0320 	eor.w	r3, r3, #32
 800f72e:	817b      	strh	r3, [r7, #10]
 800f730:	687a      	ldr	r2, [r7, #4]
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	781b      	ldrb	r3, [r3, #0]
 800f736:	009b      	lsls	r3, r3, #2
 800f738:	441a      	add	r2, r3
 800f73a:	897b      	ldrh	r3, [r7, #10]
 800f73c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f740:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f744:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f748:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f74c:	b29b      	uxth	r3, r3
 800f74e:	8013      	strh	r3, [r2, #0]
 800f750:	e0d5      	b.n	800f8fe <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	7b1b      	ldrb	r3, [r3, #12]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d156      	bne.n	800f808 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	699b      	ldr	r3, [r3, #24]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d122      	bne.n	800f7a8 <USB_EPStartXfer+0x9fe>
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	78db      	ldrb	r3, [r3, #3]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d11e      	bne.n	800f7a8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f76a:	687a      	ldr	r2, [r7, #4]
 800f76c:	683b      	ldr	r3, [r7, #0]
 800f76e:	781b      	ldrb	r3, [r3, #0]
 800f770:	009b      	lsls	r3, r3, #2
 800f772:	4413      	add	r3, r2
 800f774:	881b      	ldrh	r3, [r3, #0]
 800f776:	b29b      	uxth	r3, r3
 800f778:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f77c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f780:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	781b      	ldrb	r3, [r3, #0]
 800f78a:	009b      	lsls	r3, r3, #2
 800f78c:	441a      	add	r2, r3
 800f78e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f79a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7a2:	b29b      	uxth	r3, r3
 800f7a4:	8013      	strh	r3, [r2, #0]
 800f7a6:	e01d      	b.n	800f7e4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f7a8:	687a      	ldr	r2, [r7, #4]
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	009b      	lsls	r3, r3, #2
 800f7b0:	4413      	add	r3, r2
 800f7b2:	881b      	ldrh	r3, [r3, #0]
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f7ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7be:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	781b      	ldrb	r3, [r3, #0]
 800f7c8:	009b      	lsls	r3, r3, #2
 800f7ca:	441a      	add	r2, r3
 800f7cc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f7d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7e0:	b29b      	uxth	r3, r3
 800f7e2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	699a      	ldr	r2, [r3, #24]
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	691b      	ldr	r3, [r3, #16]
 800f7ec:	429a      	cmp	r2, r3
 800f7ee:	d907      	bls.n	800f800 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	699a      	ldr	r2, [r3, #24]
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	691b      	ldr	r3, [r3, #16]
 800f7f8:	1ad2      	subs	r2, r2, r3
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	619a      	str	r2, [r3, #24]
 800f7fe:	e054      	b.n	800f8aa <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f800:	683b      	ldr	r3, [r7, #0]
 800f802:	2200      	movs	r2, #0
 800f804:	619a      	str	r2, [r3, #24]
 800f806:	e050      	b.n	800f8aa <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	78db      	ldrb	r3, [r3, #3]
 800f80c:	2b02      	cmp	r3, #2
 800f80e:	d142      	bne.n	800f896 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	69db      	ldr	r3, [r3, #28]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d048      	beq.n	800f8aa <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f818:	687a      	ldr	r2, [r7, #4]
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	009b      	lsls	r3, r3, #2
 800f820:	4413      	add	r3, r2
 800f822:	881b      	ldrh	r3, [r3, #0]
 800f824:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f828:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f82c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f830:	2b00      	cmp	r3, #0
 800f832:	d005      	beq.n	800f840 <USB_EPStartXfer+0xa96>
 800f834:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d10b      	bne.n	800f858 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f840:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d12e      	bne.n	800f8aa <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f84c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f854:	2b00      	cmp	r3, #0
 800f856:	d128      	bne.n	800f8aa <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f858:	687a      	ldr	r2, [r7, #4]
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	781b      	ldrb	r3, [r3, #0]
 800f85e:	009b      	lsls	r3, r3, #2
 800f860:	4413      	add	r3, r2
 800f862:	881b      	ldrh	r3, [r3, #0]
 800f864:	b29b      	uxth	r3, r3
 800f866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f86a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f86e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f872:	687a      	ldr	r2, [r7, #4]
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	441a      	add	r2, r3
 800f87c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f88c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f890:	b29b      	uxth	r3, r3
 800f892:	8013      	strh	r3, [r2, #0]
 800f894:	e009      	b.n	800f8aa <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	78db      	ldrb	r3, [r3, #3]
 800f89a:	2b01      	cmp	r3, #1
 800f89c:	d103      	bne.n	800f8a6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	619a      	str	r2, [r3, #24]
 800f8a4:	e001      	b.n	800f8aa <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	e02a      	b.n	800f900 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f8aa:	687a      	ldr	r2, [r7, #4]
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	009b      	lsls	r3, r3, #2
 800f8b2:	4413      	add	r3, r2
 800f8b4:	881b      	ldrh	r3, [r3, #0]
 800f8b6:	b29b      	uxth	r3, r3
 800f8b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f8bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f8c4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f8c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f8cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f8d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f8d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f8d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f8dc:	687a      	ldr	r2, [r7, #4]
 800f8de:	683b      	ldr	r3, [r7, #0]
 800f8e0:	781b      	ldrb	r3, [r3, #0]
 800f8e2:	009b      	lsls	r3, r3, #2
 800f8e4:	441a      	add	r2, r3
 800f8e6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f8ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f8f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8fa:	b29b      	uxth	r3, r3
 800f8fc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f8fe:	2300      	movs	r3, #0
}
 800f900:	4618      	mov	r0, r3
 800f902:	37b0      	adds	r7, #176	@ 0xb0
 800f904:	46bd      	mov	sp, r7
 800f906:	bd80      	pop	{r7, pc}

0800f908 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f908:	b480      	push	{r7}
 800f90a:	b085      	sub	sp, #20
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	785b      	ldrb	r3, [r3, #1]
 800f916:	2b00      	cmp	r3, #0
 800f918:	d020      	beq.n	800f95c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f91a:	687a      	ldr	r2, [r7, #4]
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	009b      	lsls	r3, r3, #2
 800f922:	4413      	add	r3, r2
 800f924:	881b      	ldrh	r3, [r3, #0]
 800f926:	b29b      	uxth	r3, r3
 800f928:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f92c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f930:	81bb      	strh	r3, [r7, #12]
 800f932:	89bb      	ldrh	r3, [r7, #12]
 800f934:	f083 0310 	eor.w	r3, r3, #16
 800f938:	81bb      	strh	r3, [r7, #12]
 800f93a:	687a      	ldr	r2, [r7, #4]
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	781b      	ldrb	r3, [r3, #0]
 800f940:	009b      	lsls	r3, r3, #2
 800f942:	441a      	add	r2, r3
 800f944:	89bb      	ldrh	r3, [r7, #12]
 800f946:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f94a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f94e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f956:	b29b      	uxth	r3, r3
 800f958:	8013      	strh	r3, [r2, #0]
 800f95a:	e01f      	b.n	800f99c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f95c:	687a      	ldr	r2, [r7, #4]
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	781b      	ldrb	r3, [r3, #0]
 800f962:	009b      	lsls	r3, r3, #2
 800f964:	4413      	add	r3, r2
 800f966:	881b      	ldrh	r3, [r3, #0]
 800f968:	b29b      	uxth	r3, r3
 800f96a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f96e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f972:	81fb      	strh	r3, [r7, #14]
 800f974:	89fb      	ldrh	r3, [r7, #14]
 800f976:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f97a:	81fb      	strh	r3, [r7, #14]
 800f97c:	687a      	ldr	r2, [r7, #4]
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	009b      	lsls	r3, r3, #2
 800f984:	441a      	add	r2, r3
 800f986:	89fb      	ldrh	r3, [r7, #14]
 800f988:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f98c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f990:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f998:	b29b      	uxth	r3, r3
 800f99a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f99c:	2300      	movs	r3, #0
}
 800f99e:	4618      	mov	r0, r3
 800f9a0:	3714      	adds	r7, #20
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr

0800f9aa <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f9aa:	b480      	push	{r7}
 800f9ac:	b087      	sub	sp, #28
 800f9ae:	af00      	add	r7, sp, #0
 800f9b0:	6078      	str	r0, [r7, #4]
 800f9b2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	785b      	ldrb	r3, [r3, #1]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d04c      	beq.n	800fa56 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f9bc:	687a      	ldr	r2, [r7, #4]
 800f9be:	683b      	ldr	r3, [r7, #0]
 800f9c0:	781b      	ldrb	r3, [r3, #0]
 800f9c2:	009b      	lsls	r3, r3, #2
 800f9c4:	4413      	add	r3, r2
 800f9c6:	881b      	ldrh	r3, [r3, #0]
 800f9c8:	823b      	strh	r3, [r7, #16]
 800f9ca:	8a3b      	ldrh	r3, [r7, #16]
 800f9cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d01b      	beq.n	800fa0c <USB_EPClearStall+0x62>
 800f9d4:	687a      	ldr	r2, [r7, #4]
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	781b      	ldrb	r3, [r3, #0]
 800f9da:	009b      	lsls	r3, r3, #2
 800f9dc:	4413      	add	r3, r2
 800f9de:	881b      	ldrh	r3, [r3, #0]
 800f9e0:	b29b      	uxth	r3, r3
 800f9e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f9e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9ea:	81fb      	strh	r3, [r7, #14]
 800f9ec:	687a      	ldr	r2, [r7, #4]
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	781b      	ldrb	r3, [r3, #0]
 800f9f2:	009b      	lsls	r3, r3, #2
 800f9f4:	441a      	add	r2, r3
 800f9f6:	89fb      	ldrh	r3, [r7, #14]
 800f9f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f9fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fa08:	b29b      	uxth	r3, r3
 800fa0a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	78db      	ldrb	r3, [r3, #3]
 800fa10:	2b01      	cmp	r3, #1
 800fa12:	d06c      	beq.n	800faee <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	781b      	ldrb	r3, [r3, #0]
 800fa1a:	009b      	lsls	r3, r3, #2
 800fa1c:	4413      	add	r3, r2
 800fa1e:	881b      	ldrh	r3, [r3, #0]
 800fa20:	b29b      	uxth	r3, r3
 800fa22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa2a:	81bb      	strh	r3, [r7, #12]
 800fa2c:	89bb      	ldrh	r3, [r7, #12]
 800fa2e:	f083 0320 	eor.w	r3, r3, #32
 800fa32:	81bb      	strh	r3, [r7, #12]
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	781b      	ldrb	r3, [r3, #0]
 800fa3a:	009b      	lsls	r3, r3, #2
 800fa3c:	441a      	add	r2, r3
 800fa3e:	89bb      	ldrh	r3, [r7, #12]
 800fa40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa50:	b29b      	uxth	r3, r3
 800fa52:	8013      	strh	r3, [r2, #0]
 800fa54:	e04b      	b.n	800faee <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fa56:	687a      	ldr	r2, [r7, #4]
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	009b      	lsls	r3, r3, #2
 800fa5e:	4413      	add	r3, r2
 800fa60:	881b      	ldrh	r3, [r3, #0]
 800fa62:	82fb      	strh	r3, [r7, #22]
 800fa64:	8afb      	ldrh	r3, [r7, #22]
 800fa66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d01b      	beq.n	800faa6 <USB_EPClearStall+0xfc>
 800fa6e:	687a      	ldr	r2, [r7, #4]
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	781b      	ldrb	r3, [r3, #0]
 800fa74:	009b      	lsls	r3, r3, #2
 800fa76:	4413      	add	r3, r2
 800fa78:	881b      	ldrh	r3, [r3, #0]
 800fa7a:	b29b      	uxth	r3, r3
 800fa7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa84:	82bb      	strh	r3, [r7, #20]
 800fa86:	687a      	ldr	r2, [r7, #4]
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	781b      	ldrb	r3, [r3, #0]
 800fa8c:	009b      	lsls	r3, r3, #2
 800fa8e:	441a      	add	r2, r3
 800fa90:	8abb      	ldrh	r3, [r7, #20]
 800fa92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fa9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faa2:	b29b      	uxth	r3, r3
 800faa4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800faa6:	687a      	ldr	r2, [r7, #4]
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	781b      	ldrb	r3, [r3, #0]
 800faac:	009b      	lsls	r3, r3, #2
 800faae:	4413      	add	r3, r2
 800fab0:	881b      	ldrh	r3, [r3, #0]
 800fab2:	b29b      	uxth	r3, r3
 800fab4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fab8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fabc:	827b      	strh	r3, [r7, #18]
 800fabe:	8a7b      	ldrh	r3, [r7, #18]
 800fac0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fac4:	827b      	strh	r3, [r7, #18]
 800fac6:	8a7b      	ldrh	r3, [r7, #18]
 800fac8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800facc:	827b      	strh	r3, [r7, #18]
 800face:	687a      	ldr	r2, [r7, #4]
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	781b      	ldrb	r3, [r3, #0]
 800fad4:	009b      	lsls	r3, r3, #2
 800fad6:	441a      	add	r2, r3
 800fad8:	8a7b      	ldrh	r3, [r7, #18]
 800fada:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fade:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fae2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faea:	b29b      	uxth	r3, r3
 800faec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800faee:	2300      	movs	r3, #0
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	371c      	adds	r7, #28
 800faf4:	46bd      	mov	sp, r7
 800faf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafa:	4770      	bx	lr

0800fafc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800fafc:	b480      	push	{r7}
 800fafe:	b083      	sub	sp, #12
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	460b      	mov	r3, r1
 800fb06:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800fb08:	78fb      	ldrb	r3, [r7, #3]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d103      	bne.n	800fb16 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2280      	movs	r2, #128	@ 0x80
 800fb12:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800fb16:	2300      	movs	r3, #0
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	370c      	adds	r7, #12
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb22:	4770      	bx	lr

0800fb24 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b083      	sub	sp, #12
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fb32:	b29b      	uxth	r3, r3
 800fb34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb3c:	b29a      	uxth	r2, r3
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800fb44:	2300      	movs	r3, #0
}
 800fb46:	4618      	mov	r0, r3
 800fb48:	370c      	adds	r7, #12
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb50:	4770      	bx	lr

0800fb52 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800fb52:	b480      	push	{r7}
 800fb54:	b085      	sub	sp, #20
 800fb56:	af00      	add	r7, sp, #0
 800fb58:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800fb60:	b29b      	uxth	r3, r3
 800fb62:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800fb64:	68fb      	ldr	r3, [r7, #12]
}
 800fb66:	4618      	mov	r0, r3
 800fb68:	3714      	adds	r7, #20
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb70:	4770      	bx	lr

0800fb72 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fb72:	b480      	push	{r7}
 800fb74:	b08b      	sub	sp, #44	@ 0x2c
 800fb76:	af00      	add	r7, sp, #0
 800fb78:	60f8      	str	r0, [r7, #12]
 800fb7a:	60b9      	str	r1, [r7, #8]
 800fb7c:	4611      	mov	r1, r2
 800fb7e:	461a      	mov	r2, r3
 800fb80:	460b      	mov	r3, r1
 800fb82:	80fb      	strh	r3, [r7, #6]
 800fb84:	4613      	mov	r3, r2
 800fb86:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800fb88:	88bb      	ldrh	r3, [r7, #4]
 800fb8a:	3301      	adds	r3, #1
 800fb8c:	085b      	lsrs	r3, r3, #1
 800fb8e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fb98:	88fa      	ldrh	r2, [r7, #6]
 800fb9a:	697b      	ldr	r3, [r7, #20]
 800fb9c:	4413      	add	r3, r2
 800fb9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fba2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fba4:	69bb      	ldr	r3, [r7, #24]
 800fba6:	627b      	str	r3, [r7, #36]	@ 0x24
 800fba8:	e01c      	b.n	800fbe4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800fbaa:	69fb      	ldr	r3, [r7, #28]
 800fbac:	781b      	ldrb	r3, [r3, #0]
 800fbae:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fbb0:	69fb      	ldr	r3, [r7, #28]
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	781b      	ldrb	r3, [r3, #0]
 800fbb6:	b21b      	sxth	r3, r3
 800fbb8:	021b      	lsls	r3, r3, #8
 800fbba:	b21a      	sxth	r2, r3
 800fbbc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fbc0:	4313      	orrs	r3, r2
 800fbc2:	b21b      	sxth	r3, r3
 800fbc4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800fbc6:	6a3b      	ldr	r3, [r7, #32]
 800fbc8:	8a7a      	ldrh	r2, [r7, #18]
 800fbca:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800fbcc:	6a3b      	ldr	r3, [r7, #32]
 800fbce:	3302      	adds	r3, #2
 800fbd0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800fbd2:	69fb      	ldr	r3, [r7, #28]
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800fbd8:	69fb      	ldr	r3, [r7, #28]
 800fbda:	3301      	adds	r3, #1
 800fbdc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fbde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbe0:	3b01      	subs	r3, #1
 800fbe2:	627b      	str	r3, [r7, #36]	@ 0x24
 800fbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d1df      	bne.n	800fbaa <USB_WritePMA+0x38>
  }
}
 800fbea:	bf00      	nop
 800fbec:	bf00      	nop
 800fbee:	372c      	adds	r7, #44	@ 0x2c
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf6:	4770      	bx	lr

0800fbf8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b08b      	sub	sp, #44	@ 0x2c
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	60f8      	str	r0, [r7, #12]
 800fc00:	60b9      	str	r1, [r7, #8]
 800fc02:	4611      	mov	r1, r2
 800fc04:	461a      	mov	r2, r3
 800fc06:	460b      	mov	r3, r1
 800fc08:	80fb      	strh	r3, [r7, #6]
 800fc0a:	4613      	mov	r3, r2
 800fc0c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800fc0e:	88bb      	ldrh	r3, [r7, #4]
 800fc10:	085b      	lsrs	r3, r3, #1
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fc1a:	68bb      	ldr	r3, [r7, #8]
 800fc1c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fc1e:	88fa      	ldrh	r2, [r7, #6]
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	4413      	add	r3, r2
 800fc24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fc28:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fc2a:	69bb      	ldr	r3, [r7, #24]
 800fc2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc2e:	e018      	b.n	800fc62 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800fc30:	6a3b      	ldr	r3, [r7, #32]
 800fc32:	881b      	ldrh	r3, [r3, #0]
 800fc34:	b29b      	uxth	r3, r3
 800fc36:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800fc38:	6a3b      	ldr	r3, [r7, #32]
 800fc3a:	3302      	adds	r3, #2
 800fc3c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fc3e:	693b      	ldr	r3, [r7, #16]
 800fc40:	b2da      	uxtb	r2, r3
 800fc42:	69fb      	ldr	r3, [r7, #28]
 800fc44:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fc46:	69fb      	ldr	r3, [r7, #28]
 800fc48:	3301      	adds	r3, #1
 800fc4a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	0a1b      	lsrs	r3, r3, #8
 800fc50:	b2da      	uxtb	r2, r3
 800fc52:	69fb      	ldr	r3, [r7, #28]
 800fc54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fc56:	69fb      	ldr	r3, [r7, #28]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc5e:	3b01      	subs	r3, #1
 800fc60:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d1e3      	bne.n	800fc30 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800fc68:	88bb      	ldrh	r3, [r7, #4]
 800fc6a:	f003 0301 	and.w	r3, r3, #1
 800fc6e:	b29b      	uxth	r3, r3
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d007      	beq.n	800fc84 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800fc74:	6a3b      	ldr	r3, [r7, #32]
 800fc76:	881b      	ldrh	r3, [r3, #0]
 800fc78:	b29b      	uxth	r3, r3
 800fc7a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	b2da      	uxtb	r2, r3
 800fc80:	69fb      	ldr	r3, [r7, #28]
 800fc82:	701a      	strb	r2, [r3, #0]
  }
}
 800fc84:	bf00      	nop
 800fc86:	372c      	adds	r7, #44	@ 0x2c
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8e:	4770      	bx	lr

0800fc90 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800fc94:	4907      	ldr	r1, [pc, #28]	@ (800fcb4 <MX_FATFS_Init+0x24>)
 800fc96:	4808      	ldr	r0, [pc, #32]	@ (800fcb8 <MX_FATFS_Init+0x28>)
 800fc98:	f001 fcfa 	bl	8011690 <FATFS_LinkDriver>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d002      	beq.n	800fca8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800fca2:	f04f 33ff 	mov.w	r3, #4294967295
 800fca6:	e003      	b.n	800fcb0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800fca8:	4b04      	ldr	r3, [pc, #16]	@ (800fcbc <MX_FATFS_Init+0x2c>)
 800fcaa:	2201      	movs	r2, #1
 800fcac:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800fcae:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	bd80      	pop	{r7, pc}
 800fcb4:	20002428 	.word	0x20002428
 800fcb8:	20000014 	.word	0x20000014
 800fcbc:	2000242c 	.word	0x2000242c

0800fcc0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b083      	sub	sp, #12
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	4603      	mov	r3, r0
 800fcc8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fcca:	4b06      	ldr	r3, [pc, #24]	@ (800fce4 <USER_initialize+0x24>)
 800fccc:	2201      	movs	r2, #1
 800fcce:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fcd0:	4b04      	ldr	r3, [pc, #16]	@ (800fce4 <USER_initialize+0x24>)
 800fcd2:	781b      	ldrb	r3, [r3, #0]
 800fcd4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800fcd6:	4618      	mov	r0, r3
 800fcd8:	370c      	adds	r7, #12
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce0:	4770      	bx	lr
 800fce2:	bf00      	nop
 800fce4:	20000010 	.word	0x20000010

0800fce8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b083      	sub	sp, #12
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	4603      	mov	r3, r0
 800fcf0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800fcf2:	4b06      	ldr	r3, [pc, #24]	@ (800fd0c <USER_status+0x24>)
 800fcf4:	2201      	movs	r2, #1
 800fcf6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fcf8:	4b04      	ldr	r3, [pc, #16]	@ (800fd0c <USER_status+0x24>)
 800fcfa:	781b      	ldrb	r3, [r3, #0]
 800fcfc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800fcfe:	4618      	mov	r0, r3
 800fd00:	370c      	adds	r7, #12
 800fd02:	46bd      	mov	sp, r7
 800fd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd08:	4770      	bx	lr
 800fd0a:	bf00      	nop
 800fd0c:	20000010 	.word	0x20000010

0800fd10 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b085      	sub	sp, #20
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	60b9      	str	r1, [r7, #8]
 800fd18:	607a      	str	r2, [r7, #4]
 800fd1a:	603b      	str	r3, [r7, #0]
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800fd20:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	3714      	adds	r7, #20
 800fd26:	46bd      	mov	sp, r7
 800fd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd2c:	4770      	bx	lr

0800fd2e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fd2e:	b480      	push	{r7}
 800fd30:	b085      	sub	sp, #20
 800fd32:	af00      	add	r7, sp, #0
 800fd34:	60b9      	str	r1, [r7, #8]
 800fd36:	607a      	str	r2, [r7, #4]
 800fd38:	603b      	str	r3, [r7, #0]
 800fd3a:	4603      	mov	r3, r0
 800fd3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800fd3e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800fd40:	4618      	mov	r0, r3
 800fd42:	3714      	adds	r7, #20
 800fd44:	46bd      	mov	sp, r7
 800fd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4a:	4770      	bx	lr

0800fd4c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fd4c:	b480      	push	{r7}
 800fd4e:	b085      	sub	sp, #20
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	4603      	mov	r3, r0
 800fd54:	603a      	str	r2, [r7, #0]
 800fd56:	71fb      	strb	r3, [r7, #7]
 800fd58:	460b      	mov	r3, r1
 800fd5a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	73fb      	strb	r3, [r7, #15]
    return res;
 800fd60:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3714      	adds	r7, #20
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr

0800fd6e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fd6e:	b580      	push	{r7, lr}
 800fd70:	b084      	sub	sp, #16
 800fd72:	af00      	add	r7, sp, #0
 800fd74:	6078      	str	r0, [r7, #4]
 800fd76:	460b      	mov	r3, r1
 800fd78:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fd7a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fd7e:	f002 f957 	bl	8012030 <USBD_static_malloc>
 800fd82:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d105      	bne.n	800fd96 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800fd92:	2302      	movs	r3, #2
 800fd94:	e066      	b.n	800fe64 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	68fa      	ldr	r2, [r7, #12]
 800fd9a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	7c1b      	ldrb	r3, [r3, #16]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d119      	bne.n	800fdda <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fda6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fdaa:	2202      	movs	r2, #2
 800fdac:	2181      	movs	r1, #129	@ 0x81
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	f001 ffe5 	bl	8011d7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fdba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fdbe:	2202      	movs	r2, #2
 800fdc0:	2101      	movs	r1, #1
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	f001 ffdb 	bl	8011d7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2201      	movs	r2, #1
 800fdcc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	2210      	movs	r2, #16
 800fdd4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800fdd8:	e016      	b.n	800fe08 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fdda:	2340      	movs	r3, #64	@ 0x40
 800fddc:	2202      	movs	r2, #2
 800fdde:	2181      	movs	r1, #129	@ 0x81
 800fde0:	6878      	ldr	r0, [r7, #4]
 800fde2:	f001 ffcc 	bl	8011d7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	2201      	movs	r2, #1
 800fdea:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fdec:	2340      	movs	r3, #64	@ 0x40
 800fdee:	2202      	movs	r2, #2
 800fdf0:	2101      	movs	r1, #1
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f001 ffc3 	bl	8011d7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	2201      	movs	r2, #1
 800fdfc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2210      	movs	r2, #16
 800fe04:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fe08:	2308      	movs	r3, #8
 800fe0a:	2203      	movs	r2, #3
 800fe0c:	2182      	movs	r1, #130	@ 0x82
 800fe0e:	6878      	ldr	r0, [r7, #4]
 800fe10:	f001 ffb5 	bl	8011d7e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2201      	movs	r2, #1
 800fe18:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	2200      	movs	r2, #0
 800fe32:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	7c1b      	ldrb	r3, [r3, #16]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d109      	bne.n	800fe52 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe48:	2101      	movs	r1, #1
 800fe4a:	6878      	ldr	r0, [r7, #4]
 800fe4c:	f002 f886 	bl	8011f5c <USBD_LL_PrepareReceive>
 800fe50:	e007      	b.n	800fe62 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe58:	2340      	movs	r3, #64	@ 0x40
 800fe5a:	2101      	movs	r1, #1
 800fe5c:	6878      	ldr	r0, [r7, #4]
 800fe5e:	f002 f87d 	bl	8011f5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe62:	2300      	movs	r3, #0
}
 800fe64:	4618      	mov	r0, r3
 800fe66:	3710      	adds	r7, #16
 800fe68:	46bd      	mov	sp, r7
 800fe6a:	bd80      	pop	{r7, pc}

0800fe6c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b082      	sub	sp, #8
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	6078      	str	r0, [r7, #4]
 800fe74:	460b      	mov	r3, r1
 800fe76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fe78:	2181      	movs	r1, #129	@ 0x81
 800fe7a:	6878      	ldr	r0, [r7, #4]
 800fe7c:	f001 ffa5 	bl	8011dca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2200      	movs	r2, #0
 800fe84:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800fe86:	2101      	movs	r1, #1
 800fe88:	6878      	ldr	r0, [r7, #4]
 800fe8a:	f001 ff9e 	bl	8011dca <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2200      	movs	r2, #0
 800fe92:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800fe96:	2182      	movs	r1, #130	@ 0x82
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f001 ff96 	bl	8011dca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2200      	movs	r2, #0
 800fea2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2200      	movs	r2, #0
 800feaa:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d00e      	beq.n	800fed6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800febe:	685b      	ldr	r3, [r3, #4]
 800fec0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fec8:	4618      	mov	r0, r3
 800feca:	f002 f8bf 	bl	801204c <USBD_static_free>
    pdev->pClassData = NULL;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2200      	movs	r2, #0
 800fed2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fed6:	2300      	movs	r3, #0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3708      	adds	r7, #8
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}

0800fee0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b086      	sub	sp, #24
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
 800fee8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fef0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fef2:	2300      	movs	r3, #0
 800fef4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fef6:	2300      	movs	r3, #0
 800fef8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fefa:	2300      	movs	r3, #0
 800fefc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fefe:	693b      	ldr	r3, [r7, #16]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d101      	bne.n	800ff08 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ff04:	2303      	movs	r3, #3
 800ff06:	e0af      	b.n	8010068 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ff08:	683b      	ldr	r3, [r7, #0]
 800ff0a:	781b      	ldrb	r3, [r3, #0]
 800ff0c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d03f      	beq.n	800ff94 <USBD_CDC_Setup+0xb4>
 800ff14:	2b20      	cmp	r3, #32
 800ff16:	f040 809f 	bne.w	8010058 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	88db      	ldrh	r3, [r3, #6]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d02e      	beq.n	800ff80 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	781b      	ldrb	r3, [r3, #0]
 800ff26:	b25b      	sxtb	r3, r3
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	da16      	bge.n	800ff5a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ff32:	689b      	ldr	r3, [r3, #8]
 800ff34:	683a      	ldr	r2, [r7, #0]
 800ff36:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ff38:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff3a:	683a      	ldr	r2, [r7, #0]
 800ff3c:	88d2      	ldrh	r2, [r2, #6]
 800ff3e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ff40:	683b      	ldr	r3, [r7, #0]
 800ff42:	88db      	ldrh	r3, [r3, #6]
 800ff44:	2b07      	cmp	r3, #7
 800ff46:	bf28      	it	cs
 800ff48:	2307      	movcs	r3, #7
 800ff4a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ff4c:	693b      	ldr	r3, [r7, #16]
 800ff4e:	89fa      	ldrh	r2, [r7, #14]
 800ff50:	4619      	mov	r1, r3
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f001 facf 	bl	80114f6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ff58:	e085      	b.n	8010066 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	785a      	ldrb	r2, [r3, #1]
 800ff5e:	693b      	ldr	r3, [r7, #16]
 800ff60:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	88db      	ldrh	r3, [r3, #6]
 800ff68:	b2da      	uxtb	r2, r3
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ff70:	6939      	ldr	r1, [r7, #16]
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	88db      	ldrh	r3, [r3, #6]
 800ff76:	461a      	mov	r2, r3
 800ff78:	6878      	ldr	r0, [r7, #4]
 800ff7a:	f001 fae8 	bl	801154e <USBD_CtlPrepareRx>
      break;
 800ff7e:	e072      	b.n	8010066 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ff86:	689b      	ldr	r3, [r3, #8]
 800ff88:	683a      	ldr	r2, [r7, #0]
 800ff8a:	7850      	ldrb	r0, [r2, #1]
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	6839      	ldr	r1, [r7, #0]
 800ff90:	4798      	blx	r3
      break;
 800ff92:	e068      	b.n	8010066 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	785b      	ldrb	r3, [r3, #1]
 800ff98:	2b0b      	cmp	r3, #11
 800ff9a:	d852      	bhi.n	8010042 <USBD_CDC_Setup+0x162>
 800ff9c:	a201      	add	r2, pc, #4	@ (adr r2, 800ffa4 <USBD_CDC_Setup+0xc4>)
 800ff9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffa2:	bf00      	nop
 800ffa4:	0800ffd5 	.word	0x0800ffd5
 800ffa8:	08010051 	.word	0x08010051
 800ffac:	08010043 	.word	0x08010043
 800ffb0:	08010043 	.word	0x08010043
 800ffb4:	08010043 	.word	0x08010043
 800ffb8:	08010043 	.word	0x08010043
 800ffbc:	08010043 	.word	0x08010043
 800ffc0:	08010043 	.word	0x08010043
 800ffc4:	08010043 	.word	0x08010043
 800ffc8:	08010043 	.word	0x08010043
 800ffcc:	0800ffff 	.word	0x0800ffff
 800ffd0:	08010029 	.word	0x08010029
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ffda:	b2db      	uxtb	r3, r3
 800ffdc:	2b03      	cmp	r3, #3
 800ffde:	d107      	bne.n	800fff0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ffe0:	f107 030a 	add.w	r3, r7, #10
 800ffe4:	2202      	movs	r2, #2
 800ffe6:	4619      	mov	r1, r3
 800ffe8:	6878      	ldr	r0, [r7, #4]
 800ffea:	f001 fa84 	bl	80114f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ffee:	e032      	b.n	8010056 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fff0:	6839      	ldr	r1, [r7, #0]
 800fff2:	6878      	ldr	r0, [r7, #4]
 800fff4:	f001 fa0e 	bl	8011414 <USBD_CtlError>
            ret = USBD_FAIL;
 800fff8:	2303      	movs	r3, #3
 800fffa:	75fb      	strb	r3, [r7, #23]
          break;
 800fffc:	e02b      	b.n	8010056 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010004:	b2db      	uxtb	r3, r3
 8010006:	2b03      	cmp	r3, #3
 8010008:	d107      	bne.n	801001a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801000a:	f107 030d 	add.w	r3, r7, #13
 801000e:	2201      	movs	r2, #1
 8010010:	4619      	mov	r1, r3
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f001 fa6f 	bl	80114f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010018:	e01d      	b.n	8010056 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801001a:	6839      	ldr	r1, [r7, #0]
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f001 f9f9 	bl	8011414 <USBD_CtlError>
            ret = USBD_FAIL;
 8010022:	2303      	movs	r3, #3
 8010024:	75fb      	strb	r3, [r7, #23]
          break;
 8010026:	e016      	b.n	8010056 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801002e:	b2db      	uxtb	r3, r3
 8010030:	2b03      	cmp	r3, #3
 8010032:	d00f      	beq.n	8010054 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8010034:	6839      	ldr	r1, [r7, #0]
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f001 f9ec 	bl	8011414 <USBD_CtlError>
            ret = USBD_FAIL;
 801003c:	2303      	movs	r3, #3
 801003e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8010040:	e008      	b.n	8010054 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8010042:	6839      	ldr	r1, [r7, #0]
 8010044:	6878      	ldr	r0, [r7, #4]
 8010046:	f001 f9e5 	bl	8011414 <USBD_CtlError>
          ret = USBD_FAIL;
 801004a:	2303      	movs	r3, #3
 801004c:	75fb      	strb	r3, [r7, #23]
          break;
 801004e:	e002      	b.n	8010056 <USBD_CDC_Setup+0x176>
          break;
 8010050:	bf00      	nop
 8010052:	e008      	b.n	8010066 <USBD_CDC_Setup+0x186>
          break;
 8010054:	bf00      	nop
      }
      break;
 8010056:	e006      	b.n	8010066 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8010058:	6839      	ldr	r1, [r7, #0]
 801005a:	6878      	ldr	r0, [r7, #4]
 801005c:	f001 f9da 	bl	8011414 <USBD_CtlError>
      ret = USBD_FAIL;
 8010060:	2303      	movs	r3, #3
 8010062:	75fb      	strb	r3, [r7, #23]
      break;
 8010064:	bf00      	nop
  }

  return (uint8_t)ret;
 8010066:	7dfb      	ldrb	r3, [r7, #23]
}
 8010068:	4618      	mov	r0, r3
 801006a:	3718      	adds	r7, #24
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}

08010070 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b084      	sub	sp, #16
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
 8010078:	460b      	mov	r3, r1
 801007a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010082:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801008a:	2b00      	cmp	r3, #0
 801008c:	d101      	bne.n	8010092 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801008e:	2303      	movs	r3, #3
 8010090:	e04f      	b.n	8010132 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010098:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801009a:	78fa      	ldrb	r2, [r7, #3]
 801009c:	6879      	ldr	r1, [r7, #4]
 801009e:	4613      	mov	r3, r2
 80100a0:	009b      	lsls	r3, r3, #2
 80100a2:	4413      	add	r3, r2
 80100a4:	009b      	lsls	r3, r3, #2
 80100a6:	440b      	add	r3, r1
 80100a8:	3318      	adds	r3, #24
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d029      	beq.n	8010104 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80100b0:	78fa      	ldrb	r2, [r7, #3]
 80100b2:	6879      	ldr	r1, [r7, #4]
 80100b4:	4613      	mov	r3, r2
 80100b6:	009b      	lsls	r3, r3, #2
 80100b8:	4413      	add	r3, r2
 80100ba:	009b      	lsls	r3, r3, #2
 80100bc:	440b      	add	r3, r1
 80100be:	3318      	adds	r3, #24
 80100c0:	681a      	ldr	r2, [r3, #0]
 80100c2:	78f9      	ldrb	r1, [r7, #3]
 80100c4:	68f8      	ldr	r0, [r7, #12]
 80100c6:	460b      	mov	r3, r1
 80100c8:	009b      	lsls	r3, r3, #2
 80100ca:	440b      	add	r3, r1
 80100cc:	00db      	lsls	r3, r3, #3
 80100ce:	4403      	add	r3, r0
 80100d0:	3320      	adds	r3, #32
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	fbb2 f1f3 	udiv	r1, r2, r3
 80100d8:	fb01 f303 	mul.w	r3, r1, r3
 80100dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d110      	bne.n	8010104 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80100e2:	78fa      	ldrb	r2, [r7, #3]
 80100e4:	6879      	ldr	r1, [r7, #4]
 80100e6:	4613      	mov	r3, r2
 80100e8:	009b      	lsls	r3, r3, #2
 80100ea:	4413      	add	r3, r2
 80100ec:	009b      	lsls	r3, r3, #2
 80100ee:	440b      	add	r3, r1
 80100f0:	3318      	adds	r3, #24
 80100f2:	2200      	movs	r2, #0
 80100f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80100f6:	78f9      	ldrb	r1, [r7, #3]
 80100f8:	2300      	movs	r3, #0
 80100fa:	2200      	movs	r2, #0
 80100fc:	6878      	ldr	r0, [r7, #4]
 80100fe:	f001 ff0c 	bl	8011f1a <USBD_LL_Transmit>
 8010102:	e015      	b.n	8010130 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	2200      	movs	r2, #0
 8010108:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010112:	691b      	ldr	r3, [r3, #16]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d00b      	beq.n	8010130 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801011e:	691b      	ldr	r3, [r3, #16]
 8010120:	68ba      	ldr	r2, [r7, #8]
 8010122:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8010126:	68ba      	ldr	r2, [r7, #8]
 8010128:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801012c:	78fa      	ldrb	r2, [r7, #3]
 801012e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010130:	2300      	movs	r3, #0
}
 8010132:	4618      	mov	r0, r3
 8010134:	3710      	adds	r7, #16
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}

0801013a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801013a:	b580      	push	{r7, lr}
 801013c:	b084      	sub	sp, #16
 801013e:	af00      	add	r7, sp, #0
 8010140:	6078      	str	r0, [r7, #4]
 8010142:	460b      	mov	r3, r1
 8010144:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801014c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010154:	2b00      	cmp	r3, #0
 8010156:	d101      	bne.n	801015c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010158:	2303      	movs	r3, #3
 801015a:	e015      	b.n	8010188 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801015c:	78fb      	ldrb	r3, [r7, #3]
 801015e:	4619      	mov	r1, r3
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	f001 ff1c 	bl	8011f9e <USBD_LL_GetRxDataSize>
 8010166:	4602      	mov	r2, r0
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010174:	68db      	ldr	r3, [r3, #12]
 8010176:	68fa      	ldr	r2, [r7, #12]
 8010178:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801017c:	68fa      	ldr	r2, [r7, #12]
 801017e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8010182:	4611      	mov	r1, r2
 8010184:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010186:	2300      	movs	r3, #0
}
 8010188:	4618      	mov	r0, r3
 801018a:	3710      	adds	r7, #16
 801018c:	46bd      	mov	sp, r7
 801018e:	bd80      	pop	{r7, pc}

08010190 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b084      	sub	sp, #16
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801019e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d101      	bne.n	80101aa <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80101a6:	2303      	movs	r3, #3
 80101a8:	e01a      	b.n	80101e0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d014      	beq.n	80101de <USBD_CDC_EP0_RxReady+0x4e>
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80101ba:	2bff      	cmp	r3, #255	@ 0xff
 80101bc:	d00f      	beq.n	80101de <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80101c4:	689b      	ldr	r3, [r3, #8]
 80101c6:	68fa      	ldr	r2, [r7, #12]
 80101c8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80101cc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80101ce:	68fa      	ldr	r2, [r7, #12]
 80101d0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80101d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	22ff      	movs	r2, #255	@ 0xff
 80101da:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80101de:	2300      	movs	r3, #0
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	3710      	adds	r7, #16
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}

080101e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80101e8:	b480      	push	{r7}
 80101ea:	b083      	sub	sp, #12
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2243      	movs	r2, #67	@ 0x43
 80101f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80101f6:	4b03      	ldr	r3, [pc, #12]	@ (8010204 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	370c      	adds	r7, #12
 80101fc:	46bd      	mov	sp, r7
 80101fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010202:	4770      	bx	lr
 8010204:	200000b0 	.word	0x200000b0

08010208 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010208:	b480      	push	{r7}
 801020a:	b083      	sub	sp, #12
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2243      	movs	r2, #67	@ 0x43
 8010214:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8010216:	4b03      	ldr	r3, [pc, #12]	@ (8010224 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8010218:	4618      	mov	r0, r3
 801021a:	370c      	adds	r7, #12
 801021c:	46bd      	mov	sp, r7
 801021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010222:	4770      	bx	lr
 8010224:	2000006c 	.word	0x2000006c

08010228 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010228:	b480      	push	{r7}
 801022a:	b083      	sub	sp, #12
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2243      	movs	r2, #67	@ 0x43
 8010234:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8010236:	4b03      	ldr	r3, [pc, #12]	@ (8010244 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8010238:	4618      	mov	r0, r3
 801023a:	370c      	adds	r7, #12
 801023c:	46bd      	mov	sp, r7
 801023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010242:	4770      	bx	lr
 8010244:	200000f4 	.word	0x200000f4

08010248 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010248:	b480      	push	{r7}
 801024a:	b083      	sub	sp, #12
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	220a      	movs	r2, #10
 8010254:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010256:	4b03      	ldr	r3, [pc, #12]	@ (8010264 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010258:	4618      	mov	r0, r3
 801025a:	370c      	adds	r7, #12
 801025c:	46bd      	mov	sp, r7
 801025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010262:	4770      	bx	lr
 8010264:	20000028 	.word	0x20000028

08010268 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010268:	b480      	push	{r7}
 801026a:	b083      	sub	sp, #12
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d101      	bne.n	801027c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010278:	2303      	movs	r3, #3
 801027a:	e004      	b.n	8010286 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	683a      	ldr	r2, [r7, #0]
 8010280:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8010284:	2300      	movs	r3, #0
}
 8010286:	4618      	mov	r0, r3
 8010288:	370c      	adds	r7, #12
 801028a:	46bd      	mov	sp, r7
 801028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010290:	4770      	bx	lr

08010292 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010292:	b480      	push	{r7}
 8010294:	b087      	sub	sp, #28
 8010296:	af00      	add	r7, sp, #0
 8010298:	60f8      	str	r0, [r7, #12]
 801029a:	60b9      	str	r1, [r7, #8]
 801029c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102a4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d101      	bne.n	80102b0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80102ac:	2303      	movs	r3, #3
 80102ae:	e008      	b.n	80102c2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	68ba      	ldr	r2, [r7, #8]
 80102b4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80102b8:	697b      	ldr	r3, [r7, #20]
 80102ba:	687a      	ldr	r2, [r7, #4]
 80102bc:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80102c0:	2300      	movs	r3, #0
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	371c      	adds	r7, #28
 80102c6:	46bd      	mov	sp, r7
 80102c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102cc:	4770      	bx	lr

080102ce <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80102ce:	b480      	push	{r7}
 80102d0:	b085      	sub	sp, #20
 80102d2:	af00      	add	r7, sp, #0
 80102d4:	6078      	str	r0, [r7, #4]
 80102d6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102de:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d101      	bne.n	80102ea <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80102e6:	2303      	movs	r3, #3
 80102e8:	e004      	b.n	80102f4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	683a      	ldr	r2, [r7, #0]
 80102ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80102f2:	2300      	movs	r3, #0
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3714      	adds	r7, #20
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr

08010300 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b084      	sub	sp, #16
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801030e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010310:	2301      	movs	r3, #1
 8010312:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801031a:	2b00      	cmp	r3, #0
 801031c:	d101      	bne.n	8010322 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801031e:	2303      	movs	r3, #3
 8010320:	e01a      	b.n	8010358 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8010322:	68bb      	ldr	r3, [r7, #8]
 8010324:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010328:	2b00      	cmp	r3, #0
 801032a:	d114      	bne.n	8010356 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801032c:	68bb      	ldr	r3, [r7, #8]
 801032e:	2201      	movs	r2, #1
 8010330:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8010344:	68bb      	ldr	r3, [r7, #8]
 8010346:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801034a:	2181      	movs	r1, #129	@ 0x81
 801034c:	6878      	ldr	r0, [r7, #4]
 801034e:	f001 fde4 	bl	8011f1a <USBD_LL_Transmit>

    ret = USBD_OK;
 8010352:	2300      	movs	r3, #0
 8010354:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010356:	7bfb      	ldrb	r3, [r7, #15]
}
 8010358:	4618      	mov	r0, r3
 801035a:	3710      	adds	r7, #16
 801035c:	46bd      	mov	sp, r7
 801035e:	bd80      	pop	{r7, pc}

08010360 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b084      	sub	sp, #16
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801036e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010376:	2b00      	cmp	r3, #0
 8010378:	d101      	bne.n	801037e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801037a:	2303      	movs	r3, #3
 801037c:	e016      	b.n	80103ac <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	7c1b      	ldrb	r3, [r3, #16]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d109      	bne.n	801039a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801038c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010390:	2101      	movs	r1, #1
 8010392:	6878      	ldr	r0, [r7, #4]
 8010394:	f001 fde2 	bl	8011f5c <USBD_LL_PrepareReceive>
 8010398:	e007      	b.n	80103aa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80103a0:	2340      	movs	r3, #64	@ 0x40
 80103a2:	2101      	movs	r1, #1
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f001 fdd9 	bl	8011f5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80103aa:	2300      	movs	r3, #0
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3710      	adds	r7, #16
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b086      	sub	sp, #24
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	60f8      	str	r0, [r7, #12]
 80103bc:	60b9      	str	r1, [r7, #8]
 80103be:	4613      	mov	r3, r2
 80103c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d101      	bne.n	80103cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80103c8:	2303      	movs	r3, #3
 80103ca:	e01f      	b.n	801040c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	2200      	movs	r2, #0
 80103d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	2200      	movs	r2, #0
 80103d8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	2200      	movs	r2, #0
 80103e0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d003      	beq.n	80103f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	68ba      	ldr	r2, [r7, #8]
 80103ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	2201      	movs	r2, #1
 80103f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	79fa      	ldrb	r2, [r7, #7]
 80103fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010400:	68f8      	ldr	r0, [r7, #12]
 8010402:	f001 fc41 	bl	8011c88 <USBD_LL_Init>
 8010406:	4603      	mov	r3, r0
 8010408:	75fb      	strb	r3, [r7, #23]

  return ret;
 801040a:	7dfb      	ldrb	r3, [r7, #23]
}
 801040c:	4618      	mov	r0, r3
 801040e:	3718      	adds	r7, #24
 8010410:	46bd      	mov	sp, r7
 8010412:	bd80      	pop	{r7, pc}

08010414 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b084      	sub	sp, #16
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
 801041c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801041e:	2300      	movs	r3, #0
 8010420:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010422:	683b      	ldr	r3, [r7, #0]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d101      	bne.n	801042c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8010428:	2303      	movs	r3, #3
 801042a:	e016      	b.n	801045a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	683a      	ldr	r2, [r7, #0]
 8010430:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801043a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00b      	beq.n	8010458 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010448:	f107 020e 	add.w	r2, r7, #14
 801044c:	4610      	mov	r0, r2
 801044e:	4798      	blx	r3
 8010450:	4602      	mov	r2, r0
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8010458:	2300      	movs	r3, #0
}
 801045a:	4618      	mov	r0, r3
 801045c:	3710      	adds	r7, #16
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}

08010462 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010462:	b580      	push	{r7, lr}
 8010464:	b082      	sub	sp, #8
 8010466:	af00      	add	r7, sp, #0
 8010468:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f001 fc6c 	bl	8011d48 <USBD_LL_Start>
 8010470:	4603      	mov	r3, r0
}
 8010472:	4618      	mov	r0, r3
 8010474:	3708      	adds	r7, #8
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}

0801047a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801047a:	b480      	push	{r7}
 801047c:	b083      	sub	sp, #12
 801047e:	af00      	add	r7, sp, #0
 8010480:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010482:	2300      	movs	r3, #0
}
 8010484:	4618      	mov	r0, r3
 8010486:	370c      	adds	r7, #12
 8010488:	46bd      	mov	sp, r7
 801048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048e:	4770      	bx	lr

08010490 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	460b      	mov	r3, r1
 801049a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 801049c:	2303      	movs	r3, #3
 801049e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d009      	beq.n	80104be <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	78fa      	ldrb	r2, [r7, #3]
 80104b4:	4611      	mov	r1, r2
 80104b6:	6878      	ldr	r0, [r7, #4]
 80104b8:	4798      	blx	r3
 80104ba:	4603      	mov	r3, r0
 80104bc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80104be:	7bfb      	ldrb	r3, [r7, #15]
}
 80104c0:	4618      	mov	r0, r3
 80104c2:	3710      	adds	r7, #16
 80104c4:	46bd      	mov	sp, r7
 80104c6:	bd80      	pop	{r7, pc}

080104c8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b082      	sub	sp, #8
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	6078      	str	r0, [r7, #4]
 80104d0:	460b      	mov	r3, r1
 80104d2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d007      	beq.n	80104ee <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	78fa      	ldrb	r2, [r7, #3]
 80104e8:	4611      	mov	r1, r2
 80104ea:	6878      	ldr	r0, [r7, #4]
 80104ec:	4798      	blx	r3
  }

  return USBD_OK;
 80104ee:	2300      	movs	r3, #0
}
 80104f0:	4618      	mov	r0, r3
 80104f2:	3708      	adds	r7, #8
 80104f4:	46bd      	mov	sp, r7
 80104f6:	bd80      	pop	{r7, pc}

080104f8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b084      	sub	sp, #16
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010508:	6839      	ldr	r1, [r7, #0]
 801050a:	4618      	mov	r0, r3
 801050c:	f000 ff48 	bl	80113a0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	2201      	movs	r2, #1
 8010514:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801051e:	461a      	mov	r2, r3
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801052c:	f003 031f 	and.w	r3, r3, #31
 8010530:	2b02      	cmp	r3, #2
 8010532:	d01a      	beq.n	801056a <USBD_LL_SetupStage+0x72>
 8010534:	2b02      	cmp	r3, #2
 8010536:	d822      	bhi.n	801057e <USBD_LL_SetupStage+0x86>
 8010538:	2b00      	cmp	r3, #0
 801053a:	d002      	beq.n	8010542 <USBD_LL_SetupStage+0x4a>
 801053c:	2b01      	cmp	r3, #1
 801053e:	d00a      	beq.n	8010556 <USBD_LL_SetupStage+0x5e>
 8010540:	e01d      	b.n	801057e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010548:	4619      	mov	r1, r3
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f000 f9f0 	bl	8010930 <USBD_StdDevReq>
 8010550:	4603      	mov	r3, r0
 8010552:	73fb      	strb	r3, [r7, #15]
      break;
 8010554:	e020      	b.n	8010598 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801055c:	4619      	mov	r1, r3
 801055e:	6878      	ldr	r0, [r7, #4]
 8010560:	f000 fa54 	bl	8010a0c <USBD_StdItfReq>
 8010564:	4603      	mov	r3, r0
 8010566:	73fb      	strb	r3, [r7, #15]
      break;
 8010568:	e016      	b.n	8010598 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010570:	4619      	mov	r1, r3
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f000 fa93 	bl	8010a9e <USBD_StdEPReq>
 8010578:	4603      	mov	r3, r0
 801057a:	73fb      	strb	r3, [r7, #15]
      break;
 801057c:	e00c      	b.n	8010598 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010584:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010588:	b2db      	uxtb	r3, r3
 801058a:	4619      	mov	r1, r3
 801058c:	6878      	ldr	r0, [r7, #4]
 801058e:	f001 fc3b 	bl	8011e08 <USBD_LL_StallEP>
 8010592:	4603      	mov	r3, r0
 8010594:	73fb      	strb	r3, [r7, #15]
      break;
 8010596:	bf00      	nop
  }

  return ret;
 8010598:	7bfb      	ldrb	r3, [r7, #15]
}
 801059a:	4618      	mov	r0, r3
 801059c:	3710      	adds	r7, #16
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}

080105a2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80105a2:	b580      	push	{r7, lr}
 80105a4:	b086      	sub	sp, #24
 80105a6:	af00      	add	r7, sp, #0
 80105a8:	60f8      	str	r0, [r7, #12]
 80105aa:	460b      	mov	r3, r1
 80105ac:	607a      	str	r2, [r7, #4]
 80105ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80105b0:	7afb      	ldrb	r3, [r7, #11]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d138      	bne.n	8010628 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80105bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80105c4:	2b03      	cmp	r3, #3
 80105c6:	d14a      	bne.n	801065e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	689a      	ldr	r2, [r3, #8]
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	68db      	ldr	r3, [r3, #12]
 80105d0:	429a      	cmp	r2, r3
 80105d2:	d913      	bls.n	80105fc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80105d4:	693b      	ldr	r3, [r7, #16]
 80105d6:	689a      	ldr	r2, [r3, #8]
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	68db      	ldr	r3, [r3, #12]
 80105dc:	1ad2      	subs	r2, r2, r3
 80105de:	693b      	ldr	r3, [r7, #16]
 80105e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80105e2:	693b      	ldr	r3, [r7, #16]
 80105e4:	68da      	ldr	r2, [r3, #12]
 80105e6:	693b      	ldr	r3, [r7, #16]
 80105e8:	689b      	ldr	r3, [r3, #8]
 80105ea:	4293      	cmp	r3, r2
 80105ec:	bf28      	it	cs
 80105ee:	4613      	movcs	r3, r2
 80105f0:	461a      	mov	r2, r3
 80105f2:	6879      	ldr	r1, [r7, #4]
 80105f4:	68f8      	ldr	r0, [r7, #12]
 80105f6:	f000 ffc7 	bl	8011588 <USBD_CtlContinueRx>
 80105fa:	e030      	b.n	801065e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010602:	b2db      	uxtb	r3, r3
 8010604:	2b03      	cmp	r3, #3
 8010606:	d10b      	bne.n	8010620 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801060e:	691b      	ldr	r3, [r3, #16]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d005      	beq.n	8010620 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801061a:	691b      	ldr	r3, [r3, #16]
 801061c:	68f8      	ldr	r0, [r7, #12]
 801061e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010620:	68f8      	ldr	r0, [r7, #12]
 8010622:	f000 ffc2 	bl	80115aa <USBD_CtlSendStatus>
 8010626:	e01a      	b.n	801065e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801062e:	b2db      	uxtb	r3, r3
 8010630:	2b03      	cmp	r3, #3
 8010632:	d114      	bne.n	801065e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801063a:	699b      	ldr	r3, [r3, #24]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d00e      	beq.n	801065e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010646:	699b      	ldr	r3, [r3, #24]
 8010648:	7afa      	ldrb	r2, [r7, #11]
 801064a:	4611      	mov	r1, r2
 801064c:	68f8      	ldr	r0, [r7, #12]
 801064e:	4798      	blx	r3
 8010650:	4603      	mov	r3, r0
 8010652:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010654:	7dfb      	ldrb	r3, [r7, #23]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d001      	beq.n	801065e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801065a:	7dfb      	ldrb	r3, [r7, #23]
 801065c:	e000      	b.n	8010660 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801065e:	2300      	movs	r3, #0
}
 8010660:	4618      	mov	r0, r3
 8010662:	3718      	adds	r7, #24
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}

08010668 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b086      	sub	sp, #24
 801066c:	af00      	add	r7, sp, #0
 801066e:	60f8      	str	r0, [r7, #12]
 8010670:	460b      	mov	r3, r1
 8010672:	607a      	str	r2, [r7, #4]
 8010674:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010676:	7afb      	ldrb	r3, [r7, #11]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d16b      	bne.n	8010754 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	3314      	adds	r3, #20
 8010680:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010688:	2b02      	cmp	r3, #2
 801068a:	d156      	bne.n	801073a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	689a      	ldr	r2, [r3, #8]
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	68db      	ldr	r3, [r3, #12]
 8010694:	429a      	cmp	r2, r3
 8010696:	d914      	bls.n	80106c2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	689a      	ldr	r2, [r3, #8]
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	68db      	ldr	r3, [r3, #12]
 80106a0:	1ad2      	subs	r2, r2, r3
 80106a2:	693b      	ldr	r3, [r7, #16]
 80106a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80106a6:	693b      	ldr	r3, [r7, #16]
 80106a8:	689b      	ldr	r3, [r3, #8]
 80106aa:	461a      	mov	r2, r3
 80106ac:	6879      	ldr	r1, [r7, #4]
 80106ae:	68f8      	ldr	r0, [r7, #12]
 80106b0:	f000 ff3c 	bl	801152c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80106b4:	2300      	movs	r3, #0
 80106b6:	2200      	movs	r2, #0
 80106b8:	2100      	movs	r1, #0
 80106ba:	68f8      	ldr	r0, [r7, #12]
 80106bc:	f001 fc4e 	bl	8011f5c <USBD_LL_PrepareReceive>
 80106c0:	e03b      	b.n	801073a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80106c2:	693b      	ldr	r3, [r7, #16]
 80106c4:	68da      	ldr	r2, [r3, #12]
 80106c6:	693b      	ldr	r3, [r7, #16]
 80106c8:	689b      	ldr	r3, [r3, #8]
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d11c      	bne.n	8010708 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80106ce:	693b      	ldr	r3, [r7, #16]
 80106d0:	685a      	ldr	r2, [r3, #4]
 80106d2:	693b      	ldr	r3, [r7, #16]
 80106d4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80106d6:	429a      	cmp	r2, r3
 80106d8:	d316      	bcc.n	8010708 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80106da:	693b      	ldr	r3, [r7, #16]
 80106dc:	685a      	ldr	r2, [r3, #4]
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80106e4:	429a      	cmp	r2, r3
 80106e6:	d20f      	bcs.n	8010708 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80106e8:	2200      	movs	r2, #0
 80106ea:	2100      	movs	r1, #0
 80106ec:	68f8      	ldr	r0, [r7, #12]
 80106ee:	f000 ff1d 	bl	801152c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	2200      	movs	r2, #0
 80106f6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80106fa:	2300      	movs	r3, #0
 80106fc:	2200      	movs	r2, #0
 80106fe:	2100      	movs	r1, #0
 8010700:	68f8      	ldr	r0, [r7, #12]
 8010702:	f001 fc2b 	bl	8011f5c <USBD_LL_PrepareReceive>
 8010706:	e018      	b.n	801073a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801070e:	b2db      	uxtb	r3, r3
 8010710:	2b03      	cmp	r3, #3
 8010712:	d10b      	bne.n	801072c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801071a:	68db      	ldr	r3, [r3, #12]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d005      	beq.n	801072c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010726:	68db      	ldr	r3, [r3, #12]
 8010728:	68f8      	ldr	r0, [r7, #12]
 801072a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801072c:	2180      	movs	r1, #128	@ 0x80
 801072e:	68f8      	ldr	r0, [r7, #12]
 8010730:	f001 fb6a 	bl	8011e08 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010734:	68f8      	ldr	r0, [r7, #12]
 8010736:	f000 ff4b 	bl	80115d0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010740:	2b01      	cmp	r3, #1
 8010742:	d122      	bne.n	801078a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	f7ff fe98 	bl	801047a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	2200      	movs	r2, #0
 801074e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010752:	e01a      	b.n	801078a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801075a:	b2db      	uxtb	r3, r3
 801075c:	2b03      	cmp	r3, #3
 801075e:	d114      	bne.n	801078a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010766:	695b      	ldr	r3, [r3, #20]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d00e      	beq.n	801078a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010772:	695b      	ldr	r3, [r3, #20]
 8010774:	7afa      	ldrb	r2, [r7, #11]
 8010776:	4611      	mov	r1, r2
 8010778:	68f8      	ldr	r0, [r7, #12]
 801077a:	4798      	blx	r3
 801077c:	4603      	mov	r3, r0
 801077e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010780:	7dfb      	ldrb	r3, [r7, #23]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d001      	beq.n	801078a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8010786:	7dfb      	ldrb	r3, [r7, #23]
 8010788:	e000      	b.n	801078c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801078a:	2300      	movs	r3, #0
}
 801078c:	4618      	mov	r0, r3
 801078e:	3718      	adds	r7, #24
 8010790:	46bd      	mov	sp, r7
 8010792:	bd80      	pop	{r7, pc}

08010794 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b082      	sub	sp, #8
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2201      	movs	r2, #1
 80107a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2200      	movs	r2, #0
 80107a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2200      	movs	r2, #0
 80107b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	2200      	movs	r2, #0
 80107b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d101      	bne.n	80107c8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80107c4:	2303      	movs	r3, #3
 80107c6:	e02f      	b.n	8010828 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d00f      	beq.n	80107f2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107d8:	685b      	ldr	r3, [r3, #4]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d009      	beq.n	80107f2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107e4:	685b      	ldr	r3, [r3, #4]
 80107e6:	687a      	ldr	r2, [r7, #4]
 80107e8:	6852      	ldr	r2, [r2, #4]
 80107ea:	b2d2      	uxtb	r2, r2
 80107ec:	4611      	mov	r1, r2
 80107ee:	6878      	ldr	r0, [r7, #4]
 80107f0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80107f2:	2340      	movs	r3, #64	@ 0x40
 80107f4:	2200      	movs	r2, #0
 80107f6:	2100      	movs	r1, #0
 80107f8:	6878      	ldr	r0, [r7, #4]
 80107fa:	f001 fac0 	bl	8011d7e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	2201      	movs	r2, #1
 8010802:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	2240      	movs	r2, #64	@ 0x40
 801080a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801080e:	2340      	movs	r3, #64	@ 0x40
 8010810:	2200      	movs	r2, #0
 8010812:	2180      	movs	r1, #128	@ 0x80
 8010814:	6878      	ldr	r0, [r7, #4]
 8010816:	f001 fab2 	bl	8011d7e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2201      	movs	r2, #1
 801081e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2240      	movs	r2, #64	@ 0x40
 8010824:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8010826:	2300      	movs	r3, #0
}
 8010828:	4618      	mov	r0, r3
 801082a:	3708      	adds	r7, #8
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}

08010830 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010830:	b480      	push	{r7}
 8010832:	b083      	sub	sp, #12
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
 8010838:	460b      	mov	r3, r1
 801083a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	78fa      	ldrb	r2, [r7, #3]
 8010840:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010842:	2300      	movs	r3, #0
}
 8010844:	4618      	mov	r0, r3
 8010846:	370c      	adds	r7, #12
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr

08010850 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010850:	b480      	push	{r7}
 8010852:	b083      	sub	sp, #12
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801085e:	b2da      	uxtb	r2, r3
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2204      	movs	r2, #4
 801086a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801086e:	2300      	movs	r3, #0
}
 8010870:	4618      	mov	r0, r3
 8010872:	370c      	adds	r7, #12
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr

0801087c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801087c:	b480      	push	{r7}
 801087e:	b083      	sub	sp, #12
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801088a:	b2db      	uxtb	r3, r3
 801088c:	2b04      	cmp	r3, #4
 801088e:	d106      	bne.n	801089e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010896:	b2da      	uxtb	r2, r3
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801089e:	2300      	movs	r3, #0
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	370c      	adds	r7, #12
 80108a4:	46bd      	mov	sp, r7
 80108a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108aa:	4770      	bx	lr

080108ac <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b082      	sub	sp, #8
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d101      	bne.n	80108c2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80108be:	2303      	movs	r3, #3
 80108c0:	e012      	b.n	80108e8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108c8:	b2db      	uxtb	r3, r3
 80108ca:	2b03      	cmp	r3, #3
 80108cc:	d10b      	bne.n	80108e6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108d4:	69db      	ldr	r3, [r3, #28]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d005      	beq.n	80108e6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108e0:	69db      	ldr	r3, [r3, #28]
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80108e6:	2300      	movs	r3, #0
}
 80108e8:	4618      	mov	r0, r3
 80108ea:	3708      	adds	r7, #8
 80108ec:	46bd      	mov	sp, r7
 80108ee:	bd80      	pop	{r7, pc}

080108f0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80108f0:	b480      	push	{r7}
 80108f2:	b087      	sub	sp, #28
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	781b      	ldrb	r3, [r3, #0]
 8010900:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010902:	697b      	ldr	r3, [r7, #20]
 8010904:	3301      	adds	r3, #1
 8010906:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	781b      	ldrb	r3, [r3, #0]
 801090c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801090e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010912:	021b      	lsls	r3, r3, #8
 8010914:	b21a      	sxth	r2, r3
 8010916:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801091a:	4313      	orrs	r3, r2
 801091c:	b21b      	sxth	r3, r3
 801091e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010920:	89fb      	ldrh	r3, [r7, #14]
}
 8010922:	4618      	mov	r0, r3
 8010924:	371c      	adds	r7, #28
 8010926:	46bd      	mov	sp, r7
 8010928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092c:	4770      	bx	lr
	...

08010930 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b084      	sub	sp, #16
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
 8010938:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801093a:	2300      	movs	r3, #0
 801093c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	781b      	ldrb	r3, [r3, #0]
 8010942:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010946:	2b40      	cmp	r3, #64	@ 0x40
 8010948:	d005      	beq.n	8010956 <USBD_StdDevReq+0x26>
 801094a:	2b40      	cmp	r3, #64	@ 0x40
 801094c:	d853      	bhi.n	80109f6 <USBD_StdDevReq+0xc6>
 801094e:	2b00      	cmp	r3, #0
 8010950:	d00b      	beq.n	801096a <USBD_StdDevReq+0x3a>
 8010952:	2b20      	cmp	r3, #32
 8010954:	d14f      	bne.n	80109f6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801095c:	689b      	ldr	r3, [r3, #8]
 801095e:	6839      	ldr	r1, [r7, #0]
 8010960:	6878      	ldr	r0, [r7, #4]
 8010962:	4798      	blx	r3
 8010964:	4603      	mov	r3, r0
 8010966:	73fb      	strb	r3, [r7, #15]
      break;
 8010968:	e04a      	b.n	8010a00 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	785b      	ldrb	r3, [r3, #1]
 801096e:	2b09      	cmp	r3, #9
 8010970:	d83b      	bhi.n	80109ea <USBD_StdDevReq+0xba>
 8010972:	a201      	add	r2, pc, #4	@ (adr r2, 8010978 <USBD_StdDevReq+0x48>)
 8010974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010978:	080109cd 	.word	0x080109cd
 801097c:	080109e1 	.word	0x080109e1
 8010980:	080109eb 	.word	0x080109eb
 8010984:	080109d7 	.word	0x080109d7
 8010988:	080109eb 	.word	0x080109eb
 801098c:	080109ab 	.word	0x080109ab
 8010990:	080109a1 	.word	0x080109a1
 8010994:	080109eb 	.word	0x080109eb
 8010998:	080109c3 	.word	0x080109c3
 801099c:	080109b5 	.word	0x080109b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80109a0:	6839      	ldr	r1, [r7, #0]
 80109a2:	6878      	ldr	r0, [r7, #4]
 80109a4:	f000 f9de 	bl	8010d64 <USBD_GetDescriptor>
          break;
 80109a8:	e024      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80109aa:	6839      	ldr	r1, [r7, #0]
 80109ac:	6878      	ldr	r0, [r7, #4]
 80109ae:	f000 fb6d 	bl	801108c <USBD_SetAddress>
          break;
 80109b2:	e01f      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80109b4:	6839      	ldr	r1, [r7, #0]
 80109b6:	6878      	ldr	r0, [r7, #4]
 80109b8:	f000 fbac 	bl	8011114 <USBD_SetConfig>
 80109bc:	4603      	mov	r3, r0
 80109be:	73fb      	strb	r3, [r7, #15]
          break;
 80109c0:	e018      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80109c2:	6839      	ldr	r1, [r7, #0]
 80109c4:	6878      	ldr	r0, [r7, #4]
 80109c6:	f000 fc4b 	bl	8011260 <USBD_GetConfig>
          break;
 80109ca:	e013      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80109cc:	6839      	ldr	r1, [r7, #0]
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f000 fc7c 	bl	80112cc <USBD_GetStatus>
          break;
 80109d4:	e00e      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80109d6:	6839      	ldr	r1, [r7, #0]
 80109d8:	6878      	ldr	r0, [r7, #4]
 80109da:	f000 fcab 	bl	8011334 <USBD_SetFeature>
          break;
 80109de:	e009      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80109e0:	6839      	ldr	r1, [r7, #0]
 80109e2:	6878      	ldr	r0, [r7, #4]
 80109e4:	f000 fcba 	bl	801135c <USBD_ClrFeature>
          break;
 80109e8:	e004      	b.n	80109f4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80109ea:	6839      	ldr	r1, [r7, #0]
 80109ec:	6878      	ldr	r0, [r7, #4]
 80109ee:	f000 fd11 	bl	8011414 <USBD_CtlError>
          break;
 80109f2:	bf00      	nop
      }
      break;
 80109f4:	e004      	b.n	8010a00 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80109f6:	6839      	ldr	r1, [r7, #0]
 80109f8:	6878      	ldr	r0, [r7, #4]
 80109fa:	f000 fd0b 	bl	8011414 <USBD_CtlError>
      break;
 80109fe:	bf00      	nop
  }

  return ret;
 8010a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a02:	4618      	mov	r0, r3
 8010a04:	3710      	adds	r7, #16
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}
 8010a0a:	bf00      	nop

08010a0c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b084      	sub	sp, #16
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	6078      	str	r0, [r7, #4]
 8010a14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a16:	2300      	movs	r3, #0
 8010a18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a1a:	683b      	ldr	r3, [r7, #0]
 8010a1c:	781b      	ldrb	r3, [r3, #0]
 8010a1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a22:	2b40      	cmp	r3, #64	@ 0x40
 8010a24:	d005      	beq.n	8010a32 <USBD_StdItfReq+0x26>
 8010a26:	2b40      	cmp	r3, #64	@ 0x40
 8010a28:	d82f      	bhi.n	8010a8a <USBD_StdItfReq+0x7e>
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d001      	beq.n	8010a32 <USBD_StdItfReq+0x26>
 8010a2e:	2b20      	cmp	r3, #32
 8010a30:	d12b      	bne.n	8010a8a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a38:	b2db      	uxtb	r3, r3
 8010a3a:	3b01      	subs	r3, #1
 8010a3c:	2b02      	cmp	r3, #2
 8010a3e:	d81d      	bhi.n	8010a7c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010a40:	683b      	ldr	r3, [r7, #0]
 8010a42:	889b      	ldrh	r3, [r3, #4]
 8010a44:	b2db      	uxtb	r3, r3
 8010a46:	2b01      	cmp	r3, #1
 8010a48:	d813      	bhi.n	8010a72 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a50:	689b      	ldr	r3, [r3, #8]
 8010a52:	6839      	ldr	r1, [r7, #0]
 8010a54:	6878      	ldr	r0, [r7, #4]
 8010a56:	4798      	blx	r3
 8010a58:	4603      	mov	r3, r0
 8010a5a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	88db      	ldrh	r3, [r3, #6]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d110      	bne.n	8010a86 <USBD_StdItfReq+0x7a>
 8010a64:	7bfb      	ldrb	r3, [r7, #15]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d10d      	bne.n	8010a86 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f000 fd9d 	bl	80115aa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010a70:	e009      	b.n	8010a86 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8010a72:	6839      	ldr	r1, [r7, #0]
 8010a74:	6878      	ldr	r0, [r7, #4]
 8010a76:	f000 fccd 	bl	8011414 <USBD_CtlError>
          break;
 8010a7a:	e004      	b.n	8010a86 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8010a7c:	6839      	ldr	r1, [r7, #0]
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f000 fcc8 	bl	8011414 <USBD_CtlError>
          break;
 8010a84:	e000      	b.n	8010a88 <USBD_StdItfReq+0x7c>
          break;
 8010a86:	bf00      	nop
      }
      break;
 8010a88:	e004      	b.n	8010a94 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8010a8a:	6839      	ldr	r1, [r7, #0]
 8010a8c:	6878      	ldr	r0, [r7, #4]
 8010a8e:	f000 fcc1 	bl	8011414 <USBD_CtlError>
      break;
 8010a92:	bf00      	nop
  }

  return ret;
 8010a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3710      	adds	r7, #16
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}

08010a9e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a9e:	b580      	push	{r7, lr}
 8010aa0:	b084      	sub	sp, #16
 8010aa2:	af00      	add	r7, sp, #0
 8010aa4:	6078      	str	r0, [r7, #4]
 8010aa6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	889b      	ldrh	r3, [r3, #4]
 8010ab0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	781b      	ldrb	r3, [r3, #0]
 8010ab6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010aba:	2b40      	cmp	r3, #64	@ 0x40
 8010abc:	d007      	beq.n	8010ace <USBD_StdEPReq+0x30>
 8010abe:	2b40      	cmp	r3, #64	@ 0x40
 8010ac0:	f200 8145 	bhi.w	8010d4e <USBD_StdEPReq+0x2b0>
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d00c      	beq.n	8010ae2 <USBD_StdEPReq+0x44>
 8010ac8:	2b20      	cmp	r3, #32
 8010aca:	f040 8140 	bne.w	8010d4e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ad4:	689b      	ldr	r3, [r3, #8]
 8010ad6:	6839      	ldr	r1, [r7, #0]
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	4798      	blx	r3
 8010adc:	4603      	mov	r3, r0
 8010ade:	73fb      	strb	r3, [r7, #15]
      break;
 8010ae0:	e13a      	b.n	8010d58 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010ae2:	683b      	ldr	r3, [r7, #0]
 8010ae4:	785b      	ldrb	r3, [r3, #1]
 8010ae6:	2b03      	cmp	r3, #3
 8010ae8:	d007      	beq.n	8010afa <USBD_StdEPReq+0x5c>
 8010aea:	2b03      	cmp	r3, #3
 8010aec:	f300 8129 	bgt.w	8010d42 <USBD_StdEPReq+0x2a4>
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d07f      	beq.n	8010bf4 <USBD_StdEPReq+0x156>
 8010af4:	2b01      	cmp	r3, #1
 8010af6:	d03c      	beq.n	8010b72 <USBD_StdEPReq+0xd4>
 8010af8:	e123      	b.n	8010d42 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b00:	b2db      	uxtb	r3, r3
 8010b02:	2b02      	cmp	r3, #2
 8010b04:	d002      	beq.n	8010b0c <USBD_StdEPReq+0x6e>
 8010b06:	2b03      	cmp	r3, #3
 8010b08:	d016      	beq.n	8010b38 <USBD_StdEPReq+0x9a>
 8010b0a:	e02c      	b.n	8010b66 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b0c:	7bbb      	ldrb	r3, [r7, #14]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d00d      	beq.n	8010b2e <USBD_StdEPReq+0x90>
 8010b12:	7bbb      	ldrb	r3, [r7, #14]
 8010b14:	2b80      	cmp	r3, #128	@ 0x80
 8010b16:	d00a      	beq.n	8010b2e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b18:	7bbb      	ldrb	r3, [r7, #14]
 8010b1a:	4619      	mov	r1, r3
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f001 f973 	bl	8011e08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b22:	2180      	movs	r1, #128	@ 0x80
 8010b24:	6878      	ldr	r0, [r7, #4]
 8010b26:	f001 f96f 	bl	8011e08 <USBD_LL_StallEP>
 8010b2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010b2c:	e020      	b.n	8010b70 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8010b2e:	6839      	ldr	r1, [r7, #0]
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f000 fc6f 	bl	8011414 <USBD_CtlError>
              break;
 8010b36:	e01b      	b.n	8010b70 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010b38:	683b      	ldr	r3, [r7, #0]
 8010b3a:	885b      	ldrh	r3, [r3, #2]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d10e      	bne.n	8010b5e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010b40:	7bbb      	ldrb	r3, [r7, #14]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d00b      	beq.n	8010b5e <USBD_StdEPReq+0xc0>
 8010b46:	7bbb      	ldrb	r3, [r7, #14]
 8010b48:	2b80      	cmp	r3, #128	@ 0x80
 8010b4a:	d008      	beq.n	8010b5e <USBD_StdEPReq+0xc0>
 8010b4c:	683b      	ldr	r3, [r7, #0]
 8010b4e:	88db      	ldrh	r3, [r3, #6]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d104      	bne.n	8010b5e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b54:	7bbb      	ldrb	r3, [r7, #14]
 8010b56:	4619      	mov	r1, r3
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f001 f955 	bl	8011e08 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010b5e:	6878      	ldr	r0, [r7, #4]
 8010b60:	f000 fd23 	bl	80115aa <USBD_CtlSendStatus>

              break;
 8010b64:	e004      	b.n	8010b70 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8010b66:	6839      	ldr	r1, [r7, #0]
 8010b68:	6878      	ldr	r0, [r7, #4]
 8010b6a:	f000 fc53 	bl	8011414 <USBD_CtlError>
              break;
 8010b6e:	bf00      	nop
          }
          break;
 8010b70:	e0ec      	b.n	8010d4c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b78:	b2db      	uxtb	r3, r3
 8010b7a:	2b02      	cmp	r3, #2
 8010b7c:	d002      	beq.n	8010b84 <USBD_StdEPReq+0xe6>
 8010b7e:	2b03      	cmp	r3, #3
 8010b80:	d016      	beq.n	8010bb0 <USBD_StdEPReq+0x112>
 8010b82:	e030      	b.n	8010be6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b84:	7bbb      	ldrb	r3, [r7, #14]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d00d      	beq.n	8010ba6 <USBD_StdEPReq+0x108>
 8010b8a:	7bbb      	ldrb	r3, [r7, #14]
 8010b8c:	2b80      	cmp	r3, #128	@ 0x80
 8010b8e:	d00a      	beq.n	8010ba6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b90:	7bbb      	ldrb	r3, [r7, #14]
 8010b92:	4619      	mov	r1, r3
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f001 f937 	bl	8011e08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b9a:	2180      	movs	r1, #128	@ 0x80
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f001 f933 	bl	8011e08 <USBD_LL_StallEP>
 8010ba2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010ba4:	e025      	b.n	8010bf2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010ba6:	6839      	ldr	r1, [r7, #0]
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	f000 fc33 	bl	8011414 <USBD_CtlError>
              break;
 8010bae:	e020      	b.n	8010bf2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	885b      	ldrh	r3, [r3, #2]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d11b      	bne.n	8010bf0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010bb8:	7bbb      	ldrb	r3, [r7, #14]
 8010bba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d004      	beq.n	8010bcc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010bc2:	7bbb      	ldrb	r3, [r7, #14]
 8010bc4:	4619      	mov	r1, r3
 8010bc6:	6878      	ldr	r0, [r7, #4]
 8010bc8:	f001 f93d 	bl	8011e46 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010bcc:	6878      	ldr	r0, [r7, #4]
 8010bce:	f000 fcec 	bl	80115aa <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bd8:	689b      	ldr	r3, [r3, #8]
 8010bda:	6839      	ldr	r1, [r7, #0]
 8010bdc:	6878      	ldr	r0, [r7, #4]
 8010bde:	4798      	blx	r3
 8010be0:	4603      	mov	r3, r0
 8010be2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8010be4:	e004      	b.n	8010bf0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8010be6:	6839      	ldr	r1, [r7, #0]
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f000 fc13 	bl	8011414 <USBD_CtlError>
              break;
 8010bee:	e000      	b.n	8010bf2 <USBD_StdEPReq+0x154>
              break;
 8010bf0:	bf00      	nop
          }
          break;
 8010bf2:	e0ab      	b.n	8010d4c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bfa:	b2db      	uxtb	r3, r3
 8010bfc:	2b02      	cmp	r3, #2
 8010bfe:	d002      	beq.n	8010c06 <USBD_StdEPReq+0x168>
 8010c00:	2b03      	cmp	r3, #3
 8010c02:	d032      	beq.n	8010c6a <USBD_StdEPReq+0x1cc>
 8010c04:	e097      	b.n	8010d36 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c06:	7bbb      	ldrb	r3, [r7, #14]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d007      	beq.n	8010c1c <USBD_StdEPReq+0x17e>
 8010c0c:	7bbb      	ldrb	r3, [r7, #14]
 8010c0e:	2b80      	cmp	r3, #128	@ 0x80
 8010c10:	d004      	beq.n	8010c1c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010c12:	6839      	ldr	r1, [r7, #0]
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f000 fbfd 	bl	8011414 <USBD_CtlError>
                break;
 8010c1a:	e091      	b.n	8010d40 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	da0b      	bge.n	8010c3c <USBD_StdEPReq+0x19e>
 8010c24:	7bbb      	ldrb	r3, [r7, #14]
 8010c26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010c2a:	4613      	mov	r3, r2
 8010c2c:	009b      	lsls	r3, r3, #2
 8010c2e:	4413      	add	r3, r2
 8010c30:	009b      	lsls	r3, r3, #2
 8010c32:	3310      	adds	r3, #16
 8010c34:	687a      	ldr	r2, [r7, #4]
 8010c36:	4413      	add	r3, r2
 8010c38:	3304      	adds	r3, #4
 8010c3a:	e00b      	b.n	8010c54 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010c3c:	7bbb      	ldrb	r3, [r7, #14]
 8010c3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c42:	4613      	mov	r3, r2
 8010c44:	009b      	lsls	r3, r3, #2
 8010c46:	4413      	add	r3, r2
 8010c48:	009b      	lsls	r3, r3, #2
 8010c4a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010c4e:	687a      	ldr	r2, [r7, #4]
 8010c50:	4413      	add	r3, r2
 8010c52:	3304      	adds	r3, #4
 8010c54:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	2200      	movs	r2, #0
 8010c5a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	2202      	movs	r2, #2
 8010c60:	4619      	mov	r1, r3
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f000 fc47 	bl	80114f6 <USBD_CtlSendData>
              break;
 8010c68:	e06a      	b.n	8010d40 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010c6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	da11      	bge.n	8010c96 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010c72:	7bbb      	ldrb	r3, [r7, #14]
 8010c74:	f003 020f 	and.w	r2, r3, #15
 8010c78:	6879      	ldr	r1, [r7, #4]
 8010c7a:	4613      	mov	r3, r2
 8010c7c:	009b      	lsls	r3, r3, #2
 8010c7e:	4413      	add	r3, r2
 8010c80:	009b      	lsls	r3, r3, #2
 8010c82:	440b      	add	r3, r1
 8010c84:	3324      	adds	r3, #36	@ 0x24
 8010c86:	881b      	ldrh	r3, [r3, #0]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d117      	bne.n	8010cbc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010c8c:	6839      	ldr	r1, [r7, #0]
 8010c8e:	6878      	ldr	r0, [r7, #4]
 8010c90:	f000 fbc0 	bl	8011414 <USBD_CtlError>
                  break;
 8010c94:	e054      	b.n	8010d40 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010c96:	7bbb      	ldrb	r3, [r7, #14]
 8010c98:	f003 020f 	and.w	r2, r3, #15
 8010c9c:	6879      	ldr	r1, [r7, #4]
 8010c9e:	4613      	mov	r3, r2
 8010ca0:	009b      	lsls	r3, r3, #2
 8010ca2:	4413      	add	r3, r2
 8010ca4:	009b      	lsls	r3, r3, #2
 8010ca6:	440b      	add	r3, r1
 8010ca8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010cac:	881b      	ldrh	r3, [r3, #0]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d104      	bne.n	8010cbc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010cb2:	6839      	ldr	r1, [r7, #0]
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f000 fbad 	bl	8011414 <USBD_CtlError>
                  break;
 8010cba:	e041      	b.n	8010d40 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010cbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	da0b      	bge.n	8010cdc <USBD_StdEPReq+0x23e>
 8010cc4:	7bbb      	ldrb	r3, [r7, #14]
 8010cc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010cca:	4613      	mov	r3, r2
 8010ccc:	009b      	lsls	r3, r3, #2
 8010cce:	4413      	add	r3, r2
 8010cd0:	009b      	lsls	r3, r3, #2
 8010cd2:	3310      	adds	r3, #16
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	4413      	add	r3, r2
 8010cd8:	3304      	adds	r3, #4
 8010cda:	e00b      	b.n	8010cf4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010cdc:	7bbb      	ldrb	r3, [r7, #14]
 8010cde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010ce2:	4613      	mov	r3, r2
 8010ce4:	009b      	lsls	r3, r3, #2
 8010ce6:	4413      	add	r3, r2
 8010ce8:	009b      	lsls	r3, r3, #2
 8010cea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010cee:	687a      	ldr	r2, [r7, #4]
 8010cf0:	4413      	add	r3, r2
 8010cf2:	3304      	adds	r3, #4
 8010cf4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010cf6:	7bbb      	ldrb	r3, [r7, #14]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d002      	beq.n	8010d02 <USBD_StdEPReq+0x264>
 8010cfc:	7bbb      	ldrb	r3, [r7, #14]
 8010cfe:	2b80      	cmp	r3, #128	@ 0x80
 8010d00:	d103      	bne.n	8010d0a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8010d02:	68bb      	ldr	r3, [r7, #8]
 8010d04:	2200      	movs	r2, #0
 8010d06:	601a      	str	r2, [r3, #0]
 8010d08:	e00e      	b.n	8010d28 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010d0a:	7bbb      	ldrb	r3, [r7, #14]
 8010d0c:	4619      	mov	r1, r3
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f001 f8b8 	bl	8011e84 <USBD_LL_IsStallEP>
 8010d14:	4603      	mov	r3, r0
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d003      	beq.n	8010d22 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8010d1a:	68bb      	ldr	r3, [r7, #8]
 8010d1c:	2201      	movs	r2, #1
 8010d1e:	601a      	str	r2, [r3, #0]
 8010d20:	e002      	b.n	8010d28 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8010d22:	68bb      	ldr	r3, [r7, #8]
 8010d24:	2200      	movs	r2, #0
 8010d26:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010d28:	68bb      	ldr	r3, [r7, #8]
 8010d2a:	2202      	movs	r2, #2
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f000 fbe1 	bl	80114f6 <USBD_CtlSendData>
              break;
 8010d34:	e004      	b.n	8010d40 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8010d36:	6839      	ldr	r1, [r7, #0]
 8010d38:	6878      	ldr	r0, [r7, #4]
 8010d3a:	f000 fb6b 	bl	8011414 <USBD_CtlError>
              break;
 8010d3e:	bf00      	nop
          }
          break;
 8010d40:	e004      	b.n	8010d4c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8010d42:	6839      	ldr	r1, [r7, #0]
 8010d44:	6878      	ldr	r0, [r7, #4]
 8010d46:	f000 fb65 	bl	8011414 <USBD_CtlError>
          break;
 8010d4a:	bf00      	nop
      }
      break;
 8010d4c:	e004      	b.n	8010d58 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8010d4e:	6839      	ldr	r1, [r7, #0]
 8010d50:	6878      	ldr	r0, [r7, #4]
 8010d52:	f000 fb5f 	bl	8011414 <USBD_CtlError>
      break;
 8010d56:	bf00      	nop
  }

  return ret;
 8010d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	3710      	adds	r7, #16
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}
	...

08010d64 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b084      	sub	sp, #16
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
 8010d6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010d6e:	2300      	movs	r3, #0
 8010d70:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010d72:	2300      	movs	r3, #0
 8010d74:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010d76:	2300      	movs	r3, #0
 8010d78:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010d7a:	683b      	ldr	r3, [r7, #0]
 8010d7c:	885b      	ldrh	r3, [r3, #2]
 8010d7e:	0a1b      	lsrs	r3, r3, #8
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	3b01      	subs	r3, #1
 8010d84:	2b0e      	cmp	r3, #14
 8010d86:	f200 8152 	bhi.w	801102e <USBD_GetDescriptor+0x2ca>
 8010d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8010d90 <USBD_GetDescriptor+0x2c>)
 8010d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d90:	08010e01 	.word	0x08010e01
 8010d94:	08010e19 	.word	0x08010e19
 8010d98:	08010e59 	.word	0x08010e59
 8010d9c:	0801102f 	.word	0x0801102f
 8010da0:	0801102f 	.word	0x0801102f
 8010da4:	08010fcf 	.word	0x08010fcf
 8010da8:	08010ffb 	.word	0x08010ffb
 8010dac:	0801102f 	.word	0x0801102f
 8010db0:	0801102f 	.word	0x0801102f
 8010db4:	0801102f 	.word	0x0801102f
 8010db8:	0801102f 	.word	0x0801102f
 8010dbc:	0801102f 	.word	0x0801102f
 8010dc0:	0801102f 	.word	0x0801102f
 8010dc4:	0801102f 	.word	0x0801102f
 8010dc8:	08010dcd 	.word	0x08010dcd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dd2:	69db      	ldr	r3, [r3, #28]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d00b      	beq.n	8010df0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dde:	69db      	ldr	r3, [r3, #28]
 8010de0:	687a      	ldr	r2, [r7, #4]
 8010de2:	7c12      	ldrb	r2, [r2, #16]
 8010de4:	f107 0108 	add.w	r1, r7, #8
 8010de8:	4610      	mov	r0, r2
 8010dea:	4798      	blx	r3
 8010dec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010dee:	e126      	b.n	801103e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010df0:	6839      	ldr	r1, [r7, #0]
 8010df2:	6878      	ldr	r0, [r7, #4]
 8010df4:	f000 fb0e 	bl	8011414 <USBD_CtlError>
        err++;
 8010df8:	7afb      	ldrb	r3, [r7, #11]
 8010dfa:	3301      	adds	r3, #1
 8010dfc:	72fb      	strb	r3, [r7, #11]
      break;
 8010dfe:	e11e      	b.n	801103e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	687a      	ldr	r2, [r7, #4]
 8010e0a:	7c12      	ldrb	r2, [r2, #16]
 8010e0c:	f107 0108 	add.w	r1, r7, #8
 8010e10:	4610      	mov	r0, r2
 8010e12:	4798      	blx	r3
 8010e14:	60f8      	str	r0, [r7, #12]
      break;
 8010e16:	e112      	b.n	801103e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	7c1b      	ldrb	r3, [r3, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d10d      	bne.n	8010e3c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e28:	f107 0208 	add.w	r2, r7, #8
 8010e2c:	4610      	mov	r0, r2
 8010e2e:	4798      	blx	r3
 8010e30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	3301      	adds	r3, #1
 8010e36:	2202      	movs	r2, #2
 8010e38:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010e3a:	e100      	b.n	801103e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e44:	f107 0208 	add.w	r2, r7, #8
 8010e48:	4610      	mov	r0, r2
 8010e4a:	4798      	blx	r3
 8010e4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	3301      	adds	r3, #1
 8010e52:	2202      	movs	r2, #2
 8010e54:	701a      	strb	r2, [r3, #0]
      break;
 8010e56:	e0f2      	b.n	801103e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	885b      	ldrh	r3, [r3, #2]
 8010e5c:	b2db      	uxtb	r3, r3
 8010e5e:	2b05      	cmp	r3, #5
 8010e60:	f200 80ac 	bhi.w	8010fbc <USBD_GetDescriptor+0x258>
 8010e64:	a201      	add	r2, pc, #4	@ (adr r2, 8010e6c <USBD_GetDescriptor+0x108>)
 8010e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e6a:	bf00      	nop
 8010e6c:	08010e85 	.word	0x08010e85
 8010e70:	08010eb9 	.word	0x08010eb9
 8010e74:	08010eed 	.word	0x08010eed
 8010e78:	08010f21 	.word	0x08010f21
 8010e7c:	08010f55 	.word	0x08010f55
 8010e80:	08010f89 	.word	0x08010f89
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e8a:	685b      	ldr	r3, [r3, #4]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d00b      	beq.n	8010ea8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e96:	685b      	ldr	r3, [r3, #4]
 8010e98:	687a      	ldr	r2, [r7, #4]
 8010e9a:	7c12      	ldrb	r2, [r2, #16]
 8010e9c:	f107 0108 	add.w	r1, r7, #8
 8010ea0:	4610      	mov	r0, r2
 8010ea2:	4798      	blx	r3
 8010ea4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010ea6:	e091      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010ea8:	6839      	ldr	r1, [r7, #0]
 8010eaa:	6878      	ldr	r0, [r7, #4]
 8010eac:	f000 fab2 	bl	8011414 <USBD_CtlError>
            err++;
 8010eb0:	7afb      	ldrb	r3, [r7, #11]
 8010eb2:	3301      	adds	r3, #1
 8010eb4:	72fb      	strb	r3, [r7, #11]
          break;
 8010eb6:	e089      	b.n	8010fcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ebe:	689b      	ldr	r3, [r3, #8]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d00b      	beq.n	8010edc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010eca:	689b      	ldr	r3, [r3, #8]
 8010ecc:	687a      	ldr	r2, [r7, #4]
 8010ece:	7c12      	ldrb	r2, [r2, #16]
 8010ed0:	f107 0108 	add.w	r1, r7, #8
 8010ed4:	4610      	mov	r0, r2
 8010ed6:	4798      	blx	r3
 8010ed8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010eda:	e077      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010edc:	6839      	ldr	r1, [r7, #0]
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f000 fa98 	bl	8011414 <USBD_CtlError>
            err++;
 8010ee4:	7afb      	ldrb	r3, [r7, #11]
 8010ee6:	3301      	adds	r3, #1
 8010ee8:	72fb      	strb	r3, [r7, #11]
          break;
 8010eea:	e06f      	b.n	8010fcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ef2:	68db      	ldr	r3, [r3, #12]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d00b      	beq.n	8010f10 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010efe:	68db      	ldr	r3, [r3, #12]
 8010f00:	687a      	ldr	r2, [r7, #4]
 8010f02:	7c12      	ldrb	r2, [r2, #16]
 8010f04:	f107 0108 	add.w	r1, r7, #8
 8010f08:	4610      	mov	r0, r2
 8010f0a:	4798      	blx	r3
 8010f0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f0e:	e05d      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f10:	6839      	ldr	r1, [r7, #0]
 8010f12:	6878      	ldr	r0, [r7, #4]
 8010f14:	f000 fa7e 	bl	8011414 <USBD_CtlError>
            err++;
 8010f18:	7afb      	ldrb	r3, [r7, #11]
 8010f1a:	3301      	adds	r3, #1
 8010f1c:	72fb      	strb	r3, [r7, #11]
          break;
 8010f1e:	e055      	b.n	8010fcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f26:	691b      	ldr	r3, [r3, #16]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d00b      	beq.n	8010f44 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f32:	691b      	ldr	r3, [r3, #16]
 8010f34:	687a      	ldr	r2, [r7, #4]
 8010f36:	7c12      	ldrb	r2, [r2, #16]
 8010f38:	f107 0108 	add.w	r1, r7, #8
 8010f3c:	4610      	mov	r0, r2
 8010f3e:	4798      	blx	r3
 8010f40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f42:	e043      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f44:	6839      	ldr	r1, [r7, #0]
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f000 fa64 	bl	8011414 <USBD_CtlError>
            err++;
 8010f4c:	7afb      	ldrb	r3, [r7, #11]
 8010f4e:	3301      	adds	r3, #1
 8010f50:	72fb      	strb	r3, [r7, #11]
          break;
 8010f52:	e03b      	b.n	8010fcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f5a:	695b      	ldr	r3, [r3, #20]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d00b      	beq.n	8010f78 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f66:	695b      	ldr	r3, [r3, #20]
 8010f68:	687a      	ldr	r2, [r7, #4]
 8010f6a:	7c12      	ldrb	r2, [r2, #16]
 8010f6c:	f107 0108 	add.w	r1, r7, #8
 8010f70:	4610      	mov	r0, r2
 8010f72:	4798      	blx	r3
 8010f74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010f76:	e029      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010f78:	6839      	ldr	r1, [r7, #0]
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f000 fa4a 	bl	8011414 <USBD_CtlError>
            err++;
 8010f80:	7afb      	ldrb	r3, [r7, #11]
 8010f82:	3301      	adds	r3, #1
 8010f84:	72fb      	strb	r3, [r7, #11]
          break;
 8010f86:	e021      	b.n	8010fcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f8e:	699b      	ldr	r3, [r3, #24]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d00b      	beq.n	8010fac <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f9a:	699b      	ldr	r3, [r3, #24]
 8010f9c:	687a      	ldr	r2, [r7, #4]
 8010f9e:	7c12      	ldrb	r2, [r2, #16]
 8010fa0:	f107 0108 	add.w	r1, r7, #8
 8010fa4:	4610      	mov	r0, r2
 8010fa6:	4798      	blx	r3
 8010fa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010faa:	e00f      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010fac:	6839      	ldr	r1, [r7, #0]
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f000 fa30 	bl	8011414 <USBD_CtlError>
            err++;
 8010fb4:	7afb      	ldrb	r3, [r7, #11]
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	72fb      	strb	r3, [r7, #11]
          break;
 8010fba:	e007      	b.n	8010fcc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010fbc:	6839      	ldr	r1, [r7, #0]
 8010fbe:	6878      	ldr	r0, [r7, #4]
 8010fc0:	f000 fa28 	bl	8011414 <USBD_CtlError>
          err++;
 8010fc4:	7afb      	ldrb	r3, [r7, #11]
 8010fc6:	3301      	adds	r3, #1
 8010fc8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010fca:	bf00      	nop
      }
      break;
 8010fcc:	e037      	b.n	801103e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	7c1b      	ldrb	r3, [r3, #16]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d109      	bne.n	8010fea <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fde:	f107 0208 	add.w	r2, r7, #8
 8010fe2:	4610      	mov	r0, r2
 8010fe4:	4798      	blx	r3
 8010fe6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010fe8:	e029      	b.n	801103e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010fea:	6839      	ldr	r1, [r7, #0]
 8010fec:	6878      	ldr	r0, [r7, #4]
 8010fee:	f000 fa11 	bl	8011414 <USBD_CtlError>
        err++;
 8010ff2:	7afb      	ldrb	r3, [r7, #11]
 8010ff4:	3301      	adds	r3, #1
 8010ff6:	72fb      	strb	r3, [r7, #11]
      break;
 8010ff8:	e021      	b.n	801103e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	7c1b      	ldrb	r3, [r3, #16]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d10d      	bne.n	801101e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801100a:	f107 0208 	add.w	r2, r7, #8
 801100e:	4610      	mov	r0, r2
 8011010:	4798      	blx	r3
 8011012:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	3301      	adds	r3, #1
 8011018:	2207      	movs	r2, #7
 801101a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801101c:	e00f      	b.n	801103e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801101e:	6839      	ldr	r1, [r7, #0]
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f000 f9f7 	bl	8011414 <USBD_CtlError>
        err++;
 8011026:	7afb      	ldrb	r3, [r7, #11]
 8011028:	3301      	adds	r3, #1
 801102a:	72fb      	strb	r3, [r7, #11]
      break;
 801102c:	e007      	b.n	801103e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801102e:	6839      	ldr	r1, [r7, #0]
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	f000 f9ef 	bl	8011414 <USBD_CtlError>
      err++;
 8011036:	7afb      	ldrb	r3, [r7, #11]
 8011038:	3301      	adds	r3, #1
 801103a:	72fb      	strb	r3, [r7, #11]
      break;
 801103c:	bf00      	nop
  }

  if (err != 0U)
 801103e:	7afb      	ldrb	r3, [r7, #11]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d11e      	bne.n	8011082 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	88db      	ldrh	r3, [r3, #6]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d016      	beq.n	801107a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801104c:	893b      	ldrh	r3, [r7, #8]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d00e      	beq.n	8011070 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	88da      	ldrh	r2, [r3, #6]
 8011056:	893b      	ldrh	r3, [r7, #8]
 8011058:	4293      	cmp	r3, r2
 801105a:	bf28      	it	cs
 801105c:	4613      	movcs	r3, r2
 801105e:	b29b      	uxth	r3, r3
 8011060:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8011062:	893b      	ldrh	r3, [r7, #8]
 8011064:	461a      	mov	r2, r3
 8011066:	68f9      	ldr	r1, [r7, #12]
 8011068:	6878      	ldr	r0, [r7, #4]
 801106a:	f000 fa44 	bl	80114f6 <USBD_CtlSendData>
 801106e:	e009      	b.n	8011084 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8011070:	6839      	ldr	r1, [r7, #0]
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f000 f9ce 	bl	8011414 <USBD_CtlError>
 8011078:	e004      	b.n	8011084 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801107a:	6878      	ldr	r0, [r7, #4]
 801107c:	f000 fa95 	bl	80115aa <USBD_CtlSendStatus>
 8011080:	e000      	b.n	8011084 <USBD_GetDescriptor+0x320>
    return;
 8011082:	bf00      	nop
  }
}
 8011084:	3710      	adds	r7, #16
 8011086:	46bd      	mov	sp, r7
 8011088:	bd80      	pop	{r7, pc}
 801108a:	bf00      	nop

0801108c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801108c:	b580      	push	{r7, lr}
 801108e:	b084      	sub	sp, #16
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
 8011094:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011096:	683b      	ldr	r3, [r7, #0]
 8011098:	889b      	ldrh	r3, [r3, #4]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d131      	bne.n	8011102 <USBD_SetAddress+0x76>
 801109e:	683b      	ldr	r3, [r7, #0]
 80110a0:	88db      	ldrh	r3, [r3, #6]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d12d      	bne.n	8011102 <USBD_SetAddress+0x76>
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	885b      	ldrh	r3, [r3, #2]
 80110aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80110ac:	d829      	bhi.n	8011102 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	885b      	ldrh	r3, [r3, #2]
 80110b2:	b2db      	uxtb	r3, r3
 80110b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80110b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110c0:	b2db      	uxtb	r3, r3
 80110c2:	2b03      	cmp	r3, #3
 80110c4:	d104      	bne.n	80110d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80110c6:	6839      	ldr	r1, [r7, #0]
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f000 f9a3 	bl	8011414 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80110ce:	e01d      	b.n	801110c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	7bfa      	ldrb	r2, [r7, #15]
 80110d4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80110d8:	7bfb      	ldrb	r3, [r7, #15]
 80110da:	4619      	mov	r1, r3
 80110dc:	6878      	ldr	r0, [r7, #4]
 80110de:	f000 fefd 	bl	8011edc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80110e2:	6878      	ldr	r0, [r7, #4]
 80110e4:	f000 fa61 	bl	80115aa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80110e8:	7bfb      	ldrb	r3, [r7, #15]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d004      	beq.n	80110f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	2202      	movs	r2, #2
 80110f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80110f6:	e009      	b.n	801110c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2201      	movs	r2, #1
 80110fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011100:	e004      	b.n	801110c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011102:	6839      	ldr	r1, [r7, #0]
 8011104:	6878      	ldr	r0, [r7, #4]
 8011106:	f000 f985 	bl	8011414 <USBD_CtlError>
  }
}
 801110a:	bf00      	nop
 801110c:	bf00      	nop
 801110e:	3710      	adds	r7, #16
 8011110:	46bd      	mov	sp, r7
 8011112:	bd80      	pop	{r7, pc}

08011114 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b084      	sub	sp, #16
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801111e:	2300      	movs	r3, #0
 8011120:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	885b      	ldrh	r3, [r3, #2]
 8011126:	b2da      	uxtb	r2, r3
 8011128:	4b4c      	ldr	r3, [pc, #304]	@ (801125c <USBD_SetConfig+0x148>)
 801112a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801112c:	4b4b      	ldr	r3, [pc, #300]	@ (801125c <USBD_SetConfig+0x148>)
 801112e:	781b      	ldrb	r3, [r3, #0]
 8011130:	2b01      	cmp	r3, #1
 8011132:	d905      	bls.n	8011140 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011134:	6839      	ldr	r1, [r7, #0]
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f000 f96c 	bl	8011414 <USBD_CtlError>
    return USBD_FAIL;
 801113c:	2303      	movs	r3, #3
 801113e:	e088      	b.n	8011252 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011146:	b2db      	uxtb	r3, r3
 8011148:	2b02      	cmp	r3, #2
 801114a:	d002      	beq.n	8011152 <USBD_SetConfig+0x3e>
 801114c:	2b03      	cmp	r3, #3
 801114e:	d025      	beq.n	801119c <USBD_SetConfig+0x88>
 8011150:	e071      	b.n	8011236 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8011152:	4b42      	ldr	r3, [pc, #264]	@ (801125c <USBD_SetConfig+0x148>)
 8011154:	781b      	ldrb	r3, [r3, #0]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d01c      	beq.n	8011194 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801115a:	4b40      	ldr	r3, [pc, #256]	@ (801125c <USBD_SetConfig+0x148>)
 801115c:	781b      	ldrb	r3, [r3, #0]
 801115e:	461a      	mov	r2, r3
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011164:	4b3d      	ldr	r3, [pc, #244]	@ (801125c <USBD_SetConfig+0x148>)
 8011166:	781b      	ldrb	r3, [r3, #0]
 8011168:	4619      	mov	r1, r3
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f7ff f990 	bl	8010490 <USBD_SetClassConfig>
 8011170:	4603      	mov	r3, r0
 8011172:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011174:	7bfb      	ldrb	r3, [r7, #15]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d004      	beq.n	8011184 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801117a:	6839      	ldr	r1, [r7, #0]
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f000 f949 	bl	8011414 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011182:	e065      	b.n	8011250 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8011184:	6878      	ldr	r0, [r7, #4]
 8011186:	f000 fa10 	bl	80115aa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	2203      	movs	r2, #3
 801118e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011192:	e05d      	b.n	8011250 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f000 fa08 	bl	80115aa <USBD_CtlSendStatus>
      break;
 801119a:	e059      	b.n	8011250 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801119c:	4b2f      	ldr	r3, [pc, #188]	@ (801125c <USBD_SetConfig+0x148>)
 801119e:	781b      	ldrb	r3, [r3, #0]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d112      	bne.n	80111ca <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	2202      	movs	r2, #2
 80111a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80111ac:	4b2b      	ldr	r3, [pc, #172]	@ (801125c <USBD_SetConfig+0x148>)
 80111ae:	781b      	ldrb	r3, [r3, #0]
 80111b0:	461a      	mov	r2, r3
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80111b6:	4b29      	ldr	r3, [pc, #164]	@ (801125c <USBD_SetConfig+0x148>)
 80111b8:	781b      	ldrb	r3, [r3, #0]
 80111ba:	4619      	mov	r1, r3
 80111bc:	6878      	ldr	r0, [r7, #4]
 80111be:	f7ff f983 	bl	80104c8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f000 f9f1 	bl	80115aa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80111c8:	e042      	b.n	8011250 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80111ca:	4b24      	ldr	r3, [pc, #144]	@ (801125c <USBD_SetConfig+0x148>)
 80111cc:	781b      	ldrb	r3, [r3, #0]
 80111ce:	461a      	mov	r2, r3
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	685b      	ldr	r3, [r3, #4]
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d02a      	beq.n	801122e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	685b      	ldr	r3, [r3, #4]
 80111dc:	b2db      	uxtb	r3, r3
 80111de:	4619      	mov	r1, r3
 80111e0:	6878      	ldr	r0, [r7, #4]
 80111e2:	f7ff f971 	bl	80104c8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80111e6:	4b1d      	ldr	r3, [pc, #116]	@ (801125c <USBD_SetConfig+0x148>)
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	461a      	mov	r2, r3
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80111f0:	4b1a      	ldr	r3, [pc, #104]	@ (801125c <USBD_SetConfig+0x148>)
 80111f2:	781b      	ldrb	r3, [r3, #0]
 80111f4:	4619      	mov	r1, r3
 80111f6:	6878      	ldr	r0, [r7, #4]
 80111f8:	f7ff f94a 	bl	8010490 <USBD_SetClassConfig>
 80111fc:	4603      	mov	r3, r0
 80111fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011200:	7bfb      	ldrb	r3, [r7, #15]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d00f      	beq.n	8011226 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8011206:	6839      	ldr	r1, [r7, #0]
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f000 f903 	bl	8011414 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	685b      	ldr	r3, [r3, #4]
 8011212:	b2db      	uxtb	r3, r3
 8011214:	4619      	mov	r1, r3
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f7ff f956 	bl	80104c8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	2202      	movs	r2, #2
 8011220:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011224:	e014      	b.n	8011250 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8011226:	6878      	ldr	r0, [r7, #4]
 8011228:	f000 f9bf 	bl	80115aa <USBD_CtlSendStatus>
      break;
 801122c:	e010      	b.n	8011250 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801122e:	6878      	ldr	r0, [r7, #4]
 8011230:	f000 f9bb 	bl	80115aa <USBD_CtlSendStatus>
      break;
 8011234:	e00c      	b.n	8011250 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8011236:	6839      	ldr	r1, [r7, #0]
 8011238:	6878      	ldr	r0, [r7, #4]
 801123a:	f000 f8eb 	bl	8011414 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801123e:	4b07      	ldr	r3, [pc, #28]	@ (801125c <USBD_SetConfig+0x148>)
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	4619      	mov	r1, r3
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	f7ff f93f 	bl	80104c8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801124a:	2303      	movs	r3, #3
 801124c:	73fb      	strb	r3, [r7, #15]
      break;
 801124e:	bf00      	nop
  }

  return ret;
 8011250:	7bfb      	ldrb	r3, [r7, #15]
}
 8011252:	4618      	mov	r0, r3
 8011254:	3710      	adds	r7, #16
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}
 801125a:	bf00      	nop
 801125c:	2000242d 	.word	0x2000242d

08011260 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011260:	b580      	push	{r7, lr}
 8011262:	b082      	sub	sp, #8
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]
 8011268:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	88db      	ldrh	r3, [r3, #6]
 801126e:	2b01      	cmp	r3, #1
 8011270:	d004      	beq.n	801127c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011272:	6839      	ldr	r1, [r7, #0]
 8011274:	6878      	ldr	r0, [r7, #4]
 8011276:	f000 f8cd 	bl	8011414 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801127a:	e023      	b.n	80112c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011282:	b2db      	uxtb	r3, r3
 8011284:	2b02      	cmp	r3, #2
 8011286:	dc02      	bgt.n	801128e <USBD_GetConfig+0x2e>
 8011288:	2b00      	cmp	r3, #0
 801128a:	dc03      	bgt.n	8011294 <USBD_GetConfig+0x34>
 801128c:	e015      	b.n	80112ba <USBD_GetConfig+0x5a>
 801128e:	2b03      	cmp	r3, #3
 8011290:	d00b      	beq.n	80112aa <USBD_GetConfig+0x4a>
 8011292:	e012      	b.n	80112ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2200      	movs	r2, #0
 8011298:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	3308      	adds	r3, #8
 801129e:	2201      	movs	r2, #1
 80112a0:	4619      	mov	r1, r3
 80112a2:	6878      	ldr	r0, [r7, #4]
 80112a4:	f000 f927 	bl	80114f6 <USBD_CtlSendData>
        break;
 80112a8:	e00c      	b.n	80112c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	3304      	adds	r3, #4
 80112ae:	2201      	movs	r2, #1
 80112b0:	4619      	mov	r1, r3
 80112b2:	6878      	ldr	r0, [r7, #4]
 80112b4:	f000 f91f 	bl	80114f6 <USBD_CtlSendData>
        break;
 80112b8:	e004      	b.n	80112c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80112ba:	6839      	ldr	r1, [r7, #0]
 80112bc:	6878      	ldr	r0, [r7, #4]
 80112be:	f000 f8a9 	bl	8011414 <USBD_CtlError>
        break;
 80112c2:	bf00      	nop
}
 80112c4:	bf00      	nop
 80112c6:	3708      	adds	r7, #8
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}

080112cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b082      	sub	sp, #8
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112dc:	b2db      	uxtb	r3, r3
 80112de:	3b01      	subs	r3, #1
 80112e0:	2b02      	cmp	r3, #2
 80112e2:	d81e      	bhi.n	8011322 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80112e4:	683b      	ldr	r3, [r7, #0]
 80112e6:	88db      	ldrh	r3, [r3, #6]
 80112e8:	2b02      	cmp	r3, #2
 80112ea:	d004      	beq.n	80112f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80112ec:	6839      	ldr	r1, [r7, #0]
 80112ee:	6878      	ldr	r0, [r7, #4]
 80112f0:	f000 f890 	bl	8011414 <USBD_CtlError>
        break;
 80112f4:	e01a      	b.n	801132c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	2201      	movs	r2, #1
 80112fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011302:	2b00      	cmp	r3, #0
 8011304:	d005      	beq.n	8011312 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	68db      	ldr	r3, [r3, #12]
 801130a:	f043 0202 	orr.w	r2, r3, #2
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	330c      	adds	r3, #12
 8011316:	2202      	movs	r2, #2
 8011318:	4619      	mov	r1, r3
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f000 f8eb 	bl	80114f6 <USBD_CtlSendData>
      break;
 8011320:	e004      	b.n	801132c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011322:	6839      	ldr	r1, [r7, #0]
 8011324:	6878      	ldr	r0, [r7, #4]
 8011326:	f000 f875 	bl	8011414 <USBD_CtlError>
      break;
 801132a:	bf00      	nop
  }
}
 801132c:	bf00      	nop
 801132e:	3708      	adds	r7, #8
 8011330:	46bd      	mov	sp, r7
 8011332:	bd80      	pop	{r7, pc}

08011334 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011334:	b580      	push	{r7, lr}
 8011336:	b082      	sub	sp, #8
 8011338:	af00      	add	r7, sp, #0
 801133a:	6078      	str	r0, [r7, #4]
 801133c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	885b      	ldrh	r3, [r3, #2]
 8011342:	2b01      	cmp	r3, #1
 8011344:	d106      	bne.n	8011354 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2201      	movs	r2, #1
 801134a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	f000 f92b 	bl	80115aa <USBD_CtlSendStatus>
  }
}
 8011354:	bf00      	nop
 8011356:	3708      	adds	r7, #8
 8011358:	46bd      	mov	sp, r7
 801135a:	bd80      	pop	{r7, pc}

0801135c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b082      	sub	sp, #8
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
 8011364:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801136c:	b2db      	uxtb	r3, r3
 801136e:	3b01      	subs	r3, #1
 8011370:	2b02      	cmp	r3, #2
 8011372:	d80b      	bhi.n	801138c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	885b      	ldrh	r3, [r3, #2]
 8011378:	2b01      	cmp	r3, #1
 801137a:	d10c      	bne.n	8011396 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	2200      	movs	r2, #0
 8011380:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011384:	6878      	ldr	r0, [r7, #4]
 8011386:	f000 f910 	bl	80115aa <USBD_CtlSendStatus>
      }
      break;
 801138a:	e004      	b.n	8011396 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801138c:	6839      	ldr	r1, [r7, #0]
 801138e:	6878      	ldr	r0, [r7, #4]
 8011390:	f000 f840 	bl	8011414 <USBD_CtlError>
      break;
 8011394:	e000      	b.n	8011398 <USBD_ClrFeature+0x3c>
      break;
 8011396:	bf00      	nop
  }
}
 8011398:	bf00      	nop
 801139a:	3708      	adds	r7, #8
 801139c:	46bd      	mov	sp, r7
 801139e:	bd80      	pop	{r7, pc}

080113a0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b084      	sub	sp, #16
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
 80113a8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80113aa:	683b      	ldr	r3, [r7, #0]
 80113ac:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	781a      	ldrb	r2, [r3, #0]
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	3301      	adds	r3, #1
 80113ba:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	781a      	ldrb	r2, [r3, #0]
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	3301      	adds	r3, #1
 80113c8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80113ca:	68f8      	ldr	r0, [r7, #12]
 80113cc:	f7ff fa90 	bl	80108f0 <SWAPBYTE>
 80113d0:	4603      	mov	r3, r0
 80113d2:	461a      	mov	r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	3301      	adds	r3, #1
 80113dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	3301      	adds	r3, #1
 80113e2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80113e4:	68f8      	ldr	r0, [r7, #12]
 80113e6:	f7ff fa83 	bl	80108f0 <SWAPBYTE>
 80113ea:	4603      	mov	r3, r0
 80113ec:	461a      	mov	r2, r3
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	3301      	adds	r3, #1
 80113f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	3301      	adds	r3, #1
 80113fc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80113fe:	68f8      	ldr	r0, [r7, #12]
 8011400:	f7ff fa76 	bl	80108f0 <SWAPBYTE>
 8011404:	4603      	mov	r3, r0
 8011406:	461a      	mov	r2, r3
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	80da      	strh	r2, [r3, #6]
}
 801140c:	bf00      	nop
 801140e:	3710      	adds	r7, #16
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}

08011414 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011414:	b580      	push	{r7, lr}
 8011416:	b082      	sub	sp, #8
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
 801141c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801141e:	2180      	movs	r1, #128	@ 0x80
 8011420:	6878      	ldr	r0, [r7, #4]
 8011422:	f000 fcf1 	bl	8011e08 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011426:	2100      	movs	r1, #0
 8011428:	6878      	ldr	r0, [r7, #4]
 801142a:	f000 fced 	bl	8011e08 <USBD_LL_StallEP>
}
 801142e:	bf00      	nop
 8011430:	3708      	adds	r7, #8
 8011432:	46bd      	mov	sp, r7
 8011434:	bd80      	pop	{r7, pc}

08011436 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011436:	b580      	push	{r7, lr}
 8011438:	b086      	sub	sp, #24
 801143a:	af00      	add	r7, sp, #0
 801143c:	60f8      	str	r0, [r7, #12]
 801143e:	60b9      	str	r1, [r7, #8]
 8011440:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011442:	2300      	movs	r3, #0
 8011444:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d036      	beq.n	80114ba <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8011450:	6938      	ldr	r0, [r7, #16]
 8011452:	f000 f836 	bl	80114c2 <USBD_GetLen>
 8011456:	4603      	mov	r3, r0
 8011458:	3301      	adds	r3, #1
 801145a:	b29b      	uxth	r3, r3
 801145c:	005b      	lsls	r3, r3, #1
 801145e:	b29a      	uxth	r2, r3
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011464:	7dfb      	ldrb	r3, [r7, #23]
 8011466:	68ba      	ldr	r2, [r7, #8]
 8011468:	4413      	add	r3, r2
 801146a:	687a      	ldr	r2, [r7, #4]
 801146c:	7812      	ldrb	r2, [r2, #0]
 801146e:	701a      	strb	r2, [r3, #0]
  idx++;
 8011470:	7dfb      	ldrb	r3, [r7, #23]
 8011472:	3301      	adds	r3, #1
 8011474:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011476:	7dfb      	ldrb	r3, [r7, #23]
 8011478:	68ba      	ldr	r2, [r7, #8]
 801147a:	4413      	add	r3, r2
 801147c:	2203      	movs	r2, #3
 801147e:	701a      	strb	r2, [r3, #0]
  idx++;
 8011480:	7dfb      	ldrb	r3, [r7, #23]
 8011482:	3301      	adds	r3, #1
 8011484:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011486:	e013      	b.n	80114b0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8011488:	7dfb      	ldrb	r3, [r7, #23]
 801148a:	68ba      	ldr	r2, [r7, #8]
 801148c:	4413      	add	r3, r2
 801148e:	693a      	ldr	r2, [r7, #16]
 8011490:	7812      	ldrb	r2, [r2, #0]
 8011492:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011494:	693b      	ldr	r3, [r7, #16]
 8011496:	3301      	adds	r3, #1
 8011498:	613b      	str	r3, [r7, #16]
    idx++;
 801149a:	7dfb      	ldrb	r3, [r7, #23]
 801149c:	3301      	adds	r3, #1
 801149e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80114a0:	7dfb      	ldrb	r3, [r7, #23]
 80114a2:	68ba      	ldr	r2, [r7, #8]
 80114a4:	4413      	add	r3, r2
 80114a6:	2200      	movs	r2, #0
 80114a8:	701a      	strb	r2, [r3, #0]
    idx++;
 80114aa:	7dfb      	ldrb	r3, [r7, #23]
 80114ac:	3301      	adds	r3, #1
 80114ae:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80114b0:	693b      	ldr	r3, [r7, #16]
 80114b2:	781b      	ldrb	r3, [r3, #0]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d1e7      	bne.n	8011488 <USBD_GetString+0x52>
 80114b8:	e000      	b.n	80114bc <USBD_GetString+0x86>
    return;
 80114ba:	bf00      	nop
  }
}
 80114bc:	3718      	adds	r7, #24
 80114be:	46bd      	mov	sp, r7
 80114c0:	bd80      	pop	{r7, pc}

080114c2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80114c2:	b480      	push	{r7}
 80114c4:	b085      	sub	sp, #20
 80114c6:	af00      	add	r7, sp, #0
 80114c8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80114ca:	2300      	movs	r3, #0
 80114cc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80114d2:	e005      	b.n	80114e0 <USBD_GetLen+0x1e>
  {
    len++;
 80114d4:	7bfb      	ldrb	r3, [r7, #15]
 80114d6:	3301      	adds	r3, #1
 80114d8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	3301      	adds	r3, #1
 80114de:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80114e0:	68bb      	ldr	r3, [r7, #8]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d1f5      	bne.n	80114d4 <USBD_GetLen+0x12>
  }

  return len;
 80114e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3714      	adds	r7, #20
 80114ee:	46bd      	mov	sp, r7
 80114f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f4:	4770      	bx	lr

080114f6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80114f6:	b580      	push	{r7, lr}
 80114f8:	b084      	sub	sp, #16
 80114fa:	af00      	add	r7, sp, #0
 80114fc:	60f8      	str	r0, [r7, #12]
 80114fe:	60b9      	str	r1, [r7, #8]
 8011500:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	2202      	movs	r2, #2
 8011506:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	687a      	ldr	r2, [r7, #4]
 801150e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	687a      	ldr	r2, [r7, #4]
 8011514:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	68ba      	ldr	r2, [r7, #8]
 801151a:	2100      	movs	r1, #0
 801151c:	68f8      	ldr	r0, [r7, #12]
 801151e:	f000 fcfc 	bl	8011f1a <USBD_LL_Transmit>

  return USBD_OK;
 8011522:	2300      	movs	r3, #0
}
 8011524:	4618      	mov	r0, r3
 8011526:	3710      	adds	r7, #16
 8011528:	46bd      	mov	sp, r7
 801152a:	bd80      	pop	{r7, pc}

0801152c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801152c:	b580      	push	{r7, lr}
 801152e:	b084      	sub	sp, #16
 8011530:	af00      	add	r7, sp, #0
 8011532:	60f8      	str	r0, [r7, #12]
 8011534:	60b9      	str	r1, [r7, #8]
 8011536:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	68ba      	ldr	r2, [r7, #8]
 801153c:	2100      	movs	r1, #0
 801153e:	68f8      	ldr	r0, [r7, #12]
 8011540:	f000 fceb 	bl	8011f1a <USBD_LL_Transmit>

  return USBD_OK;
 8011544:	2300      	movs	r3, #0
}
 8011546:	4618      	mov	r0, r3
 8011548:	3710      	adds	r7, #16
 801154a:	46bd      	mov	sp, r7
 801154c:	bd80      	pop	{r7, pc}

0801154e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801154e:	b580      	push	{r7, lr}
 8011550:	b084      	sub	sp, #16
 8011552:	af00      	add	r7, sp, #0
 8011554:	60f8      	str	r0, [r7, #12]
 8011556:	60b9      	str	r1, [r7, #8]
 8011558:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	2203      	movs	r2, #3
 801155e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	687a      	ldr	r2, [r7, #4]
 8011566:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	687a      	ldr	r2, [r7, #4]
 801156e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	68ba      	ldr	r2, [r7, #8]
 8011576:	2100      	movs	r1, #0
 8011578:	68f8      	ldr	r0, [r7, #12]
 801157a:	f000 fcef 	bl	8011f5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801157e:	2300      	movs	r3, #0
}
 8011580:	4618      	mov	r0, r3
 8011582:	3710      	adds	r7, #16
 8011584:	46bd      	mov	sp, r7
 8011586:	bd80      	pop	{r7, pc}

08011588 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b084      	sub	sp, #16
 801158c:	af00      	add	r7, sp, #0
 801158e:	60f8      	str	r0, [r7, #12]
 8011590:	60b9      	str	r1, [r7, #8]
 8011592:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	68ba      	ldr	r2, [r7, #8]
 8011598:	2100      	movs	r1, #0
 801159a:	68f8      	ldr	r0, [r7, #12]
 801159c:	f000 fcde 	bl	8011f5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80115a0:	2300      	movs	r3, #0
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	3710      	adds	r7, #16
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}

080115aa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80115aa:	b580      	push	{r7, lr}
 80115ac:	b082      	sub	sp, #8
 80115ae:	af00      	add	r7, sp, #0
 80115b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	2204      	movs	r2, #4
 80115b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80115ba:	2300      	movs	r3, #0
 80115bc:	2200      	movs	r2, #0
 80115be:	2100      	movs	r1, #0
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f000 fcaa 	bl	8011f1a <USBD_LL_Transmit>

  return USBD_OK;
 80115c6:	2300      	movs	r3, #0
}
 80115c8:	4618      	mov	r0, r3
 80115ca:	3708      	adds	r7, #8
 80115cc:	46bd      	mov	sp, r7
 80115ce:	bd80      	pop	{r7, pc}

080115d0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b082      	sub	sp, #8
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	2205      	movs	r2, #5
 80115dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80115e0:	2300      	movs	r3, #0
 80115e2:	2200      	movs	r2, #0
 80115e4:	2100      	movs	r1, #0
 80115e6:	6878      	ldr	r0, [r7, #4]
 80115e8:	f000 fcb8 	bl	8011f5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80115ec:	2300      	movs	r3, #0
}
 80115ee:	4618      	mov	r0, r3
 80115f0:	3708      	adds	r7, #8
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bd80      	pop	{r7, pc}
	...

080115f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80115f8:	b480      	push	{r7}
 80115fa:	b087      	sub	sp, #28
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	60f8      	str	r0, [r7, #12]
 8011600:	60b9      	str	r1, [r7, #8]
 8011602:	4613      	mov	r3, r2
 8011604:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011606:	2301      	movs	r3, #1
 8011608:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801160a:	2300      	movs	r3, #0
 801160c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801160e:	4b1f      	ldr	r3, [pc, #124]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011610:	7a5b      	ldrb	r3, [r3, #9]
 8011612:	b2db      	uxtb	r3, r3
 8011614:	2b00      	cmp	r3, #0
 8011616:	d131      	bne.n	801167c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011618:	4b1c      	ldr	r3, [pc, #112]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 801161a:	7a5b      	ldrb	r3, [r3, #9]
 801161c:	b2db      	uxtb	r3, r3
 801161e:	461a      	mov	r2, r3
 8011620:	4b1a      	ldr	r3, [pc, #104]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011622:	2100      	movs	r1, #0
 8011624:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011626:	4b19      	ldr	r3, [pc, #100]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011628:	7a5b      	ldrb	r3, [r3, #9]
 801162a:	b2db      	uxtb	r3, r3
 801162c:	4a17      	ldr	r2, [pc, #92]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 801162e:	009b      	lsls	r3, r3, #2
 8011630:	4413      	add	r3, r2
 8011632:	68fa      	ldr	r2, [r7, #12]
 8011634:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011636:	4b15      	ldr	r3, [pc, #84]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011638:	7a5b      	ldrb	r3, [r3, #9]
 801163a:	b2db      	uxtb	r3, r3
 801163c:	461a      	mov	r2, r3
 801163e:	4b13      	ldr	r3, [pc, #76]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011640:	4413      	add	r3, r2
 8011642:	79fa      	ldrb	r2, [r7, #7]
 8011644:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011646:	4b11      	ldr	r3, [pc, #68]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011648:	7a5b      	ldrb	r3, [r3, #9]
 801164a:	b2db      	uxtb	r3, r3
 801164c:	1c5a      	adds	r2, r3, #1
 801164e:	b2d1      	uxtb	r1, r2
 8011650:	4a0e      	ldr	r2, [pc, #56]	@ (801168c <FATFS_LinkDriverEx+0x94>)
 8011652:	7251      	strb	r1, [r2, #9]
 8011654:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011656:	7dbb      	ldrb	r3, [r7, #22]
 8011658:	3330      	adds	r3, #48	@ 0x30
 801165a:	b2da      	uxtb	r2, r3
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	3301      	adds	r3, #1
 8011664:	223a      	movs	r2, #58	@ 0x3a
 8011666:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011668:	68bb      	ldr	r3, [r7, #8]
 801166a:	3302      	adds	r3, #2
 801166c:	222f      	movs	r2, #47	@ 0x2f
 801166e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011670:	68bb      	ldr	r3, [r7, #8]
 8011672:	3303      	adds	r3, #3
 8011674:	2200      	movs	r2, #0
 8011676:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011678:	2300      	movs	r3, #0
 801167a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801167c:	7dfb      	ldrb	r3, [r7, #23]
}
 801167e:	4618      	mov	r0, r3
 8011680:	371c      	adds	r7, #28
 8011682:	46bd      	mov	sp, r7
 8011684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011688:	4770      	bx	lr
 801168a:	bf00      	nop
 801168c:	20002430 	.word	0x20002430

08011690 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b082      	sub	sp, #8
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
 8011698:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801169a:	2200      	movs	r2, #0
 801169c:	6839      	ldr	r1, [r7, #0]
 801169e:	6878      	ldr	r0, [r7, #4]
 80116a0:	f7ff ffaa 	bl	80115f8 <FATFS_LinkDriverEx>
 80116a4:	4603      	mov	r3, r0
}
 80116a6:	4618      	mov	r0, r3
 80116a8:	3708      	adds	r7, #8
 80116aa:	46bd      	mov	sp, r7
 80116ac:	bd80      	pop	{r7, pc}
	...

080116b0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80116b4:	2200      	movs	r2, #0
 80116b6:	4912      	ldr	r1, [pc, #72]	@ (8011700 <MX_USB_Device_Init+0x50>)
 80116b8:	4812      	ldr	r0, [pc, #72]	@ (8011704 <MX_USB_Device_Init+0x54>)
 80116ba:	f7fe fe7b 	bl	80103b4 <USBD_Init>
 80116be:	4603      	mov	r3, r0
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d001      	beq.n	80116c8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80116c4:	f7f2 f8da 	bl	800387c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80116c8:	490f      	ldr	r1, [pc, #60]	@ (8011708 <MX_USB_Device_Init+0x58>)
 80116ca:	480e      	ldr	r0, [pc, #56]	@ (8011704 <MX_USB_Device_Init+0x54>)
 80116cc:	f7fe fea2 	bl	8010414 <USBD_RegisterClass>
 80116d0:	4603      	mov	r3, r0
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d001      	beq.n	80116da <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80116d6:	f7f2 f8d1 	bl	800387c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80116da:	490c      	ldr	r1, [pc, #48]	@ (801170c <MX_USB_Device_Init+0x5c>)
 80116dc:	4809      	ldr	r0, [pc, #36]	@ (8011704 <MX_USB_Device_Init+0x54>)
 80116de:	f7fe fdc3 	bl	8010268 <USBD_CDC_RegisterInterface>
 80116e2:	4603      	mov	r3, r0
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d001      	beq.n	80116ec <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80116e8:	f7f2 f8c8 	bl	800387c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80116ec:	4805      	ldr	r0, [pc, #20]	@ (8011704 <MX_USB_Device_Init+0x54>)
 80116ee:	f7fe feb8 	bl	8010462 <USBD_Start>
 80116f2:	4603      	mov	r3, r0
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d001      	beq.n	80116fc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80116f8:	f7f2 f8c0 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80116fc:	bf00      	nop
 80116fe:	bd80      	pop	{r7, pc}
 8011700:	2000014c 	.word	0x2000014c
 8011704:	2000243c 	.word	0x2000243c
 8011708:	20000034 	.word	0x20000034
 801170c:	20000138 	.word	0x20000138

08011710 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011714:	2200      	movs	r2, #0
 8011716:	4905      	ldr	r1, [pc, #20]	@ (801172c <CDC_Init_FS+0x1c>)
 8011718:	4805      	ldr	r0, [pc, #20]	@ (8011730 <CDC_Init_FS+0x20>)
 801171a:	f7fe fdba 	bl	8010292 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801171e:	4905      	ldr	r1, [pc, #20]	@ (8011734 <CDC_Init_FS+0x24>)
 8011720:	4803      	ldr	r0, [pc, #12]	@ (8011730 <CDC_Init_FS+0x20>)
 8011722:	f7fe fdd4 	bl	80102ce <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011726:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011728:	4618      	mov	r0, r3
 801172a:	bd80      	pop	{r7, pc}
 801172c:	20002b0c 	.word	0x20002b0c
 8011730:	2000243c 	.word	0x2000243c
 8011734:	2000270c 	.word	0x2000270c

08011738 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011738:	b480      	push	{r7}
 801173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801173c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801173e:	4618      	mov	r0, r3
 8011740:	46bd      	mov	sp, r7
 8011742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011746:	4770      	bx	lr

08011748 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011748:	b480      	push	{r7}
 801174a:	b083      	sub	sp, #12
 801174c:	af00      	add	r7, sp, #0
 801174e:	4603      	mov	r3, r0
 8011750:	6039      	str	r1, [r7, #0]
 8011752:	71fb      	strb	r3, [r7, #7]
 8011754:	4613      	mov	r3, r2
 8011756:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011758:	79fb      	ldrb	r3, [r7, #7]
 801175a:	2b23      	cmp	r3, #35	@ 0x23
 801175c:	d84a      	bhi.n	80117f4 <CDC_Control_FS+0xac>
 801175e:	a201      	add	r2, pc, #4	@ (adr r2, 8011764 <CDC_Control_FS+0x1c>)
 8011760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011764:	080117f5 	.word	0x080117f5
 8011768:	080117f5 	.word	0x080117f5
 801176c:	080117f5 	.word	0x080117f5
 8011770:	080117f5 	.word	0x080117f5
 8011774:	080117f5 	.word	0x080117f5
 8011778:	080117f5 	.word	0x080117f5
 801177c:	080117f5 	.word	0x080117f5
 8011780:	080117f5 	.word	0x080117f5
 8011784:	080117f5 	.word	0x080117f5
 8011788:	080117f5 	.word	0x080117f5
 801178c:	080117f5 	.word	0x080117f5
 8011790:	080117f5 	.word	0x080117f5
 8011794:	080117f5 	.word	0x080117f5
 8011798:	080117f5 	.word	0x080117f5
 801179c:	080117f5 	.word	0x080117f5
 80117a0:	080117f5 	.word	0x080117f5
 80117a4:	080117f5 	.word	0x080117f5
 80117a8:	080117f5 	.word	0x080117f5
 80117ac:	080117f5 	.word	0x080117f5
 80117b0:	080117f5 	.word	0x080117f5
 80117b4:	080117f5 	.word	0x080117f5
 80117b8:	080117f5 	.word	0x080117f5
 80117bc:	080117f5 	.word	0x080117f5
 80117c0:	080117f5 	.word	0x080117f5
 80117c4:	080117f5 	.word	0x080117f5
 80117c8:	080117f5 	.word	0x080117f5
 80117cc:	080117f5 	.word	0x080117f5
 80117d0:	080117f5 	.word	0x080117f5
 80117d4:	080117f5 	.word	0x080117f5
 80117d8:	080117f5 	.word	0x080117f5
 80117dc:	080117f5 	.word	0x080117f5
 80117e0:	080117f5 	.word	0x080117f5
 80117e4:	080117f5 	.word	0x080117f5
 80117e8:	080117f5 	.word	0x080117f5
 80117ec:	080117f5 	.word	0x080117f5
 80117f0:	080117f5 	.word	0x080117f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80117f4:	bf00      	nop
  }

  return (USBD_OK);
 80117f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80117f8:	4618      	mov	r0, r3
 80117fa:	370c      	adds	r7, #12
 80117fc:	46bd      	mov	sp, r7
 80117fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011802:	4770      	bx	lr

08011804 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011804:	b580      	push	{r7, lr}
 8011806:	b082      	sub	sp, #8
 8011808:	af00      	add	r7, sp, #0
 801180a:	6078      	str	r0, [r7, #4]
 801180c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801180e:	6879      	ldr	r1, [r7, #4]
 8011810:	4805      	ldr	r0, [pc, #20]	@ (8011828 <CDC_Receive_FS+0x24>)
 8011812:	f7fe fd5c 	bl	80102ce <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011816:	4804      	ldr	r0, [pc, #16]	@ (8011828 <CDC_Receive_FS+0x24>)
 8011818:	f7fe fda2 	bl	8010360 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801181c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801181e:	4618      	mov	r0, r3
 8011820:	3708      	adds	r7, #8
 8011822:	46bd      	mov	sp, r7
 8011824:	bd80      	pop	{r7, pc}
 8011826:	bf00      	nop
 8011828:	2000243c 	.word	0x2000243c

0801182c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801182c:	b580      	push	{r7, lr}
 801182e:	b084      	sub	sp, #16
 8011830:	af00      	add	r7, sp, #0
 8011832:	6078      	str	r0, [r7, #4]
 8011834:	460b      	mov	r3, r1
 8011836:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011838:	2300      	movs	r3, #0
 801183a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801183c:	4b0d      	ldr	r3, [pc, #52]	@ (8011874 <CDC_Transmit_FS+0x48>)
 801183e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011842:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011844:	68bb      	ldr	r3, [r7, #8]
 8011846:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801184a:	2b00      	cmp	r3, #0
 801184c:	d001      	beq.n	8011852 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801184e:	2301      	movs	r3, #1
 8011850:	e00b      	b.n	801186a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011852:	887b      	ldrh	r3, [r7, #2]
 8011854:	461a      	mov	r2, r3
 8011856:	6879      	ldr	r1, [r7, #4]
 8011858:	4806      	ldr	r0, [pc, #24]	@ (8011874 <CDC_Transmit_FS+0x48>)
 801185a:	f7fe fd1a 	bl	8010292 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801185e:	4805      	ldr	r0, [pc, #20]	@ (8011874 <CDC_Transmit_FS+0x48>)
 8011860:	f7fe fd4e 	bl	8010300 <USBD_CDC_TransmitPacket>
 8011864:	4603      	mov	r3, r0
 8011866:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011868:	7bfb      	ldrb	r3, [r7, #15]
}
 801186a:	4618      	mov	r0, r3
 801186c:	3710      	adds	r7, #16
 801186e:	46bd      	mov	sp, r7
 8011870:	bd80      	pop	{r7, pc}
 8011872:	bf00      	nop
 8011874:	2000243c 	.word	0x2000243c

08011878 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011878:	b480      	push	{r7}
 801187a:	b087      	sub	sp, #28
 801187c:	af00      	add	r7, sp, #0
 801187e:	60f8      	str	r0, [r7, #12]
 8011880:	60b9      	str	r1, [r7, #8]
 8011882:	4613      	mov	r3, r2
 8011884:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011886:	2300      	movs	r3, #0
 8011888:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801188a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801188e:	4618      	mov	r0, r3
 8011890:	371c      	adds	r7, #28
 8011892:	46bd      	mov	sp, r7
 8011894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011898:	4770      	bx	lr
	...

0801189c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801189c:	b480      	push	{r7}
 801189e:	b083      	sub	sp, #12
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	4603      	mov	r3, r0
 80118a4:	6039      	str	r1, [r7, #0]
 80118a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80118a8:	683b      	ldr	r3, [r7, #0]
 80118aa:	2212      	movs	r2, #18
 80118ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80118ae:	4b03      	ldr	r3, [pc, #12]	@ (80118bc <USBD_CDC_DeviceDescriptor+0x20>)
}
 80118b0:	4618      	mov	r0, r3
 80118b2:	370c      	adds	r7, #12
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr
 80118bc:	2000016c 	.word	0x2000016c

080118c0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118c0:	b480      	push	{r7}
 80118c2:	b083      	sub	sp, #12
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	4603      	mov	r3, r0
 80118c8:	6039      	str	r1, [r7, #0]
 80118ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80118cc:	683b      	ldr	r3, [r7, #0]
 80118ce:	2204      	movs	r2, #4
 80118d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80118d2:	4b03      	ldr	r3, [pc, #12]	@ (80118e0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80118d4:	4618      	mov	r0, r3
 80118d6:	370c      	adds	r7, #12
 80118d8:	46bd      	mov	sp, r7
 80118da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118de:	4770      	bx	lr
 80118e0:	20000180 	.word	0x20000180

080118e4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b082      	sub	sp, #8
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	4603      	mov	r3, r0
 80118ec:	6039      	str	r1, [r7, #0]
 80118ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80118f0:	79fb      	ldrb	r3, [r7, #7]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d105      	bne.n	8011902 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80118f6:	683a      	ldr	r2, [r7, #0]
 80118f8:	4907      	ldr	r1, [pc, #28]	@ (8011918 <USBD_CDC_ProductStrDescriptor+0x34>)
 80118fa:	4808      	ldr	r0, [pc, #32]	@ (801191c <USBD_CDC_ProductStrDescriptor+0x38>)
 80118fc:	f7ff fd9b 	bl	8011436 <USBD_GetString>
 8011900:	e004      	b.n	801190c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011902:	683a      	ldr	r2, [r7, #0]
 8011904:	4904      	ldr	r1, [pc, #16]	@ (8011918 <USBD_CDC_ProductStrDescriptor+0x34>)
 8011906:	4805      	ldr	r0, [pc, #20]	@ (801191c <USBD_CDC_ProductStrDescriptor+0x38>)
 8011908:	f7ff fd95 	bl	8011436 <USBD_GetString>
  }
  return USBD_StrDesc;
 801190c:	4b02      	ldr	r3, [pc, #8]	@ (8011918 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801190e:	4618      	mov	r0, r3
 8011910:	3708      	adds	r7, #8
 8011912:	46bd      	mov	sp, r7
 8011914:	bd80      	pop	{r7, pc}
 8011916:	bf00      	nop
 8011918:	20002f0c 	.word	0x20002f0c
 801191c:	08014fd8 	.word	0x08014fd8

08011920 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b082      	sub	sp, #8
 8011924:	af00      	add	r7, sp, #0
 8011926:	4603      	mov	r3, r0
 8011928:	6039      	str	r1, [r7, #0]
 801192a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801192c:	683a      	ldr	r2, [r7, #0]
 801192e:	4904      	ldr	r1, [pc, #16]	@ (8011940 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8011930:	4804      	ldr	r0, [pc, #16]	@ (8011944 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8011932:	f7ff fd80 	bl	8011436 <USBD_GetString>
  return USBD_StrDesc;
 8011936:	4b02      	ldr	r3, [pc, #8]	@ (8011940 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8011938:	4618      	mov	r0, r3
 801193a:	3708      	adds	r7, #8
 801193c:	46bd      	mov	sp, r7
 801193e:	bd80      	pop	{r7, pc}
 8011940:	20002f0c 	.word	0x20002f0c
 8011944:	08014ff0 	.word	0x08014ff0

08011948 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b082      	sub	sp, #8
 801194c:	af00      	add	r7, sp, #0
 801194e:	4603      	mov	r3, r0
 8011950:	6039      	str	r1, [r7, #0]
 8011952:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	221a      	movs	r2, #26
 8011958:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801195a:	f000 f843 	bl	80119e4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801195e:	4b02      	ldr	r3, [pc, #8]	@ (8011968 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8011960:	4618      	mov	r0, r3
 8011962:	3708      	adds	r7, #8
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}
 8011968:	20000184 	.word	0x20000184

0801196c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b082      	sub	sp, #8
 8011970:	af00      	add	r7, sp, #0
 8011972:	4603      	mov	r3, r0
 8011974:	6039      	str	r1, [r7, #0]
 8011976:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011978:	79fb      	ldrb	r3, [r7, #7]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d105      	bne.n	801198a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801197e:	683a      	ldr	r2, [r7, #0]
 8011980:	4907      	ldr	r1, [pc, #28]	@ (80119a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011982:	4808      	ldr	r0, [pc, #32]	@ (80119a4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011984:	f7ff fd57 	bl	8011436 <USBD_GetString>
 8011988:	e004      	b.n	8011994 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801198a:	683a      	ldr	r2, [r7, #0]
 801198c:	4904      	ldr	r1, [pc, #16]	@ (80119a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801198e:	4805      	ldr	r0, [pc, #20]	@ (80119a4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011990:	f7ff fd51 	bl	8011436 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011994:	4b02      	ldr	r3, [pc, #8]	@ (80119a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8011996:	4618      	mov	r0, r3
 8011998:	3708      	adds	r7, #8
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}
 801199e:	bf00      	nop
 80119a0:	20002f0c 	.word	0x20002f0c
 80119a4:	08015004 	.word	0x08015004

080119a8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119a8:	b580      	push	{r7, lr}
 80119aa:	b082      	sub	sp, #8
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	4603      	mov	r3, r0
 80119b0:	6039      	str	r1, [r7, #0]
 80119b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80119b4:	79fb      	ldrb	r3, [r7, #7]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d105      	bne.n	80119c6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80119ba:	683a      	ldr	r2, [r7, #0]
 80119bc:	4907      	ldr	r1, [pc, #28]	@ (80119dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80119be:	4808      	ldr	r0, [pc, #32]	@ (80119e0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80119c0:	f7ff fd39 	bl	8011436 <USBD_GetString>
 80119c4:	e004      	b.n	80119d0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80119c6:	683a      	ldr	r2, [r7, #0]
 80119c8:	4904      	ldr	r1, [pc, #16]	@ (80119dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80119ca:	4805      	ldr	r0, [pc, #20]	@ (80119e0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80119cc:	f7ff fd33 	bl	8011436 <USBD_GetString>
  }
  return USBD_StrDesc;
 80119d0:	4b02      	ldr	r3, [pc, #8]	@ (80119dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	3708      	adds	r7, #8
 80119d6:	46bd      	mov	sp, r7
 80119d8:	bd80      	pop	{r7, pc}
 80119da:	bf00      	nop
 80119dc:	20002f0c 	.word	0x20002f0c
 80119e0:	08015010 	.word	0x08015010

080119e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b084      	sub	sp, #16
 80119e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80119ea:	4b0f      	ldr	r3, [pc, #60]	@ (8011a28 <Get_SerialNum+0x44>)
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80119f0:	4b0e      	ldr	r3, [pc, #56]	@ (8011a2c <Get_SerialNum+0x48>)
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80119f6:	4b0e      	ldr	r3, [pc, #56]	@ (8011a30 <Get_SerialNum+0x4c>)
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80119fc:	68fa      	ldr	r2, [r7, #12]
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	4413      	add	r3, r2
 8011a02:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d009      	beq.n	8011a1e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011a0a:	2208      	movs	r2, #8
 8011a0c:	4909      	ldr	r1, [pc, #36]	@ (8011a34 <Get_SerialNum+0x50>)
 8011a0e:	68f8      	ldr	r0, [r7, #12]
 8011a10:	f000 f814 	bl	8011a3c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011a14:	2204      	movs	r2, #4
 8011a16:	4908      	ldr	r1, [pc, #32]	@ (8011a38 <Get_SerialNum+0x54>)
 8011a18:	68b8      	ldr	r0, [r7, #8]
 8011a1a:	f000 f80f 	bl	8011a3c <IntToUnicode>
  }
}
 8011a1e:	bf00      	nop
 8011a20:	3710      	adds	r7, #16
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}
 8011a26:	bf00      	nop
 8011a28:	1fff7590 	.word	0x1fff7590
 8011a2c:	1fff7594 	.word	0x1fff7594
 8011a30:	1fff7598 	.word	0x1fff7598
 8011a34:	20000186 	.word	0x20000186
 8011a38:	20000196 	.word	0x20000196

08011a3c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011a3c:	b480      	push	{r7}
 8011a3e:	b087      	sub	sp, #28
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	60f8      	str	r0, [r7, #12]
 8011a44:	60b9      	str	r1, [r7, #8]
 8011a46:	4613      	mov	r3, r2
 8011a48:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011a4e:	2300      	movs	r3, #0
 8011a50:	75fb      	strb	r3, [r7, #23]
 8011a52:	e027      	b.n	8011aa4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	0f1b      	lsrs	r3, r3, #28
 8011a58:	2b09      	cmp	r3, #9
 8011a5a:	d80b      	bhi.n	8011a74 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	0f1b      	lsrs	r3, r3, #28
 8011a60:	b2da      	uxtb	r2, r3
 8011a62:	7dfb      	ldrb	r3, [r7, #23]
 8011a64:	005b      	lsls	r3, r3, #1
 8011a66:	4619      	mov	r1, r3
 8011a68:	68bb      	ldr	r3, [r7, #8]
 8011a6a:	440b      	add	r3, r1
 8011a6c:	3230      	adds	r2, #48	@ 0x30
 8011a6e:	b2d2      	uxtb	r2, r2
 8011a70:	701a      	strb	r2, [r3, #0]
 8011a72:	e00a      	b.n	8011a8a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	0f1b      	lsrs	r3, r3, #28
 8011a78:	b2da      	uxtb	r2, r3
 8011a7a:	7dfb      	ldrb	r3, [r7, #23]
 8011a7c:	005b      	lsls	r3, r3, #1
 8011a7e:	4619      	mov	r1, r3
 8011a80:	68bb      	ldr	r3, [r7, #8]
 8011a82:	440b      	add	r3, r1
 8011a84:	3237      	adds	r2, #55	@ 0x37
 8011a86:	b2d2      	uxtb	r2, r2
 8011a88:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011a8a:	68fb      	ldr	r3, [r7, #12]
 8011a8c:	011b      	lsls	r3, r3, #4
 8011a8e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011a90:	7dfb      	ldrb	r3, [r7, #23]
 8011a92:	005b      	lsls	r3, r3, #1
 8011a94:	3301      	adds	r3, #1
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	4413      	add	r3, r2
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011a9e:	7dfb      	ldrb	r3, [r7, #23]
 8011aa0:	3301      	adds	r3, #1
 8011aa2:	75fb      	strb	r3, [r7, #23]
 8011aa4:	7dfa      	ldrb	r2, [r7, #23]
 8011aa6:	79fb      	ldrb	r3, [r7, #7]
 8011aa8:	429a      	cmp	r2, r3
 8011aaa:	d3d3      	bcc.n	8011a54 <IntToUnicode+0x18>
  }
}
 8011aac:	bf00      	nop
 8011aae:	bf00      	nop
 8011ab0:	371c      	adds	r7, #28
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab8:	4770      	bx	lr
	...

08011abc <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b094      	sub	sp, #80	@ 0x50
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011ac4:	f107 030c 	add.w	r3, r7, #12
 8011ac8:	2244      	movs	r2, #68	@ 0x44
 8011aca:	2100      	movs	r1, #0
 8011acc:	4618      	mov	r0, r3
 8011ace:	f001 f8c6 	bl	8012c5e <memset>
  if(pcdHandle->Instance==USB)
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	4a15      	ldr	r2, [pc, #84]	@ (8011b2c <HAL_PCD_MspInit+0x70>)
 8011ad8:	4293      	cmp	r3, r2
 8011ada:	d123      	bne.n	8011b24 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011adc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011ae0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011ae2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011ae6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8011ae8:	f107 030c 	add.w	r3, r7, #12
 8011aec:	4618      	mov	r0, r3
 8011aee:	f7fa fa8b 	bl	800c008 <HAL_RCCEx_PeriphCLKConfig>
 8011af2:	4603      	mov	r3, r0
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d001      	beq.n	8011afc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8011af8:	f7f1 fec0 	bl	800387c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011afc:	4b0c      	ldr	r3, [pc, #48]	@ (8011b30 <HAL_PCD_MspInit+0x74>)
 8011afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b00:	4a0b      	ldr	r2, [pc, #44]	@ (8011b30 <HAL_PCD_MspInit+0x74>)
 8011b02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8011b08:	4b09      	ldr	r3, [pc, #36]	@ (8011b30 <HAL_PCD_MspInit+0x74>)
 8011b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011b10:	60bb      	str	r3, [r7, #8]
 8011b12:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011b14:	2200      	movs	r2, #0
 8011b16:	2100      	movs	r1, #0
 8011b18:	2014      	movs	r0, #20
 8011b1a:	f7f6 f8b4 	bl	8007c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011b1e:	2014      	movs	r0, #20
 8011b20:	f7f6 f8cb 	bl	8007cba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011b24:	bf00      	nop
 8011b26:	3750      	adds	r7, #80	@ 0x50
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	bd80      	pop	{r7, pc}
 8011b2c:	40005c00 	.word	0x40005c00
 8011b30:	40021000 	.word	0x40021000

08011b34 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b082      	sub	sp, #8
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8011b48:	4619      	mov	r1, r3
 8011b4a:	4610      	mov	r0, r2
 8011b4c:	f7fe fcd4 	bl	80104f8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8011b50:	bf00      	nop
 8011b52:	3708      	adds	r7, #8
 8011b54:	46bd      	mov	sp, r7
 8011b56:	bd80      	pop	{r7, pc}

08011b58 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	b082      	sub	sp, #8
 8011b5c:	af00      	add	r7, sp, #0
 8011b5e:	6078      	str	r0, [r7, #4]
 8011b60:	460b      	mov	r3, r1
 8011b62:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011b6a:	78fa      	ldrb	r2, [r7, #3]
 8011b6c:	6879      	ldr	r1, [r7, #4]
 8011b6e:	4613      	mov	r3, r2
 8011b70:	009b      	lsls	r3, r3, #2
 8011b72:	4413      	add	r3, r2
 8011b74:	00db      	lsls	r3, r3, #3
 8011b76:	440b      	add	r3, r1
 8011b78:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011b7c:	681a      	ldr	r2, [r3, #0]
 8011b7e:	78fb      	ldrb	r3, [r7, #3]
 8011b80:	4619      	mov	r1, r3
 8011b82:	f7fe fd0e 	bl	80105a2 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8011b86:	bf00      	nop
 8011b88:	3708      	adds	r7, #8
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	bd80      	pop	{r7, pc}

08011b8e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b8e:	b580      	push	{r7, lr}
 8011b90:	b082      	sub	sp, #8
 8011b92:	af00      	add	r7, sp, #0
 8011b94:	6078      	str	r0, [r7, #4]
 8011b96:	460b      	mov	r3, r1
 8011b98:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011ba0:	78fa      	ldrb	r2, [r7, #3]
 8011ba2:	6879      	ldr	r1, [r7, #4]
 8011ba4:	4613      	mov	r3, r2
 8011ba6:	009b      	lsls	r3, r3, #2
 8011ba8:	4413      	add	r3, r2
 8011baa:	00db      	lsls	r3, r3, #3
 8011bac:	440b      	add	r3, r1
 8011bae:	3324      	adds	r3, #36	@ 0x24
 8011bb0:	681a      	ldr	r2, [r3, #0]
 8011bb2:	78fb      	ldrb	r3, [r7, #3]
 8011bb4:	4619      	mov	r1, r3
 8011bb6:	f7fe fd57 	bl	8010668 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8011bba:	bf00      	nop
 8011bbc:	3708      	adds	r7, #8
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	bd80      	pop	{r7, pc}

08011bc2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bc2:	b580      	push	{r7, lr}
 8011bc4:	b082      	sub	sp, #8
 8011bc6:	af00      	add	r7, sp, #0
 8011bc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011bd0:	4618      	mov	r0, r3
 8011bd2:	f7fe fe6b 	bl	80108ac <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8011bd6:	bf00      	nop
 8011bd8:	3708      	adds	r7, #8
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}

08011bde <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bde:	b580      	push	{r7, lr}
 8011be0:	b084      	sub	sp, #16
 8011be2:	af00      	add	r7, sp, #0
 8011be4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011be6:	2301      	movs	r3, #1
 8011be8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	795b      	ldrb	r3, [r3, #5]
 8011bee:	2b02      	cmp	r3, #2
 8011bf0:	d001      	beq.n	8011bf6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011bf2:	f7f1 fe43 	bl	800387c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011bfc:	7bfa      	ldrb	r2, [r7, #15]
 8011bfe:	4611      	mov	r1, r2
 8011c00:	4618      	mov	r0, r3
 8011c02:	f7fe fe15 	bl	8010830 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	f7fe fdc1 	bl	8010794 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011c12:	bf00      	nop
 8011c14:	3710      	adds	r7, #16
 8011c16:	46bd      	mov	sp, r7
 8011c18:	bd80      	pop	{r7, pc}
	...

08011c1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b082      	sub	sp, #8
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f7fe fe10 	bl	8010850 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	7a5b      	ldrb	r3, [r3, #9]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d005      	beq.n	8011c44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011c38:	4b04      	ldr	r3, [pc, #16]	@ (8011c4c <HAL_PCD_SuspendCallback+0x30>)
 8011c3a:	691b      	ldr	r3, [r3, #16]
 8011c3c:	4a03      	ldr	r2, [pc, #12]	@ (8011c4c <HAL_PCD_SuspendCallback+0x30>)
 8011c3e:	f043 0306 	orr.w	r3, r3, #6
 8011c42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8011c44:	bf00      	nop
 8011c46:	3708      	adds	r7, #8
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	bd80      	pop	{r7, pc}
 8011c4c:	e000ed00 	.word	0xe000ed00

08011c50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b082      	sub	sp, #8
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	7a5b      	ldrb	r3, [r3, #9]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d007      	beq.n	8011c70 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011c60:	4b08      	ldr	r3, [pc, #32]	@ (8011c84 <HAL_PCD_ResumeCallback+0x34>)
 8011c62:	691b      	ldr	r3, [r3, #16]
 8011c64:	4a07      	ldr	r2, [pc, #28]	@ (8011c84 <HAL_PCD_ResumeCallback+0x34>)
 8011c66:	f023 0306 	bic.w	r3, r3, #6
 8011c6a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8011c6c:	f000 f9f8 	bl	8012060 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011c76:	4618      	mov	r0, r3
 8011c78:	f7fe fe00 	bl	801087c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8011c7c:	bf00      	nop
 8011c7e:	3708      	adds	r7, #8
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd80      	pop	{r7, pc}
 8011c84:	e000ed00 	.word	0xe000ed00

08011c88 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b082      	sub	sp, #8
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011c90:	4a2b      	ldr	r2, [pc, #172]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	4a29      	ldr	r2, [pc, #164]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011c9c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011ca0:	4b27      	ldr	r3, [pc, #156]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011ca2:	4a28      	ldr	r2, [pc, #160]	@ (8011d44 <USBD_LL_Init+0xbc>)
 8011ca4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011ca6:	4b26      	ldr	r3, [pc, #152]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011ca8:	2208      	movs	r2, #8
 8011caa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011cac:	4b24      	ldr	r3, [pc, #144]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cae:	2202      	movs	r2, #2
 8011cb0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011cb2:	4b23      	ldr	r3, [pc, #140]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cb4:	2202      	movs	r2, #2
 8011cb6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8011cb8:	4b21      	ldr	r3, [pc, #132]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cba:	2200      	movs	r2, #0
 8011cbc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011cbe:	4b20      	ldr	r3, [pc, #128]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cc0:	2200      	movs	r2, #0
 8011cc2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cc6:	2200      	movs	r2, #0
 8011cc8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011cca:	4b1d      	ldr	r3, [pc, #116]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011ccc:	2200      	movs	r2, #0
 8011cce:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011cd0:	481b      	ldr	r0, [pc, #108]	@ (8011d40 <USBD_LL_Init+0xb8>)
 8011cd2:	f7f7 feb6 	bl	8009a42 <HAL_PCD_Init>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d001      	beq.n	8011ce0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8011cdc:	f7f1 fdce 	bl	800387c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011ce6:	2318      	movs	r3, #24
 8011ce8:	2200      	movs	r2, #0
 8011cea:	2100      	movs	r1, #0
 8011cec:	f7f9 fb3d 	bl	800b36a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011cf6:	2358      	movs	r3, #88	@ 0x58
 8011cf8:	2200      	movs	r2, #0
 8011cfa:	2180      	movs	r1, #128	@ 0x80
 8011cfc:	f7f9 fb35 	bl	800b36a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d06:	23c0      	movs	r3, #192	@ 0xc0
 8011d08:	2200      	movs	r2, #0
 8011d0a:	2181      	movs	r1, #129	@ 0x81
 8011d0c:	f7f9 fb2d 	bl	800b36a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d16:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8011d1a:	2200      	movs	r2, #0
 8011d1c:	2101      	movs	r1, #1
 8011d1e:	f7f9 fb24 	bl	800b36a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011d2c:	2200      	movs	r2, #0
 8011d2e:	2182      	movs	r1, #130	@ 0x82
 8011d30:	f7f9 fb1b 	bl	800b36a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011d34:	2300      	movs	r3, #0
}
 8011d36:	4618      	mov	r0, r3
 8011d38:	3708      	adds	r7, #8
 8011d3a:	46bd      	mov	sp, r7
 8011d3c:	bd80      	pop	{r7, pc}
 8011d3e:	bf00      	nop
 8011d40:	2000310c 	.word	0x2000310c
 8011d44:	40005c00 	.word	0x40005c00

08011d48 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b084      	sub	sp, #16
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d50:	2300      	movs	r3, #0
 8011d52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d54:	2300      	movs	r3, #0
 8011d56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011d5e:	4618      	mov	r0, r3
 8011d60:	f7f7 ff3d 	bl	8009bde <HAL_PCD_Start>
 8011d64:	4603      	mov	r3, r0
 8011d66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d68:	7bfb      	ldrb	r3, [r7, #15]
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f000 f97e 	bl	801206c <USBD_Get_USB_Status>
 8011d70:	4603      	mov	r3, r0
 8011d72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d74:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d76:	4618      	mov	r0, r3
 8011d78:	3710      	adds	r7, #16
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	bd80      	pop	{r7, pc}

08011d7e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011d7e:	b580      	push	{r7, lr}
 8011d80:	b084      	sub	sp, #16
 8011d82:	af00      	add	r7, sp, #0
 8011d84:	6078      	str	r0, [r7, #4]
 8011d86:	4608      	mov	r0, r1
 8011d88:	4611      	mov	r1, r2
 8011d8a:	461a      	mov	r2, r3
 8011d8c:	4603      	mov	r3, r0
 8011d8e:	70fb      	strb	r3, [r7, #3]
 8011d90:	460b      	mov	r3, r1
 8011d92:	70bb      	strb	r3, [r7, #2]
 8011d94:	4613      	mov	r3, r2
 8011d96:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d98:	2300      	movs	r3, #0
 8011d9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011da6:	78bb      	ldrb	r3, [r7, #2]
 8011da8:	883a      	ldrh	r2, [r7, #0]
 8011daa:	78f9      	ldrb	r1, [r7, #3]
 8011dac:	f7f8 f884 	bl	8009eb8 <HAL_PCD_EP_Open>
 8011db0:	4603      	mov	r3, r0
 8011db2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011db4:	7bfb      	ldrb	r3, [r7, #15]
 8011db6:	4618      	mov	r0, r3
 8011db8:	f000 f958 	bl	801206c <USBD_Get_USB_Status>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	3710      	adds	r7, #16
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}

08011dca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011dca:	b580      	push	{r7, lr}
 8011dcc:	b084      	sub	sp, #16
 8011dce:	af00      	add	r7, sp, #0
 8011dd0:	6078      	str	r0, [r7, #4]
 8011dd2:	460b      	mov	r3, r1
 8011dd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dda:	2300      	movs	r3, #0
 8011ddc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011de4:	78fa      	ldrb	r2, [r7, #3]
 8011de6:	4611      	mov	r1, r2
 8011de8:	4618      	mov	r0, r3
 8011dea:	f7f8 f8c4 	bl	8009f76 <HAL_PCD_EP_Close>
 8011dee:	4603      	mov	r3, r0
 8011df0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011df2:	7bfb      	ldrb	r3, [r7, #15]
 8011df4:	4618      	mov	r0, r3
 8011df6:	f000 f939 	bl	801206c <USBD_Get_USB_Status>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dfe:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3710      	adds	r7, #16
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bd80      	pop	{r7, pc}

08011e08 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b084      	sub	sp, #16
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]
 8011e10:	460b      	mov	r3, r1
 8011e12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e14:	2300      	movs	r3, #0
 8011e16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e18:	2300      	movs	r3, #0
 8011e1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e22:	78fa      	ldrb	r2, [r7, #3]
 8011e24:	4611      	mov	r1, r2
 8011e26:	4618      	mov	r0, r3
 8011e28:	f7f8 f96d 	bl	800a106 <HAL_PCD_EP_SetStall>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e30:	7bfb      	ldrb	r3, [r7, #15]
 8011e32:	4618      	mov	r0, r3
 8011e34:	f000 f91a 	bl	801206c <USBD_Get_USB_Status>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e3e:	4618      	mov	r0, r3
 8011e40:	3710      	adds	r7, #16
 8011e42:	46bd      	mov	sp, r7
 8011e44:	bd80      	pop	{r7, pc}

08011e46 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e46:	b580      	push	{r7, lr}
 8011e48:	b084      	sub	sp, #16
 8011e4a:	af00      	add	r7, sp, #0
 8011e4c:	6078      	str	r0, [r7, #4]
 8011e4e:	460b      	mov	r3, r1
 8011e50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e52:	2300      	movs	r3, #0
 8011e54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e56:	2300      	movs	r3, #0
 8011e58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e60:	78fa      	ldrb	r2, [r7, #3]
 8011e62:	4611      	mov	r1, r2
 8011e64:	4618      	mov	r0, r3
 8011e66:	f7f8 f9a0 	bl	800a1aa <HAL_PCD_EP_ClrStall>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e6e:	7bfb      	ldrb	r3, [r7, #15]
 8011e70:	4618      	mov	r0, r3
 8011e72:	f000 f8fb 	bl	801206c <USBD_Get_USB_Status>
 8011e76:	4603      	mov	r3, r0
 8011e78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	3710      	adds	r7, #16
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd80      	pop	{r7, pc}

08011e84 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b085      	sub	sp, #20
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	460b      	mov	r3, r1
 8011e8e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e96:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011e98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	da0b      	bge.n	8011eb8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011ea0:	78fb      	ldrb	r3, [r7, #3]
 8011ea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011ea6:	68f9      	ldr	r1, [r7, #12]
 8011ea8:	4613      	mov	r3, r2
 8011eaa:	009b      	lsls	r3, r3, #2
 8011eac:	4413      	add	r3, r2
 8011eae:	00db      	lsls	r3, r3, #3
 8011eb0:	440b      	add	r3, r1
 8011eb2:	3312      	adds	r3, #18
 8011eb4:	781b      	ldrb	r3, [r3, #0]
 8011eb6:	e00b      	b.n	8011ed0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011eb8:	78fb      	ldrb	r3, [r7, #3]
 8011eba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011ebe:	68f9      	ldr	r1, [r7, #12]
 8011ec0:	4613      	mov	r3, r2
 8011ec2:	009b      	lsls	r3, r3, #2
 8011ec4:	4413      	add	r3, r2
 8011ec6:	00db      	lsls	r3, r3, #3
 8011ec8:	440b      	add	r3, r1
 8011eca:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8011ece:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	3714      	adds	r7, #20
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eda:	4770      	bx	lr

08011edc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011edc:	b580      	push	{r7, lr}
 8011ede:	b084      	sub	sp, #16
 8011ee0:	af00      	add	r7, sp, #0
 8011ee2:	6078      	str	r0, [r7, #4]
 8011ee4:	460b      	mov	r3, r1
 8011ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011eec:	2300      	movs	r3, #0
 8011eee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011ef6:	78fa      	ldrb	r2, [r7, #3]
 8011ef8:	4611      	mov	r1, r2
 8011efa:	4618      	mov	r0, r3
 8011efc:	f7f7 ffb8 	bl	8009e70 <HAL_PCD_SetAddress>
 8011f00:	4603      	mov	r3, r0
 8011f02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f04:	7bfb      	ldrb	r3, [r7, #15]
 8011f06:	4618      	mov	r0, r3
 8011f08:	f000 f8b0 	bl	801206c <USBD_Get_USB_Status>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f10:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f12:	4618      	mov	r0, r3
 8011f14:	3710      	adds	r7, #16
 8011f16:	46bd      	mov	sp, r7
 8011f18:	bd80      	pop	{r7, pc}

08011f1a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011f1a:	b580      	push	{r7, lr}
 8011f1c:	b086      	sub	sp, #24
 8011f1e:	af00      	add	r7, sp, #0
 8011f20:	60f8      	str	r0, [r7, #12]
 8011f22:	607a      	str	r2, [r7, #4]
 8011f24:	603b      	str	r3, [r7, #0]
 8011f26:	460b      	mov	r3, r1
 8011f28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f2e:	2300      	movs	r3, #0
 8011f30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011f38:	7af9      	ldrb	r1, [r7, #11]
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	687a      	ldr	r2, [r7, #4]
 8011f3e:	f7f8 f8ab 	bl	800a098 <HAL_PCD_EP_Transmit>
 8011f42:	4603      	mov	r3, r0
 8011f44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f46:	7dfb      	ldrb	r3, [r7, #23]
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f000 f88f 	bl	801206c <USBD_Get_USB_Status>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011f52:	7dbb      	ldrb	r3, [r7, #22]
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3718      	adds	r7, #24
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}

08011f5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b086      	sub	sp, #24
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60f8      	str	r0, [r7, #12]
 8011f64:	607a      	str	r2, [r7, #4]
 8011f66:	603b      	str	r3, [r7, #0]
 8011f68:	460b      	mov	r3, r1
 8011f6a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f70:	2300      	movs	r3, #0
 8011f72:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011f7a:	7af9      	ldrb	r1, [r7, #11]
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	687a      	ldr	r2, [r7, #4]
 8011f80:	f7f8 f841 	bl	800a006 <HAL_PCD_EP_Receive>
 8011f84:	4603      	mov	r3, r0
 8011f86:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f88:	7dfb      	ldrb	r3, [r7, #23]
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	f000 f86e 	bl	801206c <USBD_Get_USB_Status>
 8011f90:	4603      	mov	r3, r0
 8011f92:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011f94:	7dbb      	ldrb	r3, [r7, #22]
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	3718      	adds	r7, #24
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}

08011f9e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f9e:	b580      	push	{r7, lr}
 8011fa0:	b082      	sub	sp, #8
 8011fa2:	af00      	add	r7, sp, #0
 8011fa4:	6078      	str	r0, [r7, #4]
 8011fa6:	460b      	mov	r3, r1
 8011fa8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011fb0:	78fa      	ldrb	r2, [r7, #3]
 8011fb2:	4611      	mov	r1, r2
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f7f8 f857 	bl	800a068 <HAL_PCD_EP_GetRxCount>
 8011fba:	4603      	mov	r3, r0
}
 8011fbc:	4618      	mov	r0, r3
 8011fbe:	3708      	adds	r7, #8
 8011fc0:	46bd      	mov	sp, r7
 8011fc2:	bd80      	pop	{r7, pc}

08011fc4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b082      	sub	sp, #8
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]
 8011fcc:	460b      	mov	r3, r1
 8011fce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8011fd0:	78fb      	ldrb	r3, [r7, #3]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d002      	beq.n	8011fdc <HAL_PCDEx_LPM_Callback+0x18>
 8011fd6:	2b01      	cmp	r3, #1
 8011fd8:	d013      	beq.n	8012002 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8011fda:	e023      	b.n	8012024 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	7a5b      	ldrb	r3, [r3, #9]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d007      	beq.n	8011ff4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011fe4:	f000 f83c 	bl	8012060 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011fe8:	4b10      	ldr	r3, [pc, #64]	@ (801202c <HAL_PCDEx_LPM_Callback+0x68>)
 8011fea:	691b      	ldr	r3, [r3, #16]
 8011fec:	4a0f      	ldr	r2, [pc, #60]	@ (801202c <HAL_PCDEx_LPM_Callback+0x68>)
 8011fee:	f023 0306 	bic.w	r3, r3, #6
 8011ff2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	f7fe fc3e 	bl	801087c <USBD_LL_Resume>
    break;
 8012000:	e010      	b.n	8012024 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012008:	4618      	mov	r0, r3
 801200a:	f7fe fc21 	bl	8010850 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	7a5b      	ldrb	r3, [r3, #9]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d005      	beq.n	8012022 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012016:	4b05      	ldr	r3, [pc, #20]	@ (801202c <HAL_PCDEx_LPM_Callback+0x68>)
 8012018:	691b      	ldr	r3, [r3, #16]
 801201a:	4a04      	ldr	r2, [pc, #16]	@ (801202c <HAL_PCDEx_LPM_Callback+0x68>)
 801201c:	f043 0306 	orr.w	r3, r3, #6
 8012020:	6113      	str	r3, [r2, #16]
    break;
 8012022:	bf00      	nop
}
 8012024:	bf00      	nop
 8012026:	3708      	adds	r7, #8
 8012028:	46bd      	mov	sp, r7
 801202a:	bd80      	pop	{r7, pc}
 801202c:	e000ed00 	.word	0xe000ed00

08012030 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012030:	b480      	push	{r7}
 8012032:	b083      	sub	sp, #12
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012038:	4b03      	ldr	r3, [pc, #12]	@ (8012048 <USBD_static_malloc+0x18>)
}
 801203a:	4618      	mov	r0, r3
 801203c:	370c      	adds	r7, #12
 801203e:	46bd      	mov	sp, r7
 8012040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012044:	4770      	bx	lr
 8012046:	bf00      	nop
 8012048:	200033e8 	.word	0x200033e8

0801204c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801204c:	b480      	push	{r7}
 801204e:	b083      	sub	sp, #12
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]

}
 8012054:	bf00      	nop
 8012056:	370c      	adds	r7, #12
 8012058:	46bd      	mov	sp, r7
 801205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205e:	4770      	bx	lr

08012060 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8012064:	f7f1 f966 	bl	8003334 <SystemClock_Config>
}
 8012068:	bf00      	nop
 801206a:	bd80      	pop	{r7, pc}

0801206c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801206c:	b480      	push	{r7}
 801206e:	b085      	sub	sp, #20
 8012070:	af00      	add	r7, sp, #0
 8012072:	4603      	mov	r3, r0
 8012074:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012076:	2300      	movs	r3, #0
 8012078:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801207a:	79fb      	ldrb	r3, [r7, #7]
 801207c:	2b03      	cmp	r3, #3
 801207e:	d817      	bhi.n	80120b0 <USBD_Get_USB_Status+0x44>
 8012080:	a201      	add	r2, pc, #4	@ (adr r2, 8012088 <USBD_Get_USB_Status+0x1c>)
 8012082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012086:	bf00      	nop
 8012088:	08012099 	.word	0x08012099
 801208c:	0801209f 	.word	0x0801209f
 8012090:	080120a5 	.word	0x080120a5
 8012094:	080120ab 	.word	0x080120ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012098:	2300      	movs	r3, #0
 801209a:	73fb      	strb	r3, [r7, #15]
    break;
 801209c:	e00b      	b.n	80120b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801209e:	2303      	movs	r3, #3
 80120a0:	73fb      	strb	r3, [r7, #15]
    break;
 80120a2:	e008      	b.n	80120b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80120a4:	2301      	movs	r3, #1
 80120a6:	73fb      	strb	r3, [r7, #15]
    break;
 80120a8:	e005      	b.n	80120b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80120aa:	2303      	movs	r3, #3
 80120ac:	73fb      	strb	r3, [r7, #15]
    break;
 80120ae:	e002      	b.n	80120b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80120b0:	2303      	movs	r3, #3
 80120b2:	73fb      	strb	r3, [r7, #15]
    break;
 80120b4:	bf00      	nop
  }
  return usb_status;
 80120b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80120b8:	4618      	mov	r0, r3
 80120ba:	3714      	adds	r7, #20
 80120bc:	46bd      	mov	sp, r7
 80120be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c2:	4770      	bx	lr

080120c4 <__cvt>:
 80120c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80120c8:	ec57 6b10 	vmov	r6, r7, d0
 80120cc:	2f00      	cmp	r7, #0
 80120ce:	460c      	mov	r4, r1
 80120d0:	4619      	mov	r1, r3
 80120d2:	463b      	mov	r3, r7
 80120d4:	bfbb      	ittet	lt
 80120d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80120da:	461f      	movlt	r7, r3
 80120dc:	2300      	movge	r3, #0
 80120de:	232d      	movlt	r3, #45	@ 0x2d
 80120e0:	700b      	strb	r3, [r1, #0]
 80120e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80120e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80120e8:	4691      	mov	r9, r2
 80120ea:	f023 0820 	bic.w	r8, r3, #32
 80120ee:	bfbc      	itt	lt
 80120f0:	4632      	movlt	r2, r6
 80120f2:	4616      	movlt	r6, r2
 80120f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80120f8:	d005      	beq.n	8012106 <__cvt+0x42>
 80120fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80120fe:	d100      	bne.n	8012102 <__cvt+0x3e>
 8012100:	3401      	adds	r4, #1
 8012102:	2102      	movs	r1, #2
 8012104:	e000      	b.n	8012108 <__cvt+0x44>
 8012106:	2103      	movs	r1, #3
 8012108:	ab03      	add	r3, sp, #12
 801210a:	9301      	str	r3, [sp, #4]
 801210c:	ab02      	add	r3, sp, #8
 801210e:	9300      	str	r3, [sp, #0]
 8012110:	ec47 6b10 	vmov	d0, r6, r7
 8012114:	4653      	mov	r3, sl
 8012116:	4622      	mov	r2, r4
 8012118:	f000 feba 	bl	8012e90 <_dtoa_r>
 801211c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012120:	4605      	mov	r5, r0
 8012122:	d119      	bne.n	8012158 <__cvt+0x94>
 8012124:	f019 0f01 	tst.w	r9, #1
 8012128:	d00e      	beq.n	8012148 <__cvt+0x84>
 801212a:	eb00 0904 	add.w	r9, r0, r4
 801212e:	2200      	movs	r2, #0
 8012130:	2300      	movs	r3, #0
 8012132:	4630      	mov	r0, r6
 8012134:	4639      	mov	r1, r7
 8012136:	f7ee fcef 	bl	8000b18 <__aeabi_dcmpeq>
 801213a:	b108      	cbz	r0, 8012140 <__cvt+0x7c>
 801213c:	f8cd 900c 	str.w	r9, [sp, #12]
 8012140:	2230      	movs	r2, #48	@ 0x30
 8012142:	9b03      	ldr	r3, [sp, #12]
 8012144:	454b      	cmp	r3, r9
 8012146:	d31e      	bcc.n	8012186 <__cvt+0xc2>
 8012148:	9b03      	ldr	r3, [sp, #12]
 801214a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801214c:	1b5b      	subs	r3, r3, r5
 801214e:	4628      	mov	r0, r5
 8012150:	6013      	str	r3, [r2, #0]
 8012152:	b004      	add	sp, #16
 8012154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012158:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801215c:	eb00 0904 	add.w	r9, r0, r4
 8012160:	d1e5      	bne.n	801212e <__cvt+0x6a>
 8012162:	7803      	ldrb	r3, [r0, #0]
 8012164:	2b30      	cmp	r3, #48	@ 0x30
 8012166:	d10a      	bne.n	801217e <__cvt+0xba>
 8012168:	2200      	movs	r2, #0
 801216a:	2300      	movs	r3, #0
 801216c:	4630      	mov	r0, r6
 801216e:	4639      	mov	r1, r7
 8012170:	f7ee fcd2 	bl	8000b18 <__aeabi_dcmpeq>
 8012174:	b918      	cbnz	r0, 801217e <__cvt+0xba>
 8012176:	f1c4 0401 	rsb	r4, r4, #1
 801217a:	f8ca 4000 	str.w	r4, [sl]
 801217e:	f8da 3000 	ldr.w	r3, [sl]
 8012182:	4499      	add	r9, r3
 8012184:	e7d3      	b.n	801212e <__cvt+0x6a>
 8012186:	1c59      	adds	r1, r3, #1
 8012188:	9103      	str	r1, [sp, #12]
 801218a:	701a      	strb	r2, [r3, #0]
 801218c:	e7d9      	b.n	8012142 <__cvt+0x7e>

0801218e <__exponent>:
 801218e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012190:	2900      	cmp	r1, #0
 8012192:	bfba      	itte	lt
 8012194:	4249      	neglt	r1, r1
 8012196:	232d      	movlt	r3, #45	@ 0x2d
 8012198:	232b      	movge	r3, #43	@ 0x2b
 801219a:	2909      	cmp	r1, #9
 801219c:	7002      	strb	r2, [r0, #0]
 801219e:	7043      	strb	r3, [r0, #1]
 80121a0:	dd29      	ble.n	80121f6 <__exponent+0x68>
 80121a2:	f10d 0307 	add.w	r3, sp, #7
 80121a6:	461d      	mov	r5, r3
 80121a8:	270a      	movs	r7, #10
 80121aa:	461a      	mov	r2, r3
 80121ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80121b0:	fb07 1416 	mls	r4, r7, r6, r1
 80121b4:	3430      	adds	r4, #48	@ 0x30
 80121b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80121ba:	460c      	mov	r4, r1
 80121bc:	2c63      	cmp	r4, #99	@ 0x63
 80121be:	f103 33ff 	add.w	r3, r3, #4294967295
 80121c2:	4631      	mov	r1, r6
 80121c4:	dcf1      	bgt.n	80121aa <__exponent+0x1c>
 80121c6:	3130      	adds	r1, #48	@ 0x30
 80121c8:	1e94      	subs	r4, r2, #2
 80121ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80121ce:	1c41      	adds	r1, r0, #1
 80121d0:	4623      	mov	r3, r4
 80121d2:	42ab      	cmp	r3, r5
 80121d4:	d30a      	bcc.n	80121ec <__exponent+0x5e>
 80121d6:	f10d 0309 	add.w	r3, sp, #9
 80121da:	1a9b      	subs	r3, r3, r2
 80121dc:	42ac      	cmp	r4, r5
 80121de:	bf88      	it	hi
 80121e0:	2300      	movhi	r3, #0
 80121e2:	3302      	adds	r3, #2
 80121e4:	4403      	add	r3, r0
 80121e6:	1a18      	subs	r0, r3, r0
 80121e8:	b003      	add	sp, #12
 80121ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80121f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80121f4:	e7ed      	b.n	80121d2 <__exponent+0x44>
 80121f6:	2330      	movs	r3, #48	@ 0x30
 80121f8:	3130      	adds	r1, #48	@ 0x30
 80121fa:	7083      	strb	r3, [r0, #2]
 80121fc:	70c1      	strb	r1, [r0, #3]
 80121fe:	1d03      	adds	r3, r0, #4
 8012200:	e7f1      	b.n	80121e6 <__exponent+0x58>
	...

08012204 <_printf_float>:
 8012204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012208:	b08d      	sub	sp, #52	@ 0x34
 801220a:	460c      	mov	r4, r1
 801220c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012210:	4616      	mov	r6, r2
 8012212:	461f      	mov	r7, r3
 8012214:	4605      	mov	r5, r0
 8012216:	f000 fd2b 	bl	8012c70 <_localeconv_r>
 801221a:	6803      	ldr	r3, [r0, #0]
 801221c:	9304      	str	r3, [sp, #16]
 801221e:	4618      	mov	r0, r3
 8012220:	f7ee f84e 	bl	80002c0 <strlen>
 8012224:	2300      	movs	r3, #0
 8012226:	930a      	str	r3, [sp, #40]	@ 0x28
 8012228:	f8d8 3000 	ldr.w	r3, [r8]
 801222c:	9005      	str	r0, [sp, #20]
 801222e:	3307      	adds	r3, #7
 8012230:	f023 0307 	bic.w	r3, r3, #7
 8012234:	f103 0208 	add.w	r2, r3, #8
 8012238:	f894 a018 	ldrb.w	sl, [r4, #24]
 801223c:	f8d4 b000 	ldr.w	fp, [r4]
 8012240:	f8c8 2000 	str.w	r2, [r8]
 8012244:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012248:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801224c:	9307      	str	r3, [sp, #28]
 801224e:	f8cd 8018 	str.w	r8, [sp, #24]
 8012252:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012256:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801225a:	4b9c      	ldr	r3, [pc, #624]	@ (80124cc <_printf_float+0x2c8>)
 801225c:	f04f 32ff 	mov.w	r2, #4294967295
 8012260:	f7ee fc8c 	bl	8000b7c <__aeabi_dcmpun>
 8012264:	bb70      	cbnz	r0, 80122c4 <_printf_float+0xc0>
 8012266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801226a:	4b98      	ldr	r3, [pc, #608]	@ (80124cc <_printf_float+0x2c8>)
 801226c:	f04f 32ff 	mov.w	r2, #4294967295
 8012270:	f7ee fc66 	bl	8000b40 <__aeabi_dcmple>
 8012274:	bb30      	cbnz	r0, 80122c4 <_printf_float+0xc0>
 8012276:	2200      	movs	r2, #0
 8012278:	2300      	movs	r3, #0
 801227a:	4640      	mov	r0, r8
 801227c:	4649      	mov	r1, r9
 801227e:	f7ee fc55 	bl	8000b2c <__aeabi_dcmplt>
 8012282:	b110      	cbz	r0, 801228a <_printf_float+0x86>
 8012284:	232d      	movs	r3, #45	@ 0x2d
 8012286:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801228a:	4a91      	ldr	r2, [pc, #580]	@ (80124d0 <_printf_float+0x2cc>)
 801228c:	4b91      	ldr	r3, [pc, #580]	@ (80124d4 <_printf_float+0x2d0>)
 801228e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012292:	bf8c      	ite	hi
 8012294:	4690      	movhi	r8, r2
 8012296:	4698      	movls	r8, r3
 8012298:	2303      	movs	r3, #3
 801229a:	6123      	str	r3, [r4, #16]
 801229c:	f02b 0304 	bic.w	r3, fp, #4
 80122a0:	6023      	str	r3, [r4, #0]
 80122a2:	f04f 0900 	mov.w	r9, #0
 80122a6:	9700      	str	r7, [sp, #0]
 80122a8:	4633      	mov	r3, r6
 80122aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80122ac:	4621      	mov	r1, r4
 80122ae:	4628      	mov	r0, r5
 80122b0:	f000 f9d2 	bl	8012658 <_printf_common>
 80122b4:	3001      	adds	r0, #1
 80122b6:	f040 808d 	bne.w	80123d4 <_printf_float+0x1d0>
 80122ba:	f04f 30ff 	mov.w	r0, #4294967295
 80122be:	b00d      	add	sp, #52	@ 0x34
 80122c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122c4:	4642      	mov	r2, r8
 80122c6:	464b      	mov	r3, r9
 80122c8:	4640      	mov	r0, r8
 80122ca:	4649      	mov	r1, r9
 80122cc:	f7ee fc56 	bl	8000b7c <__aeabi_dcmpun>
 80122d0:	b140      	cbz	r0, 80122e4 <_printf_float+0xe0>
 80122d2:	464b      	mov	r3, r9
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	bfbc      	itt	lt
 80122d8:	232d      	movlt	r3, #45	@ 0x2d
 80122da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80122de:	4a7e      	ldr	r2, [pc, #504]	@ (80124d8 <_printf_float+0x2d4>)
 80122e0:	4b7e      	ldr	r3, [pc, #504]	@ (80124dc <_printf_float+0x2d8>)
 80122e2:	e7d4      	b.n	801228e <_printf_float+0x8a>
 80122e4:	6863      	ldr	r3, [r4, #4]
 80122e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80122ea:	9206      	str	r2, [sp, #24]
 80122ec:	1c5a      	adds	r2, r3, #1
 80122ee:	d13b      	bne.n	8012368 <_printf_float+0x164>
 80122f0:	2306      	movs	r3, #6
 80122f2:	6063      	str	r3, [r4, #4]
 80122f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80122f8:	2300      	movs	r3, #0
 80122fa:	6022      	str	r2, [r4, #0]
 80122fc:	9303      	str	r3, [sp, #12]
 80122fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8012300:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012304:	ab09      	add	r3, sp, #36	@ 0x24
 8012306:	9300      	str	r3, [sp, #0]
 8012308:	6861      	ldr	r1, [r4, #4]
 801230a:	ec49 8b10 	vmov	d0, r8, r9
 801230e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012312:	4628      	mov	r0, r5
 8012314:	f7ff fed6 	bl	80120c4 <__cvt>
 8012318:	9b06      	ldr	r3, [sp, #24]
 801231a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801231c:	2b47      	cmp	r3, #71	@ 0x47
 801231e:	4680      	mov	r8, r0
 8012320:	d129      	bne.n	8012376 <_printf_float+0x172>
 8012322:	1cc8      	adds	r0, r1, #3
 8012324:	db02      	blt.n	801232c <_printf_float+0x128>
 8012326:	6863      	ldr	r3, [r4, #4]
 8012328:	4299      	cmp	r1, r3
 801232a:	dd41      	ble.n	80123b0 <_printf_float+0x1ac>
 801232c:	f1aa 0a02 	sub.w	sl, sl, #2
 8012330:	fa5f fa8a 	uxtb.w	sl, sl
 8012334:	3901      	subs	r1, #1
 8012336:	4652      	mov	r2, sl
 8012338:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801233c:	9109      	str	r1, [sp, #36]	@ 0x24
 801233e:	f7ff ff26 	bl	801218e <__exponent>
 8012342:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012344:	1813      	adds	r3, r2, r0
 8012346:	2a01      	cmp	r2, #1
 8012348:	4681      	mov	r9, r0
 801234a:	6123      	str	r3, [r4, #16]
 801234c:	dc02      	bgt.n	8012354 <_printf_float+0x150>
 801234e:	6822      	ldr	r2, [r4, #0]
 8012350:	07d2      	lsls	r2, r2, #31
 8012352:	d501      	bpl.n	8012358 <_printf_float+0x154>
 8012354:	3301      	adds	r3, #1
 8012356:	6123      	str	r3, [r4, #16]
 8012358:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801235c:	2b00      	cmp	r3, #0
 801235e:	d0a2      	beq.n	80122a6 <_printf_float+0xa2>
 8012360:	232d      	movs	r3, #45	@ 0x2d
 8012362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012366:	e79e      	b.n	80122a6 <_printf_float+0xa2>
 8012368:	9a06      	ldr	r2, [sp, #24]
 801236a:	2a47      	cmp	r2, #71	@ 0x47
 801236c:	d1c2      	bne.n	80122f4 <_printf_float+0xf0>
 801236e:	2b00      	cmp	r3, #0
 8012370:	d1c0      	bne.n	80122f4 <_printf_float+0xf0>
 8012372:	2301      	movs	r3, #1
 8012374:	e7bd      	b.n	80122f2 <_printf_float+0xee>
 8012376:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801237a:	d9db      	bls.n	8012334 <_printf_float+0x130>
 801237c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012380:	d118      	bne.n	80123b4 <_printf_float+0x1b0>
 8012382:	2900      	cmp	r1, #0
 8012384:	6863      	ldr	r3, [r4, #4]
 8012386:	dd0b      	ble.n	80123a0 <_printf_float+0x19c>
 8012388:	6121      	str	r1, [r4, #16]
 801238a:	b913      	cbnz	r3, 8012392 <_printf_float+0x18e>
 801238c:	6822      	ldr	r2, [r4, #0]
 801238e:	07d0      	lsls	r0, r2, #31
 8012390:	d502      	bpl.n	8012398 <_printf_float+0x194>
 8012392:	3301      	adds	r3, #1
 8012394:	440b      	add	r3, r1
 8012396:	6123      	str	r3, [r4, #16]
 8012398:	65a1      	str	r1, [r4, #88]	@ 0x58
 801239a:	f04f 0900 	mov.w	r9, #0
 801239e:	e7db      	b.n	8012358 <_printf_float+0x154>
 80123a0:	b913      	cbnz	r3, 80123a8 <_printf_float+0x1a4>
 80123a2:	6822      	ldr	r2, [r4, #0]
 80123a4:	07d2      	lsls	r2, r2, #31
 80123a6:	d501      	bpl.n	80123ac <_printf_float+0x1a8>
 80123a8:	3302      	adds	r3, #2
 80123aa:	e7f4      	b.n	8012396 <_printf_float+0x192>
 80123ac:	2301      	movs	r3, #1
 80123ae:	e7f2      	b.n	8012396 <_printf_float+0x192>
 80123b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80123b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80123b6:	4299      	cmp	r1, r3
 80123b8:	db05      	blt.n	80123c6 <_printf_float+0x1c2>
 80123ba:	6823      	ldr	r3, [r4, #0]
 80123bc:	6121      	str	r1, [r4, #16]
 80123be:	07d8      	lsls	r0, r3, #31
 80123c0:	d5ea      	bpl.n	8012398 <_printf_float+0x194>
 80123c2:	1c4b      	adds	r3, r1, #1
 80123c4:	e7e7      	b.n	8012396 <_printf_float+0x192>
 80123c6:	2900      	cmp	r1, #0
 80123c8:	bfd4      	ite	le
 80123ca:	f1c1 0202 	rsble	r2, r1, #2
 80123ce:	2201      	movgt	r2, #1
 80123d0:	4413      	add	r3, r2
 80123d2:	e7e0      	b.n	8012396 <_printf_float+0x192>
 80123d4:	6823      	ldr	r3, [r4, #0]
 80123d6:	055a      	lsls	r2, r3, #21
 80123d8:	d407      	bmi.n	80123ea <_printf_float+0x1e6>
 80123da:	6923      	ldr	r3, [r4, #16]
 80123dc:	4642      	mov	r2, r8
 80123de:	4631      	mov	r1, r6
 80123e0:	4628      	mov	r0, r5
 80123e2:	47b8      	blx	r7
 80123e4:	3001      	adds	r0, #1
 80123e6:	d12b      	bne.n	8012440 <_printf_float+0x23c>
 80123e8:	e767      	b.n	80122ba <_printf_float+0xb6>
 80123ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80123ee:	f240 80dd 	bls.w	80125ac <_printf_float+0x3a8>
 80123f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80123f6:	2200      	movs	r2, #0
 80123f8:	2300      	movs	r3, #0
 80123fa:	f7ee fb8d 	bl	8000b18 <__aeabi_dcmpeq>
 80123fe:	2800      	cmp	r0, #0
 8012400:	d033      	beq.n	801246a <_printf_float+0x266>
 8012402:	4a37      	ldr	r2, [pc, #220]	@ (80124e0 <_printf_float+0x2dc>)
 8012404:	2301      	movs	r3, #1
 8012406:	4631      	mov	r1, r6
 8012408:	4628      	mov	r0, r5
 801240a:	47b8      	blx	r7
 801240c:	3001      	adds	r0, #1
 801240e:	f43f af54 	beq.w	80122ba <_printf_float+0xb6>
 8012412:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012416:	4543      	cmp	r3, r8
 8012418:	db02      	blt.n	8012420 <_printf_float+0x21c>
 801241a:	6823      	ldr	r3, [r4, #0]
 801241c:	07d8      	lsls	r0, r3, #31
 801241e:	d50f      	bpl.n	8012440 <_printf_float+0x23c>
 8012420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012424:	4631      	mov	r1, r6
 8012426:	4628      	mov	r0, r5
 8012428:	47b8      	blx	r7
 801242a:	3001      	adds	r0, #1
 801242c:	f43f af45 	beq.w	80122ba <_printf_float+0xb6>
 8012430:	f04f 0900 	mov.w	r9, #0
 8012434:	f108 38ff 	add.w	r8, r8, #4294967295
 8012438:	f104 0a1a 	add.w	sl, r4, #26
 801243c:	45c8      	cmp	r8, r9
 801243e:	dc09      	bgt.n	8012454 <_printf_float+0x250>
 8012440:	6823      	ldr	r3, [r4, #0]
 8012442:	079b      	lsls	r3, r3, #30
 8012444:	f100 8103 	bmi.w	801264e <_printf_float+0x44a>
 8012448:	68e0      	ldr	r0, [r4, #12]
 801244a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801244c:	4298      	cmp	r0, r3
 801244e:	bfb8      	it	lt
 8012450:	4618      	movlt	r0, r3
 8012452:	e734      	b.n	80122be <_printf_float+0xba>
 8012454:	2301      	movs	r3, #1
 8012456:	4652      	mov	r2, sl
 8012458:	4631      	mov	r1, r6
 801245a:	4628      	mov	r0, r5
 801245c:	47b8      	blx	r7
 801245e:	3001      	adds	r0, #1
 8012460:	f43f af2b 	beq.w	80122ba <_printf_float+0xb6>
 8012464:	f109 0901 	add.w	r9, r9, #1
 8012468:	e7e8      	b.n	801243c <_printf_float+0x238>
 801246a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801246c:	2b00      	cmp	r3, #0
 801246e:	dc39      	bgt.n	80124e4 <_printf_float+0x2e0>
 8012470:	4a1b      	ldr	r2, [pc, #108]	@ (80124e0 <_printf_float+0x2dc>)
 8012472:	2301      	movs	r3, #1
 8012474:	4631      	mov	r1, r6
 8012476:	4628      	mov	r0, r5
 8012478:	47b8      	blx	r7
 801247a:	3001      	adds	r0, #1
 801247c:	f43f af1d 	beq.w	80122ba <_printf_float+0xb6>
 8012480:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012484:	ea59 0303 	orrs.w	r3, r9, r3
 8012488:	d102      	bne.n	8012490 <_printf_float+0x28c>
 801248a:	6823      	ldr	r3, [r4, #0]
 801248c:	07d9      	lsls	r1, r3, #31
 801248e:	d5d7      	bpl.n	8012440 <_printf_float+0x23c>
 8012490:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012494:	4631      	mov	r1, r6
 8012496:	4628      	mov	r0, r5
 8012498:	47b8      	blx	r7
 801249a:	3001      	adds	r0, #1
 801249c:	f43f af0d 	beq.w	80122ba <_printf_float+0xb6>
 80124a0:	f04f 0a00 	mov.w	sl, #0
 80124a4:	f104 0b1a 	add.w	fp, r4, #26
 80124a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80124aa:	425b      	negs	r3, r3
 80124ac:	4553      	cmp	r3, sl
 80124ae:	dc01      	bgt.n	80124b4 <_printf_float+0x2b0>
 80124b0:	464b      	mov	r3, r9
 80124b2:	e793      	b.n	80123dc <_printf_float+0x1d8>
 80124b4:	2301      	movs	r3, #1
 80124b6:	465a      	mov	r2, fp
 80124b8:	4631      	mov	r1, r6
 80124ba:	4628      	mov	r0, r5
 80124bc:	47b8      	blx	r7
 80124be:	3001      	adds	r0, #1
 80124c0:	f43f aefb 	beq.w	80122ba <_printf_float+0xb6>
 80124c4:	f10a 0a01 	add.w	sl, sl, #1
 80124c8:	e7ee      	b.n	80124a8 <_printf_float+0x2a4>
 80124ca:	bf00      	nop
 80124cc:	7fefffff 	.word	0x7fefffff
 80124d0:	08016b40 	.word	0x08016b40
 80124d4:	08016b3c 	.word	0x08016b3c
 80124d8:	08016b48 	.word	0x08016b48
 80124dc:	08016b44 	.word	0x08016b44
 80124e0:	08016b4c 	.word	0x08016b4c
 80124e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80124e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80124ea:	4553      	cmp	r3, sl
 80124ec:	bfa8      	it	ge
 80124ee:	4653      	movge	r3, sl
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	4699      	mov	r9, r3
 80124f4:	dc36      	bgt.n	8012564 <_printf_float+0x360>
 80124f6:	f04f 0b00 	mov.w	fp, #0
 80124fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80124fe:	f104 021a 	add.w	r2, r4, #26
 8012502:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012504:	9306      	str	r3, [sp, #24]
 8012506:	eba3 0309 	sub.w	r3, r3, r9
 801250a:	455b      	cmp	r3, fp
 801250c:	dc31      	bgt.n	8012572 <_printf_float+0x36e>
 801250e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012510:	459a      	cmp	sl, r3
 8012512:	dc3a      	bgt.n	801258a <_printf_float+0x386>
 8012514:	6823      	ldr	r3, [r4, #0]
 8012516:	07da      	lsls	r2, r3, #31
 8012518:	d437      	bmi.n	801258a <_printf_float+0x386>
 801251a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801251c:	ebaa 0903 	sub.w	r9, sl, r3
 8012520:	9b06      	ldr	r3, [sp, #24]
 8012522:	ebaa 0303 	sub.w	r3, sl, r3
 8012526:	4599      	cmp	r9, r3
 8012528:	bfa8      	it	ge
 801252a:	4699      	movge	r9, r3
 801252c:	f1b9 0f00 	cmp.w	r9, #0
 8012530:	dc33      	bgt.n	801259a <_printf_float+0x396>
 8012532:	f04f 0800 	mov.w	r8, #0
 8012536:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801253a:	f104 0b1a 	add.w	fp, r4, #26
 801253e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012540:	ebaa 0303 	sub.w	r3, sl, r3
 8012544:	eba3 0309 	sub.w	r3, r3, r9
 8012548:	4543      	cmp	r3, r8
 801254a:	f77f af79 	ble.w	8012440 <_printf_float+0x23c>
 801254e:	2301      	movs	r3, #1
 8012550:	465a      	mov	r2, fp
 8012552:	4631      	mov	r1, r6
 8012554:	4628      	mov	r0, r5
 8012556:	47b8      	blx	r7
 8012558:	3001      	adds	r0, #1
 801255a:	f43f aeae 	beq.w	80122ba <_printf_float+0xb6>
 801255e:	f108 0801 	add.w	r8, r8, #1
 8012562:	e7ec      	b.n	801253e <_printf_float+0x33a>
 8012564:	4642      	mov	r2, r8
 8012566:	4631      	mov	r1, r6
 8012568:	4628      	mov	r0, r5
 801256a:	47b8      	blx	r7
 801256c:	3001      	adds	r0, #1
 801256e:	d1c2      	bne.n	80124f6 <_printf_float+0x2f2>
 8012570:	e6a3      	b.n	80122ba <_printf_float+0xb6>
 8012572:	2301      	movs	r3, #1
 8012574:	4631      	mov	r1, r6
 8012576:	4628      	mov	r0, r5
 8012578:	9206      	str	r2, [sp, #24]
 801257a:	47b8      	blx	r7
 801257c:	3001      	adds	r0, #1
 801257e:	f43f ae9c 	beq.w	80122ba <_printf_float+0xb6>
 8012582:	9a06      	ldr	r2, [sp, #24]
 8012584:	f10b 0b01 	add.w	fp, fp, #1
 8012588:	e7bb      	b.n	8012502 <_printf_float+0x2fe>
 801258a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801258e:	4631      	mov	r1, r6
 8012590:	4628      	mov	r0, r5
 8012592:	47b8      	blx	r7
 8012594:	3001      	adds	r0, #1
 8012596:	d1c0      	bne.n	801251a <_printf_float+0x316>
 8012598:	e68f      	b.n	80122ba <_printf_float+0xb6>
 801259a:	9a06      	ldr	r2, [sp, #24]
 801259c:	464b      	mov	r3, r9
 801259e:	4442      	add	r2, r8
 80125a0:	4631      	mov	r1, r6
 80125a2:	4628      	mov	r0, r5
 80125a4:	47b8      	blx	r7
 80125a6:	3001      	adds	r0, #1
 80125a8:	d1c3      	bne.n	8012532 <_printf_float+0x32e>
 80125aa:	e686      	b.n	80122ba <_printf_float+0xb6>
 80125ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80125b0:	f1ba 0f01 	cmp.w	sl, #1
 80125b4:	dc01      	bgt.n	80125ba <_printf_float+0x3b6>
 80125b6:	07db      	lsls	r3, r3, #31
 80125b8:	d536      	bpl.n	8012628 <_printf_float+0x424>
 80125ba:	2301      	movs	r3, #1
 80125bc:	4642      	mov	r2, r8
 80125be:	4631      	mov	r1, r6
 80125c0:	4628      	mov	r0, r5
 80125c2:	47b8      	blx	r7
 80125c4:	3001      	adds	r0, #1
 80125c6:	f43f ae78 	beq.w	80122ba <_printf_float+0xb6>
 80125ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80125ce:	4631      	mov	r1, r6
 80125d0:	4628      	mov	r0, r5
 80125d2:	47b8      	blx	r7
 80125d4:	3001      	adds	r0, #1
 80125d6:	f43f ae70 	beq.w	80122ba <_printf_float+0xb6>
 80125da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80125de:	2200      	movs	r2, #0
 80125e0:	2300      	movs	r3, #0
 80125e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80125e6:	f7ee fa97 	bl	8000b18 <__aeabi_dcmpeq>
 80125ea:	b9c0      	cbnz	r0, 801261e <_printf_float+0x41a>
 80125ec:	4653      	mov	r3, sl
 80125ee:	f108 0201 	add.w	r2, r8, #1
 80125f2:	4631      	mov	r1, r6
 80125f4:	4628      	mov	r0, r5
 80125f6:	47b8      	blx	r7
 80125f8:	3001      	adds	r0, #1
 80125fa:	d10c      	bne.n	8012616 <_printf_float+0x412>
 80125fc:	e65d      	b.n	80122ba <_printf_float+0xb6>
 80125fe:	2301      	movs	r3, #1
 8012600:	465a      	mov	r2, fp
 8012602:	4631      	mov	r1, r6
 8012604:	4628      	mov	r0, r5
 8012606:	47b8      	blx	r7
 8012608:	3001      	adds	r0, #1
 801260a:	f43f ae56 	beq.w	80122ba <_printf_float+0xb6>
 801260e:	f108 0801 	add.w	r8, r8, #1
 8012612:	45d0      	cmp	r8, sl
 8012614:	dbf3      	blt.n	80125fe <_printf_float+0x3fa>
 8012616:	464b      	mov	r3, r9
 8012618:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801261c:	e6df      	b.n	80123de <_printf_float+0x1da>
 801261e:	f04f 0800 	mov.w	r8, #0
 8012622:	f104 0b1a 	add.w	fp, r4, #26
 8012626:	e7f4      	b.n	8012612 <_printf_float+0x40e>
 8012628:	2301      	movs	r3, #1
 801262a:	4642      	mov	r2, r8
 801262c:	e7e1      	b.n	80125f2 <_printf_float+0x3ee>
 801262e:	2301      	movs	r3, #1
 8012630:	464a      	mov	r2, r9
 8012632:	4631      	mov	r1, r6
 8012634:	4628      	mov	r0, r5
 8012636:	47b8      	blx	r7
 8012638:	3001      	adds	r0, #1
 801263a:	f43f ae3e 	beq.w	80122ba <_printf_float+0xb6>
 801263e:	f108 0801 	add.w	r8, r8, #1
 8012642:	68e3      	ldr	r3, [r4, #12]
 8012644:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012646:	1a5b      	subs	r3, r3, r1
 8012648:	4543      	cmp	r3, r8
 801264a:	dcf0      	bgt.n	801262e <_printf_float+0x42a>
 801264c:	e6fc      	b.n	8012448 <_printf_float+0x244>
 801264e:	f04f 0800 	mov.w	r8, #0
 8012652:	f104 0919 	add.w	r9, r4, #25
 8012656:	e7f4      	b.n	8012642 <_printf_float+0x43e>

08012658 <_printf_common>:
 8012658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801265c:	4616      	mov	r6, r2
 801265e:	4698      	mov	r8, r3
 8012660:	688a      	ldr	r2, [r1, #8]
 8012662:	690b      	ldr	r3, [r1, #16]
 8012664:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012668:	4293      	cmp	r3, r2
 801266a:	bfb8      	it	lt
 801266c:	4613      	movlt	r3, r2
 801266e:	6033      	str	r3, [r6, #0]
 8012670:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012674:	4607      	mov	r7, r0
 8012676:	460c      	mov	r4, r1
 8012678:	b10a      	cbz	r2, 801267e <_printf_common+0x26>
 801267a:	3301      	adds	r3, #1
 801267c:	6033      	str	r3, [r6, #0]
 801267e:	6823      	ldr	r3, [r4, #0]
 8012680:	0699      	lsls	r1, r3, #26
 8012682:	bf42      	ittt	mi
 8012684:	6833      	ldrmi	r3, [r6, #0]
 8012686:	3302      	addmi	r3, #2
 8012688:	6033      	strmi	r3, [r6, #0]
 801268a:	6825      	ldr	r5, [r4, #0]
 801268c:	f015 0506 	ands.w	r5, r5, #6
 8012690:	d106      	bne.n	80126a0 <_printf_common+0x48>
 8012692:	f104 0a19 	add.w	sl, r4, #25
 8012696:	68e3      	ldr	r3, [r4, #12]
 8012698:	6832      	ldr	r2, [r6, #0]
 801269a:	1a9b      	subs	r3, r3, r2
 801269c:	42ab      	cmp	r3, r5
 801269e:	dc26      	bgt.n	80126ee <_printf_common+0x96>
 80126a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80126a4:	6822      	ldr	r2, [r4, #0]
 80126a6:	3b00      	subs	r3, #0
 80126a8:	bf18      	it	ne
 80126aa:	2301      	movne	r3, #1
 80126ac:	0692      	lsls	r2, r2, #26
 80126ae:	d42b      	bmi.n	8012708 <_printf_common+0xb0>
 80126b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80126b4:	4641      	mov	r1, r8
 80126b6:	4638      	mov	r0, r7
 80126b8:	47c8      	blx	r9
 80126ba:	3001      	adds	r0, #1
 80126bc:	d01e      	beq.n	80126fc <_printf_common+0xa4>
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	6922      	ldr	r2, [r4, #16]
 80126c2:	f003 0306 	and.w	r3, r3, #6
 80126c6:	2b04      	cmp	r3, #4
 80126c8:	bf02      	ittt	eq
 80126ca:	68e5      	ldreq	r5, [r4, #12]
 80126cc:	6833      	ldreq	r3, [r6, #0]
 80126ce:	1aed      	subeq	r5, r5, r3
 80126d0:	68a3      	ldr	r3, [r4, #8]
 80126d2:	bf0c      	ite	eq
 80126d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80126d8:	2500      	movne	r5, #0
 80126da:	4293      	cmp	r3, r2
 80126dc:	bfc4      	itt	gt
 80126de:	1a9b      	subgt	r3, r3, r2
 80126e0:	18ed      	addgt	r5, r5, r3
 80126e2:	2600      	movs	r6, #0
 80126e4:	341a      	adds	r4, #26
 80126e6:	42b5      	cmp	r5, r6
 80126e8:	d11a      	bne.n	8012720 <_printf_common+0xc8>
 80126ea:	2000      	movs	r0, #0
 80126ec:	e008      	b.n	8012700 <_printf_common+0xa8>
 80126ee:	2301      	movs	r3, #1
 80126f0:	4652      	mov	r2, sl
 80126f2:	4641      	mov	r1, r8
 80126f4:	4638      	mov	r0, r7
 80126f6:	47c8      	blx	r9
 80126f8:	3001      	adds	r0, #1
 80126fa:	d103      	bne.n	8012704 <_printf_common+0xac>
 80126fc:	f04f 30ff 	mov.w	r0, #4294967295
 8012700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012704:	3501      	adds	r5, #1
 8012706:	e7c6      	b.n	8012696 <_printf_common+0x3e>
 8012708:	18e1      	adds	r1, r4, r3
 801270a:	1c5a      	adds	r2, r3, #1
 801270c:	2030      	movs	r0, #48	@ 0x30
 801270e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012712:	4422      	add	r2, r4
 8012714:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012718:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801271c:	3302      	adds	r3, #2
 801271e:	e7c7      	b.n	80126b0 <_printf_common+0x58>
 8012720:	2301      	movs	r3, #1
 8012722:	4622      	mov	r2, r4
 8012724:	4641      	mov	r1, r8
 8012726:	4638      	mov	r0, r7
 8012728:	47c8      	blx	r9
 801272a:	3001      	adds	r0, #1
 801272c:	d0e6      	beq.n	80126fc <_printf_common+0xa4>
 801272e:	3601      	adds	r6, #1
 8012730:	e7d9      	b.n	80126e6 <_printf_common+0x8e>
	...

08012734 <_printf_i>:
 8012734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012738:	7e0f      	ldrb	r7, [r1, #24]
 801273a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801273c:	2f78      	cmp	r7, #120	@ 0x78
 801273e:	4691      	mov	r9, r2
 8012740:	4680      	mov	r8, r0
 8012742:	460c      	mov	r4, r1
 8012744:	469a      	mov	sl, r3
 8012746:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801274a:	d807      	bhi.n	801275c <_printf_i+0x28>
 801274c:	2f62      	cmp	r7, #98	@ 0x62
 801274e:	d80a      	bhi.n	8012766 <_printf_i+0x32>
 8012750:	2f00      	cmp	r7, #0
 8012752:	f000 80d1 	beq.w	80128f8 <_printf_i+0x1c4>
 8012756:	2f58      	cmp	r7, #88	@ 0x58
 8012758:	f000 80b8 	beq.w	80128cc <_printf_i+0x198>
 801275c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012760:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012764:	e03a      	b.n	80127dc <_printf_i+0xa8>
 8012766:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801276a:	2b15      	cmp	r3, #21
 801276c:	d8f6      	bhi.n	801275c <_printf_i+0x28>
 801276e:	a101      	add	r1, pc, #4	@ (adr r1, 8012774 <_printf_i+0x40>)
 8012770:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012774:	080127cd 	.word	0x080127cd
 8012778:	080127e1 	.word	0x080127e1
 801277c:	0801275d 	.word	0x0801275d
 8012780:	0801275d 	.word	0x0801275d
 8012784:	0801275d 	.word	0x0801275d
 8012788:	0801275d 	.word	0x0801275d
 801278c:	080127e1 	.word	0x080127e1
 8012790:	0801275d 	.word	0x0801275d
 8012794:	0801275d 	.word	0x0801275d
 8012798:	0801275d 	.word	0x0801275d
 801279c:	0801275d 	.word	0x0801275d
 80127a0:	080128df 	.word	0x080128df
 80127a4:	0801280b 	.word	0x0801280b
 80127a8:	08012899 	.word	0x08012899
 80127ac:	0801275d 	.word	0x0801275d
 80127b0:	0801275d 	.word	0x0801275d
 80127b4:	08012901 	.word	0x08012901
 80127b8:	0801275d 	.word	0x0801275d
 80127bc:	0801280b 	.word	0x0801280b
 80127c0:	0801275d 	.word	0x0801275d
 80127c4:	0801275d 	.word	0x0801275d
 80127c8:	080128a1 	.word	0x080128a1
 80127cc:	6833      	ldr	r3, [r6, #0]
 80127ce:	1d1a      	adds	r2, r3, #4
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	6032      	str	r2, [r6, #0]
 80127d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80127d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80127dc:	2301      	movs	r3, #1
 80127de:	e09c      	b.n	801291a <_printf_i+0x1e6>
 80127e0:	6833      	ldr	r3, [r6, #0]
 80127e2:	6820      	ldr	r0, [r4, #0]
 80127e4:	1d19      	adds	r1, r3, #4
 80127e6:	6031      	str	r1, [r6, #0]
 80127e8:	0606      	lsls	r6, r0, #24
 80127ea:	d501      	bpl.n	80127f0 <_printf_i+0xbc>
 80127ec:	681d      	ldr	r5, [r3, #0]
 80127ee:	e003      	b.n	80127f8 <_printf_i+0xc4>
 80127f0:	0645      	lsls	r5, r0, #25
 80127f2:	d5fb      	bpl.n	80127ec <_printf_i+0xb8>
 80127f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80127f8:	2d00      	cmp	r5, #0
 80127fa:	da03      	bge.n	8012804 <_printf_i+0xd0>
 80127fc:	232d      	movs	r3, #45	@ 0x2d
 80127fe:	426d      	negs	r5, r5
 8012800:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012804:	4858      	ldr	r0, [pc, #352]	@ (8012968 <_printf_i+0x234>)
 8012806:	230a      	movs	r3, #10
 8012808:	e011      	b.n	801282e <_printf_i+0xfa>
 801280a:	6821      	ldr	r1, [r4, #0]
 801280c:	6833      	ldr	r3, [r6, #0]
 801280e:	0608      	lsls	r0, r1, #24
 8012810:	f853 5b04 	ldr.w	r5, [r3], #4
 8012814:	d402      	bmi.n	801281c <_printf_i+0xe8>
 8012816:	0649      	lsls	r1, r1, #25
 8012818:	bf48      	it	mi
 801281a:	b2ad      	uxthmi	r5, r5
 801281c:	2f6f      	cmp	r7, #111	@ 0x6f
 801281e:	4852      	ldr	r0, [pc, #328]	@ (8012968 <_printf_i+0x234>)
 8012820:	6033      	str	r3, [r6, #0]
 8012822:	bf14      	ite	ne
 8012824:	230a      	movne	r3, #10
 8012826:	2308      	moveq	r3, #8
 8012828:	2100      	movs	r1, #0
 801282a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801282e:	6866      	ldr	r6, [r4, #4]
 8012830:	60a6      	str	r6, [r4, #8]
 8012832:	2e00      	cmp	r6, #0
 8012834:	db05      	blt.n	8012842 <_printf_i+0x10e>
 8012836:	6821      	ldr	r1, [r4, #0]
 8012838:	432e      	orrs	r6, r5
 801283a:	f021 0104 	bic.w	r1, r1, #4
 801283e:	6021      	str	r1, [r4, #0]
 8012840:	d04b      	beq.n	80128da <_printf_i+0x1a6>
 8012842:	4616      	mov	r6, r2
 8012844:	fbb5 f1f3 	udiv	r1, r5, r3
 8012848:	fb03 5711 	mls	r7, r3, r1, r5
 801284c:	5dc7      	ldrb	r7, [r0, r7]
 801284e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012852:	462f      	mov	r7, r5
 8012854:	42bb      	cmp	r3, r7
 8012856:	460d      	mov	r5, r1
 8012858:	d9f4      	bls.n	8012844 <_printf_i+0x110>
 801285a:	2b08      	cmp	r3, #8
 801285c:	d10b      	bne.n	8012876 <_printf_i+0x142>
 801285e:	6823      	ldr	r3, [r4, #0]
 8012860:	07df      	lsls	r7, r3, #31
 8012862:	d508      	bpl.n	8012876 <_printf_i+0x142>
 8012864:	6923      	ldr	r3, [r4, #16]
 8012866:	6861      	ldr	r1, [r4, #4]
 8012868:	4299      	cmp	r1, r3
 801286a:	bfde      	ittt	le
 801286c:	2330      	movle	r3, #48	@ 0x30
 801286e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012872:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012876:	1b92      	subs	r2, r2, r6
 8012878:	6122      	str	r2, [r4, #16]
 801287a:	f8cd a000 	str.w	sl, [sp]
 801287e:	464b      	mov	r3, r9
 8012880:	aa03      	add	r2, sp, #12
 8012882:	4621      	mov	r1, r4
 8012884:	4640      	mov	r0, r8
 8012886:	f7ff fee7 	bl	8012658 <_printf_common>
 801288a:	3001      	adds	r0, #1
 801288c:	d14a      	bne.n	8012924 <_printf_i+0x1f0>
 801288e:	f04f 30ff 	mov.w	r0, #4294967295
 8012892:	b004      	add	sp, #16
 8012894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012898:	6823      	ldr	r3, [r4, #0]
 801289a:	f043 0320 	orr.w	r3, r3, #32
 801289e:	6023      	str	r3, [r4, #0]
 80128a0:	4832      	ldr	r0, [pc, #200]	@ (801296c <_printf_i+0x238>)
 80128a2:	2778      	movs	r7, #120	@ 0x78
 80128a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80128a8:	6823      	ldr	r3, [r4, #0]
 80128aa:	6831      	ldr	r1, [r6, #0]
 80128ac:	061f      	lsls	r7, r3, #24
 80128ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80128b2:	d402      	bmi.n	80128ba <_printf_i+0x186>
 80128b4:	065f      	lsls	r7, r3, #25
 80128b6:	bf48      	it	mi
 80128b8:	b2ad      	uxthmi	r5, r5
 80128ba:	6031      	str	r1, [r6, #0]
 80128bc:	07d9      	lsls	r1, r3, #31
 80128be:	bf44      	itt	mi
 80128c0:	f043 0320 	orrmi.w	r3, r3, #32
 80128c4:	6023      	strmi	r3, [r4, #0]
 80128c6:	b11d      	cbz	r5, 80128d0 <_printf_i+0x19c>
 80128c8:	2310      	movs	r3, #16
 80128ca:	e7ad      	b.n	8012828 <_printf_i+0xf4>
 80128cc:	4826      	ldr	r0, [pc, #152]	@ (8012968 <_printf_i+0x234>)
 80128ce:	e7e9      	b.n	80128a4 <_printf_i+0x170>
 80128d0:	6823      	ldr	r3, [r4, #0]
 80128d2:	f023 0320 	bic.w	r3, r3, #32
 80128d6:	6023      	str	r3, [r4, #0]
 80128d8:	e7f6      	b.n	80128c8 <_printf_i+0x194>
 80128da:	4616      	mov	r6, r2
 80128dc:	e7bd      	b.n	801285a <_printf_i+0x126>
 80128de:	6833      	ldr	r3, [r6, #0]
 80128e0:	6825      	ldr	r5, [r4, #0]
 80128e2:	6961      	ldr	r1, [r4, #20]
 80128e4:	1d18      	adds	r0, r3, #4
 80128e6:	6030      	str	r0, [r6, #0]
 80128e8:	062e      	lsls	r6, r5, #24
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	d501      	bpl.n	80128f2 <_printf_i+0x1be>
 80128ee:	6019      	str	r1, [r3, #0]
 80128f0:	e002      	b.n	80128f8 <_printf_i+0x1c4>
 80128f2:	0668      	lsls	r0, r5, #25
 80128f4:	d5fb      	bpl.n	80128ee <_printf_i+0x1ba>
 80128f6:	8019      	strh	r1, [r3, #0]
 80128f8:	2300      	movs	r3, #0
 80128fa:	6123      	str	r3, [r4, #16]
 80128fc:	4616      	mov	r6, r2
 80128fe:	e7bc      	b.n	801287a <_printf_i+0x146>
 8012900:	6833      	ldr	r3, [r6, #0]
 8012902:	1d1a      	adds	r2, r3, #4
 8012904:	6032      	str	r2, [r6, #0]
 8012906:	681e      	ldr	r6, [r3, #0]
 8012908:	6862      	ldr	r2, [r4, #4]
 801290a:	2100      	movs	r1, #0
 801290c:	4630      	mov	r0, r6
 801290e:	f7ed fc87 	bl	8000220 <memchr>
 8012912:	b108      	cbz	r0, 8012918 <_printf_i+0x1e4>
 8012914:	1b80      	subs	r0, r0, r6
 8012916:	6060      	str	r0, [r4, #4]
 8012918:	6863      	ldr	r3, [r4, #4]
 801291a:	6123      	str	r3, [r4, #16]
 801291c:	2300      	movs	r3, #0
 801291e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012922:	e7aa      	b.n	801287a <_printf_i+0x146>
 8012924:	6923      	ldr	r3, [r4, #16]
 8012926:	4632      	mov	r2, r6
 8012928:	4649      	mov	r1, r9
 801292a:	4640      	mov	r0, r8
 801292c:	47d0      	blx	sl
 801292e:	3001      	adds	r0, #1
 8012930:	d0ad      	beq.n	801288e <_printf_i+0x15a>
 8012932:	6823      	ldr	r3, [r4, #0]
 8012934:	079b      	lsls	r3, r3, #30
 8012936:	d413      	bmi.n	8012960 <_printf_i+0x22c>
 8012938:	68e0      	ldr	r0, [r4, #12]
 801293a:	9b03      	ldr	r3, [sp, #12]
 801293c:	4298      	cmp	r0, r3
 801293e:	bfb8      	it	lt
 8012940:	4618      	movlt	r0, r3
 8012942:	e7a6      	b.n	8012892 <_printf_i+0x15e>
 8012944:	2301      	movs	r3, #1
 8012946:	4632      	mov	r2, r6
 8012948:	4649      	mov	r1, r9
 801294a:	4640      	mov	r0, r8
 801294c:	47d0      	blx	sl
 801294e:	3001      	adds	r0, #1
 8012950:	d09d      	beq.n	801288e <_printf_i+0x15a>
 8012952:	3501      	adds	r5, #1
 8012954:	68e3      	ldr	r3, [r4, #12]
 8012956:	9903      	ldr	r1, [sp, #12]
 8012958:	1a5b      	subs	r3, r3, r1
 801295a:	42ab      	cmp	r3, r5
 801295c:	dcf2      	bgt.n	8012944 <_printf_i+0x210>
 801295e:	e7eb      	b.n	8012938 <_printf_i+0x204>
 8012960:	2500      	movs	r5, #0
 8012962:	f104 0619 	add.w	r6, r4, #25
 8012966:	e7f5      	b.n	8012954 <_printf_i+0x220>
 8012968:	08016b4e 	.word	0x08016b4e
 801296c:	08016b5f 	.word	0x08016b5f

08012970 <std>:
 8012970:	2300      	movs	r3, #0
 8012972:	b510      	push	{r4, lr}
 8012974:	4604      	mov	r4, r0
 8012976:	e9c0 3300 	strd	r3, r3, [r0]
 801297a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801297e:	6083      	str	r3, [r0, #8]
 8012980:	8181      	strh	r1, [r0, #12]
 8012982:	6643      	str	r3, [r0, #100]	@ 0x64
 8012984:	81c2      	strh	r2, [r0, #14]
 8012986:	6183      	str	r3, [r0, #24]
 8012988:	4619      	mov	r1, r3
 801298a:	2208      	movs	r2, #8
 801298c:	305c      	adds	r0, #92	@ 0x5c
 801298e:	f000 f966 	bl	8012c5e <memset>
 8012992:	4b0d      	ldr	r3, [pc, #52]	@ (80129c8 <std+0x58>)
 8012994:	6263      	str	r3, [r4, #36]	@ 0x24
 8012996:	4b0d      	ldr	r3, [pc, #52]	@ (80129cc <std+0x5c>)
 8012998:	62a3      	str	r3, [r4, #40]	@ 0x28
 801299a:	4b0d      	ldr	r3, [pc, #52]	@ (80129d0 <std+0x60>)
 801299c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801299e:	4b0d      	ldr	r3, [pc, #52]	@ (80129d4 <std+0x64>)
 80129a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80129a2:	4b0d      	ldr	r3, [pc, #52]	@ (80129d8 <std+0x68>)
 80129a4:	6224      	str	r4, [r4, #32]
 80129a6:	429c      	cmp	r4, r3
 80129a8:	d006      	beq.n	80129b8 <std+0x48>
 80129aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80129ae:	4294      	cmp	r4, r2
 80129b0:	d002      	beq.n	80129b8 <std+0x48>
 80129b2:	33d0      	adds	r3, #208	@ 0xd0
 80129b4:	429c      	cmp	r4, r3
 80129b6:	d105      	bne.n	80129c4 <std+0x54>
 80129b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80129bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129c0:	f000 b9ca 	b.w	8012d58 <__retarget_lock_init_recursive>
 80129c4:	bd10      	pop	{r4, pc}
 80129c6:	bf00      	nop
 80129c8:	08012ba5 	.word	0x08012ba5
 80129cc:	08012bc7 	.word	0x08012bc7
 80129d0:	08012bff 	.word	0x08012bff
 80129d4:	08012c23 	.word	0x08012c23
 80129d8:	20003608 	.word	0x20003608

080129dc <stdio_exit_handler>:
 80129dc:	4a02      	ldr	r2, [pc, #8]	@ (80129e8 <stdio_exit_handler+0xc>)
 80129de:	4903      	ldr	r1, [pc, #12]	@ (80129ec <stdio_exit_handler+0x10>)
 80129e0:	4803      	ldr	r0, [pc, #12]	@ (80129f0 <stdio_exit_handler+0x14>)
 80129e2:	f000 b869 	b.w	8012ab8 <_fwalk_sglue>
 80129e6:	bf00      	nop
 80129e8:	200001a0 	.word	0x200001a0
 80129ec:	080146dd 	.word	0x080146dd
 80129f0:	200001b0 	.word	0x200001b0

080129f4 <cleanup_stdio>:
 80129f4:	6841      	ldr	r1, [r0, #4]
 80129f6:	4b0c      	ldr	r3, [pc, #48]	@ (8012a28 <cleanup_stdio+0x34>)
 80129f8:	4299      	cmp	r1, r3
 80129fa:	b510      	push	{r4, lr}
 80129fc:	4604      	mov	r4, r0
 80129fe:	d001      	beq.n	8012a04 <cleanup_stdio+0x10>
 8012a00:	f001 fe6c 	bl	80146dc <_fflush_r>
 8012a04:	68a1      	ldr	r1, [r4, #8]
 8012a06:	4b09      	ldr	r3, [pc, #36]	@ (8012a2c <cleanup_stdio+0x38>)
 8012a08:	4299      	cmp	r1, r3
 8012a0a:	d002      	beq.n	8012a12 <cleanup_stdio+0x1e>
 8012a0c:	4620      	mov	r0, r4
 8012a0e:	f001 fe65 	bl	80146dc <_fflush_r>
 8012a12:	68e1      	ldr	r1, [r4, #12]
 8012a14:	4b06      	ldr	r3, [pc, #24]	@ (8012a30 <cleanup_stdio+0x3c>)
 8012a16:	4299      	cmp	r1, r3
 8012a18:	d004      	beq.n	8012a24 <cleanup_stdio+0x30>
 8012a1a:	4620      	mov	r0, r4
 8012a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a20:	f001 be5c 	b.w	80146dc <_fflush_r>
 8012a24:	bd10      	pop	{r4, pc}
 8012a26:	bf00      	nop
 8012a28:	20003608 	.word	0x20003608
 8012a2c:	20003670 	.word	0x20003670
 8012a30:	200036d8 	.word	0x200036d8

08012a34 <global_stdio_init.part.0>:
 8012a34:	b510      	push	{r4, lr}
 8012a36:	4b0b      	ldr	r3, [pc, #44]	@ (8012a64 <global_stdio_init.part.0+0x30>)
 8012a38:	4c0b      	ldr	r4, [pc, #44]	@ (8012a68 <global_stdio_init.part.0+0x34>)
 8012a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8012a6c <global_stdio_init.part.0+0x38>)
 8012a3c:	601a      	str	r2, [r3, #0]
 8012a3e:	4620      	mov	r0, r4
 8012a40:	2200      	movs	r2, #0
 8012a42:	2104      	movs	r1, #4
 8012a44:	f7ff ff94 	bl	8012970 <std>
 8012a48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012a4c:	2201      	movs	r2, #1
 8012a4e:	2109      	movs	r1, #9
 8012a50:	f7ff ff8e 	bl	8012970 <std>
 8012a54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012a58:	2202      	movs	r2, #2
 8012a5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a5e:	2112      	movs	r1, #18
 8012a60:	f7ff bf86 	b.w	8012970 <std>
 8012a64:	20003740 	.word	0x20003740
 8012a68:	20003608 	.word	0x20003608
 8012a6c:	080129dd 	.word	0x080129dd

08012a70 <__sfp_lock_acquire>:
 8012a70:	4801      	ldr	r0, [pc, #4]	@ (8012a78 <__sfp_lock_acquire+0x8>)
 8012a72:	f000 b972 	b.w	8012d5a <__retarget_lock_acquire_recursive>
 8012a76:	bf00      	nop
 8012a78:	20003749 	.word	0x20003749

08012a7c <__sfp_lock_release>:
 8012a7c:	4801      	ldr	r0, [pc, #4]	@ (8012a84 <__sfp_lock_release+0x8>)
 8012a7e:	f000 b96d 	b.w	8012d5c <__retarget_lock_release_recursive>
 8012a82:	bf00      	nop
 8012a84:	20003749 	.word	0x20003749

08012a88 <__sinit>:
 8012a88:	b510      	push	{r4, lr}
 8012a8a:	4604      	mov	r4, r0
 8012a8c:	f7ff fff0 	bl	8012a70 <__sfp_lock_acquire>
 8012a90:	6a23      	ldr	r3, [r4, #32]
 8012a92:	b11b      	cbz	r3, 8012a9c <__sinit+0x14>
 8012a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a98:	f7ff bff0 	b.w	8012a7c <__sfp_lock_release>
 8012a9c:	4b04      	ldr	r3, [pc, #16]	@ (8012ab0 <__sinit+0x28>)
 8012a9e:	6223      	str	r3, [r4, #32]
 8012aa0:	4b04      	ldr	r3, [pc, #16]	@ (8012ab4 <__sinit+0x2c>)
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d1f5      	bne.n	8012a94 <__sinit+0xc>
 8012aa8:	f7ff ffc4 	bl	8012a34 <global_stdio_init.part.0>
 8012aac:	e7f2      	b.n	8012a94 <__sinit+0xc>
 8012aae:	bf00      	nop
 8012ab0:	080129f5 	.word	0x080129f5
 8012ab4:	20003740 	.word	0x20003740

08012ab8 <_fwalk_sglue>:
 8012ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012abc:	4607      	mov	r7, r0
 8012abe:	4688      	mov	r8, r1
 8012ac0:	4614      	mov	r4, r2
 8012ac2:	2600      	movs	r6, #0
 8012ac4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012ac8:	f1b9 0901 	subs.w	r9, r9, #1
 8012acc:	d505      	bpl.n	8012ada <_fwalk_sglue+0x22>
 8012ace:	6824      	ldr	r4, [r4, #0]
 8012ad0:	2c00      	cmp	r4, #0
 8012ad2:	d1f7      	bne.n	8012ac4 <_fwalk_sglue+0xc>
 8012ad4:	4630      	mov	r0, r6
 8012ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ada:	89ab      	ldrh	r3, [r5, #12]
 8012adc:	2b01      	cmp	r3, #1
 8012ade:	d907      	bls.n	8012af0 <_fwalk_sglue+0x38>
 8012ae0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012ae4:	3301      	adds	r3, #1
 8012ae6:	d003      	beq.n	8012af0 <_fwalk_sglue+0x38>
 8012ae8:	4629      	mov	r1, r5
 8012aea:	4638      	mov	r0, r7
 8012aec:	47c0      	blx	r8
 8012aee:	4306      	orrs	r6, r0
 8012af0:	3568      	adds	r5, #104	@ 0x68
 8012af2:	e7e9      	b.n	8012ac8 <_fwalk_sglue+0x10>

08012af4 <sniprintf>:
 8012af4:	b40c      	push	{r2, r3}
 8012af6:	b530      	push	{r4, r5, lr}
 8012af8:	4b18      	ldr	r3, [pc, #96]	@ (8012b5c <sniprintf+0x68>)
 8012afa:	1e0c      	subs	r4, r1, #0
 8012afc:	681d      	ldr	r5, [r3, #0]
 8012afe:	b09d      	sub	sp, #116	@ 0x74
 8012b00:	da08      	bge.n	8012b14 <sniprintf+0x20>
 8012b02:	238b      	movs	r3, #139	@ 0x8b
 8012b04:	602b      	str	r3, [r5, #0]
 8012b06:	f04f 30ff 	mov.w	r0, #4294967295
 8012b0a:	b01d      	add	sp, #116	@ 0x74
 8012b0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012b10:	b002      	add	sp, #8
 8012b12:	4770      	bx	lr
 8012b14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012b18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012b1c:	f04f 0300 	mov.w	r3, #0
 8012b20:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012b22:	bf14      	ite	ne
 8012b24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012b28:	4623      	moveq	r3, r4
 8012b2a:	9304      	str	r3, [sp, #16]
 8012b2c:	9307      	str	r3, [sp, #28]
 8012b2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012b32:	9002      	str	r0, [sp, #8]
 8012b34:	9006      	str	r0, [sp, #24]
 8012b36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012b3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012b3c:	ab21      	add	r3, sp, #132	@ 0x84
 8012b3e:	a902      	add	r1, sp, #8
 8012b40:	4628      	mov	r0, r5
 8012b42:	9301      	str	r3, [sp, #4]
 8012b44:	f001 fc4a 	bl	80143dc <_svfiprintf_r>
 8012b48:	1c43      	adds	r3, r0, #1
 8012b4a:	bfbc      	itt	lt
 8012b4c:	238b      	movlt	r3, #139	@ 0x8b
 8012b4e:	602b      	strlt	r3, [r5, #0]
 8012b50:	2c00      	cmp	r4, #0
 8012b52:	d0da      	beq.n	8012b0a <sniprintf+0x16>
 8012b54:	9b02      	ldr	r3, [sp, #8]
 8012b56:	2200      	movs	r2, #0
 8012b58:	701a      	strb	r2, [r3, #0]
 8012b5a:	e7d6      	b.n	8012b0a <sniprintf+0x16>
 8012b5c:	200001ac 	.word	0x200001ac

08012b60 <siprintf>:
 8012b60:	b40e      	push	{r1, r2, r3}
 8012b62:	b510      	push	{r4, lr}
 8012b64:	b09d      	sub	sp, #116	@ 0x74
 8012b66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012b68:	9002      	str	r0, [sp, #8]
 8012b6a:	9006      	str	r0, [sp, #24]
 8012b6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012b70:	480a      	ldr	r0, [pc, #40]	@ (8012b9c <siprintf+0x3c>)
 8012b72:	9107      	str	r1, [sp, #28]
 8012b74:	9104      	str	r1, [sp, #16]
 8012b76:	490a      	ldr	r1, [pc, #40]	@ (8012ba0 <siprintf+0x40>)
 8012b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b7c:	9105      	str	r1, [sp, #20]
 8012b7e:	2400      	movs	r4, #0
 8012b80:	a902      	add	r1, sp, #8
 8012b82:	6800      	ldr	r0, [r0, #0]
 8012b84:	9301      	str	r3, [sp, #4]
 8012b86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012b88:	f001 fc28 	bl	80143dc <_svfiprintf_r>
 8012b8c:	9b02      	ldr	r3, [sp, #8]
 8012b8e:	701c      	strb	r4, [r3, #0]
 8012b90:	b01d      	add	sp, #116	@ 0x74
 8012b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b96:	b003      	add	sp, #12
 8012b98:	4770      	bx	lr
 8012b9a:	bf00      	nop
 8012b9c:	200001ac 	.word	0x200001ac
 8012ba0:	ffff0208 	.word	0xffff0208

08012ba4 <__sread>:
 8012ba4:	b510      	push	{r4, lr}
 8012ba6:	460c      	mov	r4, r1
 8012ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bac:	f000 f886 	bl	8012cbc <_read_r>
 8012bb0:	2800      	cmp	r0, #0
 8012bb2:	bfab      	itete	ge
 8012bb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012bb6:	89a3      	ldrhlt	r3, [r4, #12]
 8012bb8:	181b      	addge	r3, r3, r0
 8012bba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012bbe:	bfac      	ite	ge
 8012bc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012bc2:	81a3      	strhlt	r3, [r4, #12]
 8012bc4:	bd10      	pop	{r4, pc}

08012bc6 <__swrite>:
 8012bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bca:	461f      	mov	r7, r3
 8012bcc:	898b      	ldrh	r3, [r1, #12]
 8012bce:	05db      	lsls	r3, r3, #23
 8012bd0:	4605      	mov	r5, r0
 8012bd2:	460c      	mov	r4, r1
 8012bd4:	4616      	mov	r6, r2
 8012bd6:	d505      	bpl.n	8012be4 <__swrite+0x1e>
 8012bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bdc:	2302      	movs	r3, #2
 8012bde:	2200      	movs	r2, #0
 8012be0:	f000 f85a 	bl	8012c98 <_lseek_r>
 8012be4:	89a3      	ldrh	r3, [r4, #12]
 8012be6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012bea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012bee:	81a3      	strh	r3, [r4, #12]
 8012bf0:	4632      	mov	r2, r6
 8012bf2:	463b      	mov	r3, r7
 8012bf4:	4628      	mov	r0, r5
 8012bf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bfa:	f000 b871 	b.w	8012ce0 <_write_r>

08012bfe <__sseek>:
 8012bfe:	b510      	push	{r4, lr}
 8012c00:	460c      	mov	r4, r1
 8012c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c06:	f000 f847 	bl	8012c98 <_lseek_r>
 8012c0a:	1c43      	adds	r3, r0, #1
 8012c0c:	89a3      	ldrh	r3, [r4, #12]
 8012c0e:	bf15      	itete	ne
 8012c10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c1a:	81a3      	strheq	r3, [r4, #12]
 8012c1c:	bf18      	it	ne
 8012c1e:	81a3      	strhne	r3, [r4, #12]
 8012c20:	bd10      	pop	{r4, pc}

08012c22 <__sclose>:
 8012c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c26:	f000 b827 	b.w	8012c78 <_close_r>

08012c2a <memmove>:
 8012c2a:	4288      	cmp	r0, r1
 8012c2c:	b510      	push	{r4, lr}
 8012c2e:	eb01 0402 	add.w	r4, r1, r2
 8012c32:	d902      	bls.n	8012c3a <memmove+0x10>
 8012c34:	4284      	cmp	r4, r0
 8012c36:	4623      	mov	r3, r4
 8012c38:	d807      	bhi.n	8012c4a <memmove+0x20>
 8012c3a:	1e43      	subs	r3, r0, #1
 8012c3c:	42a1      	cmp	r1, r4
 8012c3e:	d008      	beq.n	8012c52 <memmove+0x28>
 8012c40:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012c44:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012c48:	e7f8      	b.n	8012c3c <memmove+0x12>
 8012c4a:	4402      	add	r2, r0
 8012c4c:	4601      	mov	r1, r0
 8012c4e:	428a      	cmp	r2, r1
 8012c50:	d100      	bne.n	8012c54 <memmove+0x2a>
 8012c52:	bd10      	pop	{r4, pc}
 8012c54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012c58:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012c5c:	e7f7      	b.n	8012c4e <memmove+0x24>

08012c5e <memset>:
 8012c5e:	4402      	add	r2, r0
 8012c60:	4603      	mov	r3, r0
 8012c62:	4293      	cmp	r3, r2
 8012c64:	d100      	bne.n	8012c68 <memset+0xa>
 8012c66:	4770      	bx	lr
 8012c68:	f803 1b01 	strb.w	r1, [r3], #1
 8012c6c:	e7f9      	b.n	8012c62 <memset+0x4>
	...

08012c70 <_localeconv_r>:
 8012c70:	4800      	ldr	r0, [pc, #0]	@ (8012c74 <_localeconv_r+0x4>)
 8012c72:	4770      	bx	lr
 8012c74:	200002ec 	.word	0x200002ec

08012c78 <_close_r>:
 8012c78:	b538      	push	{r3, r4, r5, lr}
 8012c7a:	4d06      	ldr	r5, [pc, #24]	@ (8012c94 <_close_r+0x1c>)
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	4604      	mov	r4, r0
 8012c80:	4608      	mov	r0, r1
 8012c82:	602b      	str	r3, [r5, #0]
 8012c84:	f7f1 f92a 	bl	8003edc <_close>
 8012c88:	1c43      	adds	r3, r0, #1
 8012c8a:	d102      	bne.n	8012c92 <_close_r+0x1a>
 8012c8c:	682b      	ldr	r3, [r5, #0]
 8012c8e:	b103      	cbz	r3, 8012c92 <_close_r+0x1a>
 8012c90:	6023      	str	r3, [r4, #0]
 8012c92:	bd38      	pop	{r3, r4, r5, pc}
 8012c94:	20003744 	.word	0x20003744

08012c98 <_lseek_r>:
 8012c98:	b538      	push	{r3, r4, r5, lr}
 8012c9a:	4d07      	ldr	r5, [pc, #28]	@ (8012cb8 <_lseek_r+0x20>)
 8012c9c:	4604      	mov	r4, r0
 8012c9e:	4608      	mov	r0, r1
 8012ca0:	4611      	mov	r1, r2
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	602a      	str	r2, [r5, #0]
 8012ca6:	461a      	mov	r2, r3
 8012ca8:	f7f1 f93f 	bl	8003f2a <_lseek>
 8012cac:	1c43      	adds	r3, r0, #1
 8012cae:	d102      	bne.n	8012cb6 <_lseek_r+0x1e>
 8012cb0:	682b      	ldr	r3, [r5, #0]
 8012cb2:	b103      	cbz	r3, 8012cb6 <_lseek_r+0x1e>
 8012cb4:	6023      	str	r3, [r4, #0]
 8012cb6:	bd38      	pop	{r3, r4, r5, pc}
 8012cb8:	20003744 	.word	0x20003744

08012cbc <_read_r>:
 8012cbc:	b538      	push	{r3, r4, r5, lr}
 8012cbe:	4d07      	ldr	r5, [pc, #28]	@ (8012cdc <_read_r+0x20>)
 8012cc0:	4604      	mov	r4, r0
 8012cc2:	4608      	mov	r0, r1
 8012cc4:	4611      	mov	r1, r2
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	602a      	str	r2, [r5, #0]
 8012cca:	461a      	mov	r2, r3
 8012ccc:	f7f1 f8cd 	bl	8003e6a <_read>
 8012cd0:	1c43      	adds	r3, r0, #1
 8012cd2:	d102      	bne.n	8012cda <_read_r+0x1e>
 8012cd4:	682b      	ldr	r3, [r5, #0]
 8012cd6:	b103      	cbz	r3, 8012cda <_read_r+0x1e>
 8012cd8:	6023      	str	r3, [r4, #0]
 8012cda:	bd38      	pop	{r3, r4, r5, pc}
 8012cdc:	20003744 	.word	0x20003744

08012ce0 <_write_r>:
 8012ce0:	b538      	push	{r3, r4, r5, lr}
 8012ce2:	4d07      	ldr	r5, [pc, #28]	@ (8012d00 <_write_r+0x20>)
 8012ce4:	4604      	mov	r4, r0
 8012ce6:	4608      	mov	r0, r1
 8012ce8:	4611      	mov	r1, r2
 8012cea:	2200      	movs	r2, #0
 8012cec:	602a      	str	r2, [r5, #0]
 8012cee:	461a      	mov	r2, r3
 8012cf0:	f7f1 f8d8 	bl	8003ea4 <_write>
 8012cf4:	1c43      	adds	r3, r0, #1
 8012cf6:	d102      	bne.n	8012cfe <_write_r+0x1e>
 8012cf8:	682b      	ldr	r3, [r5, #0]
 8012cfa:	b103      	cbz	r3, 8012cfe <_write_r+0x1e>
 8012cfc:	6023      	str	r3, [r4, #0]
 8012cfe:	bd38      	pop	{r3, r4, r5, pc}
 8012d00:	20003744 	.word	0x20003744

08012d04 <__errno>:
 8012d04:	4b01      	ldr	r3, [pc, #4]	@ (8012d0c <__errno+0x8>)
 8012d06:	6818      	ldr	r0, [r3, #0]
 8012d08:	4770      	bx	lr
 8012d0a:	bf00      	nop
 8012d0c:	200001ac 	.word	0x200001ac

08012d10 <__libc_init_array>:
 8012d10:	b570      	push	{r4, r5, r6, lr}
 8012d12:	4d0d      	ldr	r5, [pc, #52]	@ (8012d48 <__libc_init_array+0x38>)
 8012d14:	4c0d      	ldr	r4, [pc, #52]	@ (8012d4c <__libc_init_array+0x3c>)
 8012d16:	1b64      	subs	r4, r4, r5
 8012d18:	10a4      	asrs	r4, r4, #2
 8012d1a:	2600      	movs	r6, #0
 8012d1c:	42a6      	cmp	r6, r4
 8012d1e:	d109      	bne.n	8012d34 <__libc_init_array+0x24>
 8012d20:	4d0b      	ldr	r5, [pc, #44]	@ (8012d50 <__libc_init_array+0x40>)
 8012d22:	4c0c      	ldr	r4, [pc, #48]	@ (8012d54 <__libc_init_array+0x44>)
 8012d24:	f002 f850 	bl	8014dc8 <_init>
 8012d28:	1b64      	subs	r4, r4, r5
 8012d2a:	10a4      	asrs	r4, r4, #2
 8012d2c:	2600      	movs	r6, #0
 8012d2e:	42a6      	cmp	r6, r4
 8012d30:	d105      	bne.n	8012d3e <__libc_init_array+0x2e>
 8012d32:	bd70      	pop	{r4, r5, r6, pc}
 8012d34:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d38:	4798      	blx	r3
 8012d3a:	3601      	adds	r6, #1
 8012d3c:	e7ee      	b.n	8012d1c <__libc_init_array+0xc>
 8012d3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d42:	4798      	blx	r3
 8012d44:	3601      	adds	r6, #1
 8012d46:	e7f2      	b.n	8012d2e <__libc_init_array+0x1e>
 8012d48:	08016ebc 	.word	0x08016ebc
 8012d4c:	08016ebc 	.word	0x08016ebc
 8012d50:	08016ebc 	.word	0x08016ebc
 8012d54:	08016ec0 	.word	0x08016ec0

08012d58 <__retarget_lock_init_recursive>:
 8012d58:	4770      	bx	lr

08012d5a <__retarget_lock_acquire_recursive>:
 8012d5a:	4770      	bx	lr

08012d5c <__retarget_lock_release_recursive>:
 8012d5c:	4770      	bx	lr

08012d5e <memcpy>:
 8012d5e:	440a      	add	r2, r1
 8012d60:	4291      	cmp	r1, r2
 8012d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8012d66:	d100      	bne.n	8012d6a <memcpy+0xc>
 8012d68:	4770      	bx	lr
 8012d6a:	b510      	push	{r4, lr}
 8012d6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d74:	4291      	cmp	r1, r2
 8012d76:	d1f9      	bne.n	8012d6c <memcpy+0xe>
 8012d78:	bd10      	pop	{r4, pc}

08012d7a <quorem>:
 8012d7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d7e:	6903      	ldr	r3, [r0, #16]
 8012d80:	690c      	ldr	r4, [r1, #16]
 8012d82:	42a3      	cmp	r3, r4
 8012d84:	4607      	mov	r7, r0
 8012d86:	db7e      	blt.n	8012e86 <quorem+0x10c>
 8012d88:	3c01      	subs	r4, #1
 8012d8a:	f101 0814 	add.w	r8, r1, #20
 8012d8e:	00a3      	lsls	r3, r4, #2
 8012d90:	f100 0514 	add.w	r5, r0, #20
 8012d94:	9300      	str	r3, [sp, #0]
 8012d96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d9a:	9301      	str	r3, [sp, #4]
 8012d9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012da0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012da4:	3301      	adds	r3, #1
 8012da6:	429a      	cmp	r2, r3
 8012da8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012dac:	fbb2 f6f3 	udiv	r6, r2, r3
 8012db0:	d32e      	bcc.n	8012e10 <quorem+0x96>
 8012db2:	f04f 0a00 	mov.w	sl, #0
 8012db6:	46c4      	mov	ip, r8
 8012db8:	46ae      	mov	lr, r5
 8012dba:	46d3      	mov	fp, sl
 8012dbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012dc0:	b298      	uxth	r0, r3
 8012dc2:	fb06 a000 	mla	r0, r6, r0, sl
 8012dc6:	0c02      	lsrs	r2, r0, #16
 8012dc8:	0c1b      	lsrs	r3, r3, #16
 8012dca:	fb06 2303 	mla	r3, r6, r3, r2
 8012dce:	f8de 2000 	ldr.w	r2, [lr]
 8012dd2:	b280      	uxth	r0, r0
 8012dd4:	b292      	uxth	r2, r2
 8012dd6:	1a12      	subs	r2, r2, r0
 8012dd8:	445a      	add	r2, fp
 8012dda:	f8de 0000 	ldr.w	r0, [lr]
 8012dde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012de2:	b29b      	uxth	r3, r3
 8012de4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012de8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012dec:	b292      	uxth	r2, r2
 8012dee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012df2:	45e1      	cmp	r9, ip
 8012df4:	f84e 2b04 	str.w	r2, [lr], #4
 8012df8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012dfc:	d2de      	bcs.n	8012dbc <quorem+0x42>
 8012dfe:	9b00      	ldr	r3, [sp, #0]
 8012e00:	58eb      	ldr	r3, [r5, r3]
 8012e02:	b92b      	cbnz	r3, 8012e10 <quorem+0x96>
 8012e04:	9b01      	ldr	r3, [sp, #4]
 8012e06:	3b04      	subs	r3, #4
 8012e08:	429d      	cmp	r5, r3
 8012e0a:	461a      	mov	r2, r3
 8012e0c:	d32f      	bcc.n	8012e6e <quorem+0xf4>
 8012e0e:	613c      	str	r4, [r7, #16]
 8012e10:	4638      	mov	r0, r7
 8012e12:	f001 f97f 	bl	8014114 <__mcmp>
 8012e16:	2800      	cmp	r0, #0
 8012e18:	db25      	blt.n	8012e66 <quorem+0xec>
 8012e1a:	4629      	mov	r1, r5
 8012e1c:	2000      	movs	r0, #0
 8012e1e:	f858 2b04 	ldr.w	r2, [r8], #4
 8012e22:	f8d1 c000 	ldr.w	ip, [r1]
 8012e26:	fa1f fe82 	uxth.w	lr, r2
 8012e2a:	fa1f f38c 	uxth.w	r3, ip
 8012e2e:	eba3 030e 	sub.w	r3, r3, lr
 8012e32:	4403      	add	r3, r0
 8012e34:	0c12      	lsrs	r2, r2, #16
 8012e36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012e3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012e3e:	b29b      	uxth	r3, r3
 8012e40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e44:	45c1      	cmp	r9, r8
 8012e46:	f841 3b04 	str.w	r3, [r1], #4
 8012e4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012e4e:	d2e6      	bcs.n	8012e1e <quorem+0xa4>
 8012e50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e58:	b922      	cbnz	r2, 8012e64 <quorem+0xea>
 8012e5a:	3b04      	subs	r3, #4
 8012e5c:	429d      	cmp	r5, r3
 8012e5e:	461a      	mov	r2, r3
 8012e60:	d30b      	bcc.n	8012e7a <quorem+0x100>
 8012e62:	613c      	str	r4, [r7, #16]
 8012e64:	3601      	adds	r6, #1
 8012e66:	4630      	mov	r0, r6
 8012e68:	b003      	add	sp, #12
 8012e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e6e:	6812      	ldr	r2, [r2, #0]
 8012e70:	3b04      	subs	r3, #4
 8012e72:	2a00      	cmp	r2, #0
 8012e74:	d1cb      	bne.n	8012e0e <quorem+0x94>
 8012e76:	3c01      	subs	r4, #1
 8012e78:	e7c6      	b.n	8012e08 <quorem+0x8e>
 8012e7a:	6812      	ldr	r2, [r2, #0]
 8012e7c:	3b04      	subs	r3, #4
 8012e7e:	2a00      	cmp	r2, #0
 8012e80:	d1ef      	bne.n	8012e62 <quorem+0xe8>
 8012e82:	3c01      	subs	r4, #1
 8012e84:	e7ea      	b.n	8012e5c <quorem+0xe2>
 8012e86:	2000      	movs	r0, #0
 8012e88:	e7ee      	b.n	8012e68 <quorem+0xee>
 8012e8a:	0000      	movs	r0, r0
 8012e8c:	0000      	movs	r0, r0
	...

08012e90 <_dtoa_r>:
 8012e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e94:	69c7      	ldr	r7, [r0, #28]
 8012e96:	b097      	sub	sp, #92	@ 0x5c
 8012e98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012e9c:	ec55 4b10 	vmov	r4, r5, d0
 8012ea0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012ea2:	9107      	str	r1, [sp, #28]
 8012ea4:	4681      	mov	r9, r0
 8012ea6:	920c      	str	r2, [sp, #48]	@ 0x30
 8012ea8:	9311      	str	r3, [sp, #68]	@ 0x44
 8012eaa:	b97f      	cbnz	r7, 8012ecc <_dtoa_r+0x3c>
 8012eac:	2010      	movs	r0, #16
 8012eae:	f000 fe09 	bl	8013ac4 <malloc>
 8012eb2:	4602      	mov	r2, r0
 8012eb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8012eb8:	b920      	cbnz	r0, 8012ec4 <_dtoa_r+0x34>
 8012eba:	4ba9      	ldr	r3, [pc, #676]	@ (8013160 <_dtoa_r+0x2d0>)
 8012ebc:	21ef      	movs	r1, #239	@ 0xef
 8012ebe:	48a9      	ldr	r0, [pc, #676]	@ (8013164 <_dtoa_r+0x2d4>)
 8012ec0:	f001 fc44 	bl	801474c <__assert_func>
 8012ec4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012ec8:	6007      	str	r7, [r0, #0]
 8012eca:	60c7      	str	r7, [r0, #12]
 8012ecc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ed0:	6819      	ldr	r1, [r3, #0]
 8012ed2:	b159      	cbz	r1, 8012eec <_dtoa_r+0x5c>
 8012ed4:	685a      	ldr	r2, [r3, #4]
 8012ed6:	604a      	str	r2, [r1, #4]
 8012ed8:	2301      	movs	r3, #1
 8012eda:	4093      	lsls	r3, r2
 8012edc:	608b      	str	r3, [r1, #8]
 8012ede:	4648      	mov	r0, r9
 8012ee0:	f000 fee6 	bl	8013cb0 <_Bfree>
 8012ee4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ee8:	2200      	movs	r2, #0
 8012eea:	601a      	str	r2, [r3, #0]
 8012eec:	1e2b      	subs	r3, r5, #0
 8012eee:	bfb9      	ittee	lt
 8012ef0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012ef4:	9305      	strlt	r3, [sp, #20]
 8012ef6:	2300      	movge	r3, #0
 8012ef8:	6033      	strge	r3, [r6, #0]
 8012efa:	9f05      	ldr	r7, [sp, #20]
 8012efc:	4b9a      	ldr	r3, [pc, #616]	@ (8013168 <_dtoa_r+0x2d8>)
 8012efe:	bfbc      	itt	lt
 8012f00:	2201      	movlt	r2, #1
 8012f02:	6032      	strlt	r2, [r6, #0]
 8012f04:	43bb      	bics	r3, r7
 8012f06:	d112      	bne.n	8012f2e <_dtoa_r+0x9e>
 8012f08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012f0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012f0e:	6013      	str	r3, [r2, #0]
 8012f10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012f14:	4323      	orrs	r3, r4
 8012f16:	f000 855a 	beq.w	80139ce <_dtoa_r+0xb3e>
 8012f1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801317c <_dtoa_r+0x2ec>
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	f000 855c 	beq.w	80139de <_dtoa_r+0xb4e>
 8012f26:	f10a 0303 	add.w	r3, sl, #3
 8012f2a:	f000 bd56 	b.w	80139da <_dtoa_r+0xb4a>
 8012f2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012f32:	2200      	movs	r2, #0
 8012f34:	ec51 0b17 	vmov	r0, r1, d7
 8012f38:	2300      	movs	r3, #0
 8012f3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012f3e:	f7ed fdeb 	bl	8000b18 <__aeabi_dcmpeq>
 8012f42:	4680      	mov	r8, r0
 8012f44:	b158      	cbz	r0, 8012f5e <_dtoa_r+0xce>
 8012f46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012f48:	2301      	movs	r3, #1
 8012f4a:	6013      	str	r3, [r2, #0]
 8012f4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f4e:	b113      	cbz	r3, 8012f56 <_dtoa_r+0xc6>
 8012f50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012f52:	4b86      	ldr	r3, [pc, #536]	@ (801316c <_dtoa_r+0x2dc>)
 8012f54:	6013      	str	r3, [r2, #0]
 8012f56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013180 <_dtoa_r+0x2f0>
 8012f5a:	f000 bd40 	b.w	80139de <_dtoa_r+0xb4e>
 8012f5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012f62:	aa14      	add	r2, sp, #80	@ 0x50
 8012f64:	a915      	add	r1, sp, #84	@ 0x54
 8012f66:	4648      	mov	r0, r9
 8012f68:	f001 f984 	bl	8014274 <__d2b>
 8012f6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012f70:	9002      	str	r0, [sp, #8]
 8012f72:	2e00      	cmp	r6, #0
 8012f74:	d078      	beq.n	8013068 <_dtoa_r+0x1d8>
 8012f76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012f78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012f7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012f84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012f88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012f8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012f90:	4619      	mov	r1, r3
 8012f92:	2200      	movs	r2, #0
 8012f94:	4b76      	ldr	r3, [pc, #472]	@ (8013170 <_dtoa_r+0x2e0>)
 8012f96:	f7ed f99f 	bl	80002d8 <__aeabi_dsub>
 8012f9a:	a36b      	add	r3, pc, #428	@ (adr r3, 8013148 <_dtoa_r+0x2b8>)
 8012f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa0:	f7ed fb52 	bl	8000648 <__aeabi_dmul>
 8012fa4:	a36a      	add	r3, pc, #424	@ (adr r3, 8013150 <_dtoa_r+0x2c0>)
 8012fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012faa:	f7ed f997 	bl	80002dc <__adddf3>
 8012fae:	4604      	mov	r4, r0
 8012fb0:	4630      	mov	r0, r6
 8012fb2:	460d      	mov	r5, r1
 8012fb4:	f7ed fade 	bl	8000574 <__aeabi_i2d>
 8012fb8:	a367      	add	r3, pc, #412	@ (adr r3, 8013158 <_dtoa_r+0x2c8>)
 8012fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fbe:	f7ed fb43 	bl	8000648 <__aeabi_dmul>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	460b      	mov	r3, r1
 8012fc6:	4620      	mov	r0, r4
 8012fc8:	4629      	mov	r1, r5
 8012fca:	f7ed f987 	bl	80002dc <__adddf3>
 8012fce:	4604      	mov	r4, r0
 8012fd0:	460d      	mov	r5, r1
 8012fd2:	f7ed fde9 	bl	8000ba8 <__aeabi_d2iz>
 8012fd6:	2200      	movs	r2, #0
 8012fd8:	4607      	mov	r7, r0
 8012fda:	2300      	movs	r3, #0
 8012fdc:	4620      	mov	r0, r4
 8012fde:	4629      	mov	r1, r5
 8012fe0:	f7ed fda4 	bl	8000b2c <__aeabi_dcmplt>
 8012fe4:	b140      	cbz	r0, 8012ff8 <_dtoa_r+0x168>
 8012fe6:	4638      	mov	r0, r7
 8012fe8:	f7ed fac4 	bl	8000574 <__aeabi_i2d>
 8012fec:	4622      	mov	r2, r4
 8012fee:	462b      	mov	r3, r5
 8012ff0:	f7ed fd92 	bl	8000b18 <__aeabi_dcmpeq>
 8012ff4:	b900      	cbnz	r0, 8012ff8 <_dtoa_r+0x168>
 8012ff6:	3f01      	subs	r7, #1
 8012ff8:	2f16      	cmp	r7, #22
 8012ffa:	d852      	bhi.n	80130a2 <_dtoa_r+0x212>
 8012ffc:	4b5d      	ldr	r3, [pc, #372]	@ (8013174 <_dtoa_r+0x2e4>)
 8012ffe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013006:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801300a:	f7ed fd8f 	bl	8000b2c <__aeabi_dcmplt>
 801300e:	2800      	cmp	r0, #0
 8013010:	d049      	beq.n	80130a6 <_dtoa_r+0x216>
 8013012:	3f01      	subs	r7, #1
 8013014:	2300      	movs	r3, #0
 8013016:	9310      	str	r3, [sp, #64]	@ 0x40
 8013018:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801301a:	1b9b      	subs	r3, r3, r6
 801301c:	1e5a      	subs	r2, r3, #1
 801301e:	bf45      	ittet	mi
 8013020:	f1c3 0301 	rsbmi	r3, r3, #1
 8013024:	9300      	strmi	r3, [sp, #0]
 8013026:	2300      	movpl	r3, #0
 8013028:	2300      	movmi	r3, #0
 801302a:	9206      	str	r2, [sp, #24]
 801302c:	bf54      	ite	pl
 801302e:	9300      	strpl	r3, [sp, #0]
 8013030:	9306      	strmi	r3, [sp, #24]
 8013032:	2f00      	cmp	r7, #0
 8013034:	db39      	blt.n	80130aa <_dtoa_r+0x21a>
 8013036:	9b06      	ldr	r3, [sp, #24]
 8013038:	970d      	str	r7, [sp, #52]	@ 0x34
 801303a:	443b      	add	r3, r7
 801303c:	9306      	str	r3, [sp, #24]
 801303e:	2300      	movs	r3, #0
 8013040:	9308      	str	r3, [sp, #32]
 8013042:	9b07      	ldr	r3, [sp, #28]
 8013044:	2b09      	cmp	r3, #9
 8013046:	d863      	bhi.n	8013110 <_dtoa_r+0x280>
 8013048:	2b05      	cmp	r3, #5
 801304a:	bfc4      	itt	gt
 801304c:	3b04      	subgt	r3, #4
 801304e:	9307      	strgt	r3, [sp, #28]
 8013050:	9b07      	ldr	r3, [sp, #28]
 8013052:	f1a3 0302 	sub.w	r3, r3, #2
 8013056:	bfcc      	ite	gt
 8013058:	2400      	movgt	r4, #0
 801305a:	2401      	movle	r4, #1
 801305c:	2b03      	cmp	r3, #3
 801305e:	d863      	bhi.n	8013128 <_dtoa_r+0x298>
 8013060:	e8df f003 	tbb	[pc, r3]
 8013064:	2b375452 	.word	0x2b375452
 8013068:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801306c:	441e      	add	r6, r3
 801306e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013072:	2b20      	cmp	r3, #32
 8013074:	bfc1      	itttt	gt
 8013076:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801307a:	409f      	lslgt	r7, r3
 801307c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013080:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013084:	bfd6      	itet	le
 8013086:	f1c3 0320 	rsble	r3, r3, #32
 801308a:	ea47 0003 	orrgt.w	r0, r7, r3
 801308e:	fa04 f003 	lslle.w	r0, r4, r3
 8013092:	f7ed fa5f 	bl	8000554 <__aeabi_ui2d>
 8013096:	2201      	movs	r2, #1
 8013098:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801309c:	3e01      	subs	r6, #1
 801309e:	9212      	str	r2, [sp, #72]	@ 0x48
 80130a0:	e776      	b.n	8012f90 <_dtoa_r+0x100>
 80130a2:	2301      	movs	r3, #1
 80130a4:	e7b7      	b.n	8013016 <_dtoa_r+0x186>
 80130a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80130a8:	e7b6      	b.n	8013018 <_dtoa_r+0x188>
 80130aa:	9b00      	ldr	r3, [sp, #0]
 80130ac:	1bdb      	subs	r3, r3, r7
 80130ae:	9300      	str	r3, [sp, #0]
 80130b0:	427b      	negs	r3, r7
 80130b2:	9308      	str	r3, [sp, #32]
 80130b4:	2300      	movs	r3, #0
 80130b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80130b8:	e7c3      	b.n	8013042 <_dtoa_r+0x1b2>
 80130ba:	2301      	movs	r3, #1
 80130bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80130be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80130c0:	eb07 0b03 	add.w	fp, r7, r3
 80130c4:	f10b 0301 	add.w	r3, fp, #1
 80130c8:	2b01      	cmp	r3, #1
 80130ca:	9303      	str	r3, [sp, #12]
 80130cc:	bfb8      	it	lt
 80130ce:	2301      	movlt	r3, #1
 80130d0:	e006      	b.n	80130e0 <_dtoa_r+0x250>
 80130d2:	2301      	movs	r3, #1
 80130d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80130d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80130d8:	2b00      	cmp	r3, #0
 80130da:	dd28      	ble.n	801312e <_dtoa_r+0x29e>
 80130dc:	469b      	mov	fp, r3
 80130de:	9303      	str	r3, [sp, #12]
 80130e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80130e4:	2100      	movs	r1, #0
 80130e6:	2204      	movs	r2, #4
 80130e8:	f102 0514 	add.w	r5, r2, #20
 80130ec:	429d      	cmp	r5, r3
 80130ee:	d926      	bls.n	801313e <_dtoa_r+0x2ae>
 80130f0:	6041      	str	r1, [r0, #4]
 80130f2:	4648      	mov	r0, r9
 80130f4:	f000 fd9c 	bl	8013c30 <_Balloc>
 80130f8:	4682      	mov	sl, r0
 80130fa:	2800      	cmp	r0, #0
 80130fc:	d142      	bne.n	8013184 <_dtoa_r+0x2f4>
 80130fe:	4b1e      	ldr	r3, [pc, #120]	@ (8013178 <_dtoa_r+0x2e8>)
 8013100:	4602      	mov	r2, r0
 8013102:	f240 11af 	movw	r1, #431	@ 0x1af
 8013106:	e6da      	b.n	8012ebe <_dtoa_r+0x2e>
 8013108:	2300      	movs	r3, #0
 801310a:	e7e3      	b.n	80130d4 <_dtoa_r+0x244>
 801310c:	2300      	movs	r3, #0
 801310e:	e7d5      	b.n	80130bc <_dtoa_r+0x22c>
 8013110:	2401      	movs	r4, #1
 8013112:	2300      	movs	r3, #0
 8013114:	9307      	str	r3, [sp, #28]
 8013116:	9409      	str	r4, [sp, #36]	@ 0x24
 8013118:	f04f 3bff 	mov.w	fp, #4294967295
 801311c:	2200      	movs	r2, #0
 801311e:	f8cd b00c 	str.w	fp, [sp, #12]
 8013122:	2312      	movs	r3, #18
 8013124:	920c      	str	r2, [sp, #48]	@ 0x30
 8013126:	e7db      	b.n	80130e0 <_dtoa_r+0x250>
 8013128:	2301      	movs	r3, #1
 801312a:	9309      	str	r3, [sp, #36]	@ 0x24
 801312c:	e7f4      	b.n	8013118 <_dtoa_r+0x288>
 801312e:	f04f 0b01 	mov.w	fp, #1
 8013132:	f8cd b00c 	str.w	fp, [sp, #12]
 8013136:	465b      	mov	r3, fp
 8013138:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801313c:	e7d0      	b.n	80130e0 <_dtoa_r+0x250>
 801313e:	3101      	adds	r1, #1
 8013140:	0052      	lsls	r2, r2, #1
 8013142:	e7d1      	b.n	80130e8 <_dtoa_r+0x258>
 8013144:	f3af 8000 	nop.w
 8013148:	636f4361 	.word	0x636f4361
 801314c:	3fd287a7 	.word	0x3fd287a7
 8013150:	8b60c8b3 	.word	0x8b60c8b3
 8013154:	3fc68a28 	.word	0x3fc68a28
 8013158:	509f79fb 	.word	0x509f79fb
 801315c:	3fd34413 	.word	0x3fd34413
 8013160:	08016b7d 	.word	0x08016b7d
 8013164:	08016b94 	.word	0x08016b94
 8013168:	7ff00000 	.word	0x7ff00000
 801316c:	08016b4d 	.word	0x08016b4d
 8013170:	3ff80000 	.word	0x3ff80000
 8013174:	08016ce8 	.word	0x08016ce8
 8013178:	08016bec 	.word	0x08016bec
 801317c:	08016b79 	.word	0x08016b79
 8013180:	08016b4c 	.word	0x08016b4c
 8013184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013188:	6018      	str	r0, [r3, #0]
 801318a:	9b03      	ldr	r3, [sp, #12]
 801318c:	2b0e      	cmp	r3, #14
 801318e:	f200 80a1 	bhi.w	80132d4 <_dtoa_r+0x444>
 8013192:	2c00      	cmp	r4, #0
 8013194:	f000 809e 	beq.w	80132d4 <_dtoa_r+0x444>
 8013198:	2f00      	cmp	r7, #0
 801319a:	dd33      	ble.n	8013204 <_dtoa_r+0x374>
 801319c:	4b9c      	ldr	r3, [pc, #624]	@ (8013410 <_dtoa_r+0x580>)
 801319e:	f007 020f 	and.w	r2, r7, #15
 80131a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80131a6:	ed93 7b00 	vldr	d7, [r3]
 80131aa:	05f8      	lsls	r0, r7, #23
 80131ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80131b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80131b4:	d516      	bpl.n	80131e4 <_dtoa_r+0x354>
 80131b6:	4b97      	ldr	r3, [pc, #604]	@ (8013414 <_dtoa_r+0x584>)
 80131b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80131bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80131c0:	f7ed fb6c 	bl	800089c <__aeabi_ddiv>
 80131c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80131c8:	f004 040f 	and.w	r4, r4, #15
 80131cc:	2603      	movs	r6, #3
 80131ce:	4d91      	ldr	r5, [pc, #580]	@ (8013414 <_dtoa_r+0x584>)
 80131d0:	b954      	cbnz	r4, 80131e8 <_dtoa_r+0x358>
 80131d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80131d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131da:	f7ed fb5f 	bl	800089c <__aeabi_ddiv>
 80131de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80131e2:	e028      	b.n	8013236 <_dtoa_r+0x3a6>
 80131e4:	2602      	movs	r6, #2
 80131e6:	e7f2      	b.n	80131ce <_dtoa_r+0x33e>
 80131e8:	07e1      	lsls	r1, r4, #31
 80131ea:	d508      	bpl.n	80131fe <_dtoa_r+0x36e>
 80131ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80131f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131f4:	f7ed fa28 	bl	8000648 <__aeabi_dmul>
 80131f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80131fc:	3601      	adds	r6, #1
 80131fe:	1064      	asrs	r4, r4, #1
 8013200:	3508      	adds	r5, #8
 8013202:	e7e5      	b.n	80131d0 <_dtoa_r+0x340>
 8013204:	f000 80af 	beq.w	8013366 <_dtoa_r+0x4d6>
 8013208:	427c      	negs	r4, r7
 801320a:	4b81      	ldr	r3, [pc, #516]	@ (8013410 <_dtoa_r+0x580>)
 801320c:	4d81      	ldr	r5, [pc, #516]	@ (8013414 <_dtoa_r+0x584>)
 801320e:	f004 020f 	and.w	r2, r4, #15
 8013212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801321a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801321e:	f7ed fa13 	bl	8000648 <__aeabi_dmul>
 8013222:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013226:	1124      	asrs	r4, r4, #4
 8013228:	2300      	movs	r3, #0
 801322a:	2602      	movs	r6, #2
 801322c:	2c00      	cmp	r4, #0
 801322e:	f040 808f 	bne.w	8013350 <_dtoa_r+0x4c0>
 8013232:	2b00      	cmp	r3, #0
 8013234:	d1d3      	bne.n	80131de <_dtoa_r+0x34e>
 8013236:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013238:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801323c:	2b00      	cmp	r3, #0
 801323e:	f000 8094 	beq.w	801336a <_dtoa_r+0x4da>
 8013242:	4b75      	ldr	r3, [pc, #468]	@ (8013418 <_dtoa_r+0x588>)
 8013244:	2200      	movs	r2, #0
 8013246:	4620      	mov	r0, r4
 8013248:	4629      	mov	r1, r5
 801324a:	f7ed fc6f 	bl	8000b2c <__aeabi_dcmplt>
 801324e:	2800      	cmp	r0, #0
 8013250:	f000 808b 	beq.w	801336a <_dtoa_r+0x4da>
 8013254:	9b03      	ldr	r3, [sp, #12]
 8013256:	2b00      	cmp	r3, #0
 8013258:	f000 8087 	beq.w	801336a <_dtoa_r+0x4da>
 801325c:	f1bb 0f00 	cmp.w	fp, #0
 8013260:	dd34      	ble.n	80132cc <_dtoa_r+0x43c>
 8013262:	4620      	mov	r0, r4
 8013264:	4b6d      	ldr	r3, [pc, #436]	@ (801341c <_dtoa_r+0x58c>)
 8013266:	2200      	movs	r2, #0
 8013268:	4629      	mov	r1, r5
 801326a:	f7ed f9ed 	bl	8000648 <__aeabi_dmul>
 801326e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013272:	f107 38ff 	add.w	r8, r7, #4294967295
 8013276:	3601      	adds	r6, #1
 8013278:	465c      	mov	r4, fp
 801327a:	4630      	mov	r0, r6
 801327c:	f7ed f97a 	bl	8000574 <__aeabi_i2d>
 8013280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013284:	f7ed f9e0 	bl	8000648 <__aeabi_dmul>
 8013288:	4b65      	ldr	r3, [pc, #404]	@ (8013420 <_dtoa_r+0x590>)
 801328a:	2200      	movs	r2, #0
 801328c:	f7ed f826 	bl	80002dc <__adddf3>
 8013290:	4605      	mov	r5, r0
 8013292:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013296:	2c00      	cmp	r4, #0
 8013298:	d16a      	bne.n	8013370 <_dtoa_r+0x4e0>
 801329a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801329e:	4b61      	ldr	r3, [pc, #388]	@ (8013424 <_dtoa_r+0x594>)
 80132a0:	2200      	movs	r2, #0
 80132a2:	f7ed f819 	bl	80002d8 <__aeabi_dsub>
 80132a6:	4602      	mov	r2, r0
 80132a8:	460b      	mov	r3, r1
 80132aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80132ae:	462a      	mov	r2, r5
 80132b0:	4633      	mov	r3, r6
 80132b2:	f7ed fc59 	bl	8000b68 <__aeabi_dcmpgt>
 80132b6:	2800      	cmp	r0, #0
 80132b8:	f040 8298 	bne.w	80137ec <_dtoa_r+0x95c>
 80132bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132c0:	462a      	mov	r2, r5
 80132c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80132c6:	f7ed fc31 	bl	8000b2c <__aeabi_dcmplt>
 80132ca:	bb38      	cbnz	r0, 801331c <_dtoa_r+0x48c>
 80132cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80132d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80132d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	f2c0 8157 	blt.w	801358a <_dtoa_r+0x6fa>
 80132dc:	2f0e      	cmp	r7, #14
 80132de:	f300 8154 	bgt.w	801358a <_dtoa_r+0x6fa>
 80132e2:	4b4b      	ldr	r3, [pc, #300]	@ (8013410 <_dtoa_r+0x580>)
 80132e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80132e8:	ed93 7b00 	vldr	d7, [r3]
 80132ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	ed8d 7b00 	vstr	d7, [sp]
 80132f4:	f280 80e5 	bge.w	80134c2 <_dtoa_r+0x632>
 80132f8:	9b03      	ldr	r3, [sp, #12]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	f300 80e1 	bgt.w	80134c2 <_dtoa_r+0x632>
 8013300:	d10c      	bne.n	801331c <_dtoa_r+0x48c>
 8013302:	4b48      	ldr	r3, [pc, #288]	@ (8013424 <_dtoa_r+0x594>)
 8013304:	2200      	movs	r2, #0
 8013306:	ec51 0b17 	vmov	r0, r1, d7
 801330a:	f7ed f99d 	bl	8000648 <__aeabi_dmul>
 801330e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013312:	f7ed fc1f 	bl	8000b54 <__aeabi_dcmpge>
 8013316:	2800      	cmp	r0, #0
 8013318:	f000 8266 	beq.w	80137e8 <_dtoa_r+0x958>
 801331c:	2400      	movs	r4, #0
 801331e:	4625      	mov	r5, r4
 8013320:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013322:	4656      	mov	r6, sl
 8013324:	ea6f 0803 	mvn.w	r8, r3
 8013328:	2700      	movs	r7, #0
 801332a:	4621      	mov	r1, r4
 801332c:	4648      	mov	r0, r9
 801332e:	f000 fcbf 	bl	8013cb0 <_Bfree>
 8013332:	2d00      	cmp	r5, #0
 8013334:	f000 80bd 	beq.w	80134b2 <_dtoa_r+0x622>
 8013338:	b12f      	cbz	r7, 8013346 <_dtoa_r+0x4b6>
 801333a:	42af      	cmp	r7, r5
 801333c:	d003      	beq.n	8013346 <_dtoa_r+0x4b6>
 801333e:	4639      	mov	r1, r7
 8013340:	4648      	mov	r0, r9
 8013342:	f000 fcb5 	bl	8013cb0 <_Bfree>
 8013346:	4629      	mov	r1, r5
 8013348:	4648      	mov	r0, r9
 801334a:	f000 fcb1 	bl	8013cb0 <_Bfree>
 801334e:	e0b0      	b.n	80134b2 <_dtoa_r+0x622>
 8013350:	07e2      	lsls	r2, r4, #31
 8013352:	d505      	bpl.n	8013360 <_dtoa_r+0x4d0>
 8013354:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013358:	f7ed f976 	bl	8000648 <__aeabi_dmul>
 801335c:	3601      	adds	r6, #1
 801335e:	2301      	movs	r3, #1
 8013360:	1064      	asrs	r4, r4, #1
 8013362:	3508      	adds	r5, #8
 8013364:	e762      	b.n	801322c <_dtoa_r+0x39c>
 8013366:	2602      	movs	r6, #2
 8013368:	e765      	b.n	8013236 <_dtoa_r+0x3a6>
 801336a:	9c03      	ldr	r4, [sp, #12]
 801336c:	46b8      	mov	r8, r7
 801336e:	e784      	b.n	801327a <_dtoa_r+0x3ea>
 8013370:	4b27      	ldr	r3, [pc, #156]	@ (8013410 <_dtoa_r+0x580>)
 8013372:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013374:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013378:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801337c:	4454      	add	r4, sl
 801337e:	2900      	cmp	r1, #0
 8013380:	d054      	beq.n	801342c <_dtoa_r+0x59c>
 8013382:	4929      	ldr	r1, [pc, #164]	@ (8013428 <_dtoa_r+0x598>)
 8013384:	2000      	movs	r0, #0
 8013386:	f7ed fa89 	bl	800089c <__aeabi_ddiv>
 801338a:	4633      	mov	r3, r6
 801338c:	462a      	mov	r2, r5
 801338e:	f7ec ffa3 	bl	80002d8 <__aeabi_dsub>
 8013392:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013396:	4656      	mov	r6, sl
 8013398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801339c:	f7ed fc04 	bl	8000ba8 <__aeabi_d2iz>
 80133a0:	4605      	mov	r5, r0
 80133a2:	f7ed f8e7 	bl	8000574 <__aeabi_i2d>
 80133a6:	4602      	mov	r2, r0
 80133a8:	460b      	mov	r3, r1
 80133aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80133ae:	f7ec ff93 	bl	80002d8 <__aeabi_dsub>
 80133b2:	3530      	adds	r5, #48	@ 0x30
 80133b4:	4602      	mov	r2, r0
 80133b6:	460b      	mov	r3, r1
 80133b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80133bc:	f806 5b01 	strb.w	r5, [r6], #1
 80133c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80133c4:	f7ed fbb2 	bl	8000b2c <__aeabi_dcmplt>
 80133c8:	2800      	cmp	r0, #0
 80133ca:	d172      	bne.n	80134b2 <_dtoa_r+0x622>
 80133cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80133d0:	4911      	ldr	r1, [pc, #68]	@ (8013418 <_dtoa_r+0x588>)
 80133d2:	2000      	movs	r0, #0
 80133d4:	f7ec ff80 	bl	80002d8 <__aeabi_dsub>
 80133d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80133dc:	f7ed fba6 	bl	8000b2c <__aeabi_dcmplt>
 80133e0:	2800      	cmp	r0, #0
 80133e2:	f040 80b4 	bne.w	801354e <_dtoa_r+0x6be>
 80133e6:	42a6      	cmp	r6, r4
 80133e8:	f43f af70 	beq.w	80132cc <_dtoa_r+0x43c>
 80133ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80133f0:	4b0a      	ldr	r3, [pc, #40]	@ (801341c <_dtoa_r+0x58c>)
 80133f2:	2200      	movs	r2, #0
 80133f4:	f7ed f928 	bl	8000648 <__aeabi_dmul>
 80133f8:	4b08      	ldr	r3, [pc, #32]	@ (801341c <_dtoa_r+0x58c>)
 80133fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80133fe:	2200      	movs	r2, #0
 8013400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013404:	f7ed f920 	bl	8000648 <__aeabi_dmul>
 8013408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801340c:	e7c4      	b.n	8013398 <_dtoa_r+0x508>
 801340e:	bf00      	nop
 8013410:	08016ce8 	.word	0x08016ce8
 8013414:	08016cc0 	.word	0x08016cc0
 8013418:	3ff00000 	.word	0x3ff00000
 801341c:	40240000 	.word	0x40240000
 8013420:	401c0000 	.word	0x401c0000
 8013424:	40140000 	.word	0x40140000
 8013428:	3fe00000 	.word	0x3fe00000
 801342c:	4631      	mov	r1, r6
 801342e:	4628      	mov	r0, r5
 8013430:	f7ed f90a 	bl	8000648 <__aeabi_dmul>
 8013434:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013438:	9413      	str	r4, [sp, #76]	@ 0x4c
 801343a:	4656      	mov	r6, sl
 801343c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013440:	f7ed fbb2 	bl	8000ba8 <__aeabi_d2iz>
 8013444:	4605      	mov	r5, r0
 8013446:	f7ed f895 	bl	8000574 <__aeabi_i2d>
 801344a:	4602      	mov	r2, r0
 801344c:	460b      	mov	r3, r1
 801344e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013452:	f7ec ff41 	bl	80002d8 <__aeabi_dsub>
 8013456:	3530      	adds	r5, #48	@ 0x30
 8013458:	f806 5b01 	strb.w	r5, [r6], #1
 801345c:	4602      	mov	r2, r0
 801345e:	460b      	mov	r3, r1
 8013460:	42a6      	cmp	r6, r4
 8013462:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013466:	f04f 0200 	mov.w	r2, #0
 801346a:	d124      	bne.n	80134b6 <_dtoa_r+0x626>
 801346c:	4baf      	ldr	r3, [pc, #700]	@ (801372c <_dtoa_r+0x89c>)
 801346e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013472:	f7ec ff33 	bl	80002dc <__adddf3>
 8013476:	4602      	mov	r2, r0
 8013478:	460b      	mov	r3, r1
 801347a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801347e:	f7ed fb73 	bl	8000b68 <__aeabi_dcmpgt>
 8013482:	2800      	cmp	r0, #0
 8013484:	d163      	bne.n	801354e <_dtoa_r+0x6be>
 8013486:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801348a:	49a8      	ldr	r1, [pc, #672]	@ (801372c <_dtoa_r+0x89c>)
 801348c:	2000      	movs	r0, #0
 801348e:	f7ec ff23 	bl	80002d8 <__aeabi_dsub>
 8013492:	4602      	mov	r2, r0
 8013494:	460b      	mov	r3, r1
 8013496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801349a:	f7ed fb47 	bl	8000b2c <__aeabi_dcmplt>
 801349e:	2800      	cmp	r0, #0
 80134a0:	f43f af14 	beq.w	80132cc <_dtoa_r+0x43c>
 80134a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80134a6:	1e73      	subs	r3, r6, #1
 80134a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80134aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80134ae:	2b30      	cmp	r3, #48	@ 0x30
 80134b0:	d0f8      	beq.n	80134a4 <_dtoa_r+0x614>
 80134b2:	4647      	mov	r7, r8
 80134b4:	e03b      	b.n	801352e <_dtoa_r+0x69e>
 80134b6:	4b9e      	ldr	r3, [pc, #632]	@ (8013730 <_dtoa_r+0x8a0>)
 80134b8:	f7ed f8c6 	bl	8000648 <__aeabi_dmul>
 80134bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134c0:	e7bc      	b.n	801343c <_dtoa_r+0x5ac>
 80134c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80134c6:	4656      	mov	r6, sl
 80134c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134cc:	4620      	mov	r0, r4
 80134ce:	4629      	mov	r1, r5
 80134d0:	f7ed f9e4 	bl	800089c <__aeabi_ddiv>
 80134d4:	f7ed fb68 	bl	8000ba8 <__aeabi_d2iz>
 80134d8:	4680      	mov	r8, r0
 80134da:	f7ed f84b 	bl	8000574 <__aeabi_i2d>
 80134de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134e2:	f7ed f8b1 	bl	8000648 <__aeabi_dmul>
 80134e6:	4602      	mov	r2, r0
 80134e8:	460b      	mov	r3, r1
 80134ea:	4620      	mov	r0, r4
 80134ec:	4629      	mov	r1, r5
 80134ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80134f2:	f7ec fef1 	bl	80002d8 <__aeabi_dsub>
 80134f6:	f806 4b01 	strb.w	r4, [r6], #1
 80134fa:	9d03      	ldr	r5, [sp, #12]
 80134fc:	eba6 040a 	sub.w	r4, r6, sl
 8013500:	42a5      	cmp	r5, r4
 8013502:	4602      	mov	r2, r0
 8013504:	460b      	mov	r3, r1
 8013506:	d133      	bne.n	8013570 <_dtoa_r+0x6e0>
 8013508:	f7ec fee8 	bl	80002dc <__adddf3>
 801350c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013510:	4604      	mov	r4, r0
 8013512:	460d      	mov	r5, r1
 8013514:	f7ed fb28 	bl	8000b68 <__aeabi_dcmpgt>
 8013518:	b9c0      	cbnz	r0, 801354c <_dtoa_r+0x6bc>
 801351a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801351e:	4620      	mov	r0, r4
 8013520:	4629      	mov	r1, r5
 8013522:	f7ed faf9 	bl	8000b18 <__aeabi_dcmpeq>
 8013526:	b110      	cbz	r0, 801352e <_dtoa_r+0x69e>
 8013528:	f018 0f01 	tst.w	r8, #1
 801352c:	d10e      	bne.n	801354c <_dtoa_r+0x6bc>
 801352e:	9902      	ldr	r1, [sp, #8]
 8013530:	4648      	mov	r0, r9
 8013532:	f000 fbbd 	bl	8013cb0 <_Bfree>
 8013536:	2300      	movs	r3, #0
 8013538:	7033      	strb	r3, [r6, #0]
 801353a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801353c:	3701      	adds	r7, #1
 801353e:	601f      	str	r7, [r3, #0]
 8013540:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013542:	2b00      	cmp	r3, #0
 8013544:	f000 824b 	beq.w	80139de <_dtoa_r+0xb4e>
 8013548:	601e      	str	r6, [r3, #0]
 801354a:	e248      	b.n	80139de <_dtoa_r+0xb4e>
 801354c:	46b8      	mov	r8, r7
 801354e:	4633      	mov	r3, r6
 8013550:	461e      	mov	r6, r3
 8013552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013556:	2a39      	cmp	r2, #57	@ 0x39
 8013558:	d106      	bne.n	8013568 <_dtoa_r+0x6d8>
 801355a:	459a      	cmp	sl, r3
 801355c:	d1f8      	bne.n	8013550 <_dtoa_r+0x6c0>
 801355e:	2230      	movs	r2, #48	@ 0x30
 8013560:	f108 0801 	add.w	r8, r8, #1
 8013564:	f88a 2000 	strb.w	r2, [sl]
 8013568:	781a      	ldrb	r2, [r3, #0]
 801356a:	3201      	adds	r2, #1
 801356c:	701a      	strb	r2, [r3, #0]
 801356e:	e7a0      	b.n	80134b2 <_dtoa_r+0x622>
 8013570:	4b6f      	ldr	r3, [pc, #444]	@ (8013730 <_dtoa_r+0x8a0>)
 8013572:	2200      	movs	r2, #0
 8013574:	f7ed f868 	bl	8000648 <__aeabi_dmul>
 8013578:	2200      	movs	r2, #0
 801357a:	2300      	movs	r3, #0
 801357c:	4604      	mov	r4, r0
 801357e:	460d      	mov	r5, r1
 8013580:	f7ed faca 	bl	8000b18 <__aeabi_dcmpeq>
 8013584:	2800      	cmp	r0, #0
 8013586:	d09f      	beq.n	80134c8 <_dtoa_r+0x638>
 8013588:	e7d1      	b.n	801352e <_dtoa_r+0x69e>
 801358a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801358c:	2a00      	cmp	r2, #0
 801358e:	f000 80ea 	beq.w	8013766 <_dtoa_r+0x8d6>
 8013592:	9a07      	ldr	r2, [sp, #28]
 8013594:	2a01      	cmp	r2, #1
 8013596:	f300 80cd 	bgt.w	8013734 <_dtoa_r+0x8a4>
 801359a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801359c:	2a00      	cmp	r2, #0
 801359e:	f000 80c1 	beq.w	8013724 <_dtoa_r+0x894>
 80135a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80135a6:	9c08      	ldr	r4, [sp, #32]
 80135a8:	9e00      	ldr	r6, [sp, #0]
 80135aa:	9a00      	ldr	r2, [sp, #0]
 80135ac:	441a      	add	r2, r3
 80135ae:	9200      	str	r2, [sp, #0]
 80135b0:	9a06      	ldr	r2, [sp, #24]
 80135b2:	2101      	movs	r1, #1
 80135b4:	441a      	add	r2, r3
 80135b6:	4648      	mov	r0, r9
 80135b8:	9206      	str	r2, [sp, #24]
 80135ba:	f000 fc2d 	bl	8013e18 <__i2b>
 80135be:	4605      	mov	r5, r0
 80135c0:	b166      	cbz	r6, 80135dc <_dtoa_r+0x74c>
 80135c2:	9b06      	ldr	r3, [sp, #24]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	dd09      	ble.n	80135dc <_dtoa_r+0x74c>
 80135c8:	42b3      	cmp	r3, r6
 80135ca:	9a00      	ldr	r2, [sp, #0]
 80135cc:	bfa8      	it	ge
 80135ce:	4633      	movge	r3, r6
 80135d0:	1ad2      	subs	r2, r2, r3
 80135d2:	9200      	str	r2, [sp, #0]
 80135d4:	9a06      	ldr	r2, [sp, #24]
 80135d6:	1af6      	subs	r6, r6, r3
 80135d8:	1ad3      	subs	r3, r2, r3
 80135da:	9306      	str	r3, [sp, #24]
 80135dc:	9b08      	ldr	r3, [sp, #32]
 80135de:	b30b      	cbz	r3, 8013624 <_dtoa_r+0x794>
 80135e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	f000 80c6 	beq.w	8013774 <_dtoa_r+0x8e4>
 80135e8:	2c00      	cmp	r4, #0
 80135ea:	f000 80c0 	beq.w	801376e <_dtoa_r+0x8de>
 80135ee:	4629      	mov	r1, r5
 80135f0:	4622      	mov	r2, r4
 80135f2:	4648      	mov	r0, r9
 80135f4:	f000 fcc8 	bl	8013f88 <__pow5mult>
 80135f8:	9a02      	ldr	r2, [sp, #8]
 80135fa:	4601      	mov	r1, r0
 80135fc:	4605      	mov	r5, r0
 80135fe:	4648      	mov	r0, r9
 8013600:	f000 fc20 	bl	8013e44 <__multiply>
 8013604:	9902      	ldr	r1, [sp, #8]
 8013606:	4680      	mov	r8, r0
 8013608:	4648      	mov	r0, r9
 801360a:	f000 fb51 	bl	8013cb0 <_Bfree>
 801360e:	9b08      	ldr	r3, [sp, #32]
 8013610:	1b1b      	subs	r3, r3, r4
 8013612:	9308      	str	r3, [sp, #32]
 8013614:	f000 80b1 	beq.w	801377a <_dtoa_r+0x8ea>
 8013618:	9a08      	ldr	r2, [sp, #32]
 801361a:	4641      	mov	r1, r8
 801361c:	4648      	mov	r0, r9
 801361e:	f000 fcb3 	bl	8013f88 <__pow5mult>
 8013622:	9002      	str	r0, [sp, #8]
 8013624:	2101      	movs	r1, #1
 8013626:	4648      	mov	r0, r9
 8013628:	f000 fbf6 	bl	8013e18 <__i2b>
 801362c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801362e:	4604      	mov	r4, r0
 8013630:	2b00      	cmp	r3, #0
 8013632:	f000 81d8 	beq.w	80139e6 <_dtoa_r+0xb56>
 8013636:	461a      	mov	r2, r3
 8013638:	4601      	mov	r1, r0
 801363a:	4648      	mov	r0, r9
 801363c:	f000 fca4 	bl	8013f88 <__pow5mult>
 8013640:	9b07      	ldr	r3, [sp, #28]
 8013642:	2b01      	cmp	r3, #1
 8013644:	4604      	mov	r4, r0
 8013646:	f300 809f 	bgt.w	8013788 <_dtoa_r+0x8f8>
 801364a:	9b04      	ldr	r3, [sp, #16]
 801364c:	2b00      	cmp	r3, #0
 801364e:	f040 8097 	bne.w	8013780 <_dtoa_r+0x8f0>
 8013652:	9b05      	ldr	r3, [sp, #20]
 8013654:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013658:	2b00      	cmp	r3, #0
 801365a:	f040 8093 	bne.w	8013784 <_dtoa_r+0x8f4>
 801365e:	9b05      	ldr	r3, [sp, #20]
 8013660:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013664:	0d1b      	lsrs	r3, r3, #20
 8013666:	051b      	lsls	r3, r3, #20
 8013668:	b133      	cbz	r3, 8013678 <_dtoa_r+0x7e8>
 801366a:	9b00      	ldr	r3, [sp, #0]
 801366c:	3301      	adds	r3, #1
 801366e:	9300      	str	r3, [sp, #0]
 8013670:	9b06      	ldr	r3, [sp, #24]
 8013672:	3301      	adds	r3, #1
 8013674:	9306      	str	r3, [sp, #24]
 8013676:	2301      	movs	r3, #1
 8013678:	9308      	str	r3, [sp, #32]
 801367a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801367c:	2b00      	cmp	r3, #0
 801367e:	f000 81b8 	beq.w	80139f2 <_dtoa_r+0xb62>
 8013682:	6923      	ldr	r3, [r4, #16]
 8013684:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013688:	6918      	ldr	r0, [r3, #16]
 801368a:	f000 fb79 	bl	8013d80 <__hi0bits>
 801368e:	f1c0 0020 	rsb	r0, r0, #32
 8013692:	9b06      	ldr	r3, [sp, #24]
 8013694:	4418      	add	r0, r3
 8013696:	f010 001f 	ands.w	r0, r0, #31
 801369a:	f000 8082 	beq.w	80137a2 <_dtoa_r+0x912>
 801369e:	f1c0 0320 	rsb	r3, r0, #32
 80136a2:	2b04      	cmp	r3, #4
 80136a4:	dd73      	ble.n	801378e <_dtoa_r+0x8fe>
 80136a6:	9b00      	ldr	r3, [sp, #0]
 80136a8:	f1c0 001c 	rsb	r0, r0, #28
 80136ac:	4403      	add	r3, r0
 80136ae:	9300      	str	r3, [sp, #0]
 80136b0:	9b06      	ldr	r3, [sp, #24]
 80136b2:	4403      	add	r3, r0
 80136b4:	4406      	add	r6, r0
 80136b6:	9306      	str	r3, [sp, #24]
 80136b8:	9b00      	ldr	r3, [sp, #0]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	dd05      	ble.n	80136ca <_dtoa_r+0x83a>
 80136be:	9902      	ldr	r1, [sp, #8]
 80136c0:	461a      	mov	r2, r3
 80136c2:	4648      	mov	r0, r9
 80136c4:	f000 fcba 	bl	801403c <__lshift>
 80136c8:	9002      	str	r0, [sp, #8]
 80136ca:	9b06      	ldr	r3, [sp, #24]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	dd05      	ble.n	80136dc <_dtoa_r+0x84c>
 80136d0:	4621      	mov	r1, r4
 80136d2:	461a      	mov	r2, r3
 80136d4:	4648      	mov	r0, r9
 80136d6:	f000 fcb1 	bl	801403c <__lshift>
 80136da:	4604      	mov	r4, r0
 80136dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d061      	beq.n	80137a6 <_dtoa_r+0x916>
 80136e2:	9802      	ldr	r0, [sp, #8]
 80136e4:	4621      	mov	r1, r4
 80136e6:	f000 fd15 	bl	8014114 <__mcmp>
 80136ea:	2800      	cmp	r0, #0
 80136ec:	da5b      	bge.n	80137a6 <_dtoa_r+0x916>
 80136ee:	2300      	movs	r3, #0
 80136f0:	9902      	ldr	r1, [sp, #8]
 80136f2:	220a      	movs	r2, #10
 80136f4:	4648      	mov	r0, r9
 80136f6:	f000 fafd 	bl	8013cf4 <__multadd>
 80136fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136fc:	9002      	str	r0, [sp, #8]
 80136fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8013702:	2b00      	cmp	r3, #0
 8013704:	f000 8177 	beq.w	80139f6 <_dtoa_r+0xb66>
 8013708:	4629      	mov	r1, r5
 801370a:	2300      	movs	r3, #0
 801370c:	220a      	movs	r2, #10
 801370e:	4648      	mov	r0, r9
 8013710:	f000 faf0 	bl	8013cf4 <__multadd>
 8013714:	f1bb 0f00 	cmp.w	fp, #0
 8013718:	4605      	mov	r5, r0
 801371a:	dc6f      	bgt.n	80137fc <_dtoa_r+0x96c>
 801371c:	9b07      	ldr	r3, [sp, #28]
 801371e:	2b02      	cmp	r3, #2
 8013720:	dc49      	bgt.n	80137b6 <_dtoa_r+0x926>
 8013722:	e06b      	b.n	80137fc <_dtoa_r+0x96c>
 8013724:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013726:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801372a:	e73c      	b.n	80135a6 <_dtoa_r+0x716>
 801372c:	3fe00000 	.word	0x3fe00000
 8013730:	40240000 	.word	0x40240000
 8013734:	9b03      	ldr	r3, [sp, #12]
 8013736:	1e5c      	subs	r4, r3, #1
 8013738:	9b08      	ldr	r3, [sp, #32]
 801373a:	42a3      	cmp	r3, r4
 801373c:	db09      	blt.n	8013752 <_dtoa_r+0x8c2>
 801373e:	1b1c      	subs	r4, r3, r4
 8013740:	9b03      	ldr	r3, [sp, #12]
 8013742:	2b00      	cmp	r3, #0
 8013744:	f6bf af30 	bge.w	80135a8 <_dtoa_r+0x718>
 8013748:	9b00      	ldr	r3, [sp, #0]
 801374a:	9a03      	ldr	r2, [sp, #12]
 801374c:	1a9e      	subs	r6, r3, r2
 801374e:	2300      	movs	r3, #0
 8013750:	e72b      	b.n	80135aa <_dtoa_r+0x71a>
 8013752:	9b08      	ldr	r3, [sp, #32]
 8013754:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013756:	9408      	str	r4, [sp, #32]
 8013758:	1ae3      	subs	r3, r4, r3
 801375a:	441a      	add	r2, r3
 801375c:	9e00      	ldr	r6, [sp, #0]
 801375e:	9b03      	ldr	r3, [sp, #12]
 8013760:	920d      	str	r2, [sp, #52]	@ 0x34
 8013762:	2400      	movs	r4, #0
 8013764:	e721      	b.n	80135aa <_dtoa_r+0x71a>
 8013766:	9c08      	ldr	r4, [sp, #32]
 8013768:	9e00      	ldr	r6, [sp, #0]
 801376a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801376c:	e728      	b.n	80135c0 <_dtoa_r+0x730>
 801376e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013772:	e751      	b.n	8013618 <_dtoa_r+0x788>
 8013774:	9a08      	ldr	r2, [sp, #32]
 8013776:	9902      	ldr	r1, [sp, #8]
 8013778:	e750      	b.n	801361c <_dtoa_r+0x78c>
 801377a:	f8cd 8008 	str.w	r8, [sp, #8]
 801377e:	e751      	b.n	8013624 <_dtoa_r+0x794>
 8013780:	2300      	movs	r3, #0
 8013782:	e779      	b.n	8013678 <_dtoa_r+0x7e8>
 8013784:	9b04      	ldr	r3, [sp, #16]
 8013786:	e777      	b.n	8013678 <_dtoa_r+0x7e8>
 8013788:	2300      	movs	r3, #0
 801378a:	9308      	str	r3, [sp, #32]
 801378c:	e779      	b.n	8013682 <_dtoa_r+0x7f2>
 801378e:	d093      	beq.n	80136b8 <_dtoa_r+0x828>
 8013790:	9a00      	ldr	r2, [sp, #0]
 8013792:	331c      	adds	r3, #28
 8013794:	441a      	add	r2, r3
 8013796:	9200      	str	r2, [sp, #0]
 8013798:	9a06      	ldr	r2, [sp, #24]
 801379a:	441a      	add	r2, r3
 801379c:	441e      	add	r6, r3
 801379e:	9206      	str	r2, [sp, #24]
 80137a0:	e78a      	b.n	80136b8 <_dtoa_r+0x828>
 80137a2:	4603      	mov	r3, r0
 80137a4:	e7f4      	b.n	8013790 <_dtoa_r+0x900>
 80137a6:	9b03      	ldr	r3, [sp, #12]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	46b8      	mov	r8, r7
 80137ac:	dc20      	bgt.n	80137f0 <_dtoa_r+0x960>
 80137ae:	469b      	mov	fp, r3
 80137b0:	9b07      	ldr	r3, [sp, #28]
 80137b2:	2b02      	cmp	r3, #2
 80137b4:	dd1e      	ble.n	80137f4 <_dtoa_r+0x964>
 80137b6:	f1bb 0f00 	cmp.w	fp, #0
 80137ba:	f47f adb1 	bne.w	8013320 <_dtoa_r+0x490>
 80137be:	4621      	mov	r1, r4
 80137c0:	465b      	mov	r3, fp
 80137c2:	2205      	movs	r2, #5
 80137c4:	4648      	mov	r0, r9
 80137c6:	f000 fa95 	bl	8013cf4 <__multadd>
 80137ca:	4601      	mov	r1, r0
 80137cc:	4604      	mov	r4, r0
 80137ce:	9802      	ldr	r0, [sp, #8]
 80137d0:	f000 fca0 	bl	8014114 <__mcmp>
 80137d4:	2800      	cmp	r0, #0
 80137d6:	f77f ada3 	ble.w	8013320 <_dtoa_r+0x490>
 80137da:	4656      	mov	r6, sl
 80137dc:	2331      	movs	r3, #49	@ 0x31
 80137de:	f806 3b01 	strb.w	r3, [r6], #1
 80137e2:	f108 0801 	add.w	r8, r8, #1
 80137e6:	e59f      	b.n	8013328 <_dtoa_r+0x498>
 80137e8:	9c03      	ldr	r4, [sp, #12]
 80137ea:	46b8      	mov	r8, r7
 80137ec:	4625      	mov	r5, r4
 80137ee:	e7f4      	b.n	80137da <_dtoa_r+0x94a>
 80137f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80137f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	f000 8101 	beq.w	80139fe <_dtoa_r+0xb6e>
 80137fc:	2e00      	cmp	r6, #0
 80137fe:	dd05      	ble.n	801380c <_dtoa_r+0x97c>
 8013800:	4629      	mov	r1, r5
 8013802:	4632      	mov	r2, r6
 8013804:	4648      	mov	r0, r9
 8013806:	f000 fc19 	bl	801403c <__lshift>
 801380a:	4605      	mov	r5, r0
 801380c:	9b08      	ldr	r3, [sp, #32]
 801380e:	2b00      	cmp	r3, #0
 8013810:	d05c      	beq.n	80138cc <_dtoa_r+0xa3c>
 8013812:	6869      	ldr	r1, [r5, #4]
 8013814:	4648      	mov	r0, r9
 8013816:	f000 fa0b 	bl	8013c30 <_Balloc>
 801381a:	4606      	mov	r6, r0
 801381c:	b928      	cbnz	r0, 801382a <_dtoa_r+0x99a>
 801381e:	4b82      	ldr	r3, [pc, #520]	@ (8013a28 <_dtoa_r+0xb98>)
 8013820:	4602      	mov	r2, r0
 8013822:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013826:	f7ff bb4a 	b.w	8012ebe <_dtoa_r+0x2e>
 801382a:	692a      	ldr	r2, [r5, #16]
 801382c:	3202      	adds	r2, #2
 801382e:	0092      	lsls	r2, r2, #2
 8013830:	f105 010c 	add.w	r1, r5, #12
 8013834:	300c      	adds	r0, #12
 8013836:	f7ff fa92 	bl	8012d5e <memcpy>
 801383a:	2201      	movs	r2, #1
 801383c:	4631      	mov	r1, r6
 801383e:	4648      	mov	r0, r9
 8013840:	f000 fbfc 	bl	801403c <__lshift>
 8013844:	f10a 0301 	add.w	r3, sl, #1
 8013848:	9300      	str	r3, [sp, #0]
 801384a:	eb0a 030b 	add.w	r3, sl, fp
 801384e:	9308      	str	r3, [sp, #32]
 8013850:	9b04      	ldr	r3, [sp, #16]
 8013852:	f003 0301 	and.w	r3, r3, #1
 8013856:	462f      	mov	r7, r5
 8013858:	9306      	str	r3, [sp, #24]
 801385a:	4605      	mov	r5, r0
 801385c:	9b00      	ldr	r3, [sp, #0]
 801385e:	9802      	ldr	r0, [sp, #8]
 8013860:	4621      	mov	r1, r4
 8013862:	f103 3bff 	add.w	fp, r3, #4294967295
 8013866:	f7ff fa88 	bl	8012d7a <quorem>
 801386a:	4603      	mov	r3, r0
 801386c:	3330      	adds	r3, #48	@ 0x30
 801386e:	9003      	str	r0, [sp, #12]
 8013870:	4639      	mov	r1, r7
 8013872:	9802      	ldr	r0, [sp, #8]
 8013874:	9309      	str	r3, [sp, #36]	@ 0x24
 8013876:	f000 fc4d 	bl	8014114 <__mcmp>
 801387a:	462a      	mov	r2, r5
 801387c:	9004      	str	r0, [sp, #16]
 801387e:	4621      	mov	r1, r4
 8013880:	4648      	mov	r0, r9
 8013882:	f000 fc63 	bl	801414c <__mdiff>
 8013886:	68c2      	ldr	r2, [r0, #12]
 8013888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801388a:	4606      	mov	r6, r0
 801388c:	bb02      	cbnz	r2, 80138d0 <_dtoa_r+0xa40>
 801388e:	4601      	mov	r1, r0
 8013890:	9802      	ldr	r0, [sp, #8]
 8013892:	f000 fc3f 	bl	8014114 <__mcmp>
 8013896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013898:	4602      	mov	r2, r0
 801389a:	4631      	mov	r1, r6
 801389c:	4648      	mov	r0, r9
 801389e:	920c      	str	r2, [sp, #48]	@ 0x30
 80138a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80138a2:	f000 fa05 	bl	8013cb0 <_Bfree>
 80138a6:	9b07      	ldr	r3, [sp, #28]
 80138a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80138aa:	9e00      	ldr	r6, [sp, #0]
 80138ac:	ea42 0103 	orr.w	r1, r2, r3
 80138b0:	9b06      	ldr	r3, [sp, #24]
 80138b2:	4319      	orrs	r1, r3
 80138b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138b6:	d10d      	bne.n	80138d4 <_dtoa_r+0xa44>
 80138b8:	2b39      	cmp	r3, #57	@ 0x39
 80138ba:	d027      	beq.n	801390c <_dtoa_r+0xa7c>
 80138bc:	9a04      	ldr	r2, [sp, #16]
 80138be:	2a00      	cmp	r2, #0
 80138c0:	dd01      	ble.n	80138c6 <_dtoa_r+0xa36>
 80138c2:	9b03      	ldr	r3, [sp, #12]
 80138c4:	3331      	adds	r3, #49	@ 0x31
 80138c6:	f88b 3000 	strb.w	r3, [fp]
 80138ca:	e52e      	b.n	801332a <_dtoa_r+0x49a>
 80138cc:	4628      	mov	r0, r5
 80138ce:	e7b9      	b.n	8013844 <_dtoa_r+0x9b4>
 80138d0:	2201      	movs	r2, #1
 80138d2:	e7e2      	b.n	801389a <_dtoa_r+0xa0a>
 80138d4:	9904      	ldr	r1, [sp, #16]
 80138d6:	2900      	cmp	r1, #0
 80138d8:	db04      	blt.n	80138e4 <_dtoa_r+0xa54>
 80138da:	9807      	ldr	r0, [sp, #28]
 80138dc:	4301      	orrs	r1, r0
 80138de:	9806      	ldr	r0, [sp, #24]
 80138e0:	4301      	orrs	r1, r0
 80138e2:	d120      	bne.n	8013926 <_dtoa_r+0xa96>
 80138e4:	2a00      	cmp	r2, #0
 80138e6:	ddee      	ble.n	80138c6 <_dtoa_r+0xa36>
 80138e8:	9902      	ldr	r1, [sp, #8]
 80138ea:	9300      	str	r3, [sp, #0]
 80138ec:	2201      	movs	r2, #1
 80138ee:	4648      	mov	r0, r9
 80138f0:	f000 fba4 	bl	801403c <__lshift>
 80138f4:	4621      	mov	r1, r4
 80138f6:	9002      	str	r0, [sp, #8]
 80138f8:	f000 fc0c 	bl	8014114 <__mcmp>
 80138fc:	2800      	cmp	r0, #0
 80138fe:	9b00      	ldr	r3, [sp, #0]
 8013900:	dc02      	bgt.n	8013908 <_dtoa_r+0xa78>
 8013902:	d1e0      	bne.n	80138c6 <_dtoa_r+0xa36>
 8013904:	07da      	lsls	r2, r3, #31
 8013906:	d5de      	bpl.n	80138c6 <_dtoa_r+0xa36>
 8013908:	2b39      	cmp	r3, #57	@ 0x39
 801390a:	d1da      	bne.n	80138c2 <_dtoa_r+0xa32>
 801390c:	2339      	movs	r3, #57	@ 0x39
 801390e:	f88b 3000 	strb.w	r3, [fp]
 8013912:	4633      	mov	r3, r6
 8013914:	461e      	mov	r6, r3
 8013916:	3b01      	subs	r3, #1
 8013918:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801391c:	2a39      	cmp	r2, #57	@ 0x39
 801391e:	d04e      	beq.n	80139be <_dtoa_r+0xb2e>
 8013920:	3201      	adds	r2, #1
 8013922:	701a      	strb	r2, [r3, #0]
 8013924:	e501      	b.n	801332a <_dtoa_r+0x49a>
 8013926:	2a00      	cmp	r2, #0
 8013928:	dd03      	ble.n	8013932 <_dtoa_r+0xaa2>
 801392a:	2b39      	cmp	r3, #57	@ 0x39
 801392c:	d0ee      	beq.n	801390c <_dtoa_r+0xa7c>
 801392e:	3301      	adds	r3, #1
 8013930:	e7c9      	b.n	80138c6 <_dtoa_r+0xa36>
 8013932:	9a00      	ldr	r2, [sp, #0]
 8013934:	9908      	ldr	r1, [sp, #32]
 8013936:	f802 3c01 	strb.w	r3, [r2, #-1]
 801393a:	428a      	cmp	r2, r1
 801393c:	d028      	beq.n	8013990 <_dtoa_r+0xb00>
 801393e:	9902      	ldr	r1, [sp, #8]
 8013940:	2300      	movs	r3, #0
 8013942:	220a      	movs	r2, #10
 8013944:	4648      	mov	r0, r9
 8013946:	f000 f9d5 	bl	8013cf4 <__multadd>
 801394a:	42af      	cmp	r7, r5
 801394c:	9002      	str	r0, [sp, #8]
 801394e:	f04f 0300 	mov.w	r3, #0
 8013952:	f04f 020a 	mov.w	r2, #10
 8013956:	4639      	mov	r1, r7
 8013958:	4648      	mov	r0, r9
 801395a:	d107      	bne.n	801396c <_dtoa_r+0xadc>
 801395c:	f000 f9ca 	bl	8013cf4 <__multadd>
 8013960:	4607      	mov	r7, r0
 8013962:	4605      	mov	r5, r0
 8013964:	9b00      	ldr	r3, [sp, #0]
 8013966:	3301      	adds	r3, #1
 8013968:	9300      	str	r3, [sp, #0]
 801396a:	e777      	b.n	801385c <_dtoa_r+0x9cc>
 801396c:	f000 f9c2 	bl	8013cf4 <__multadd>
 8013970:	4629      	mov	r1, r5
 8013972:	4607      	mov	r7, r0
 8013974:	2300      	movs	r3, #0
 8013976:	220a      	movs	r2, #10
 8013978:	4648      	mov	r0, r9
 801397a:	f000 f9bb 	bl	8013cf4 <__multadd>
 801397e:	4605      	mov	r5, r0
 8013980:	e7f0      	b.n	8013964 <_dtoa_r+0xad4>
 8013982:	f1bb 0f00 	cmp.w	fp, #0
 8013986:	bfcc      	ite	gt
 8013988:	465e      	movgt	r6, fp
 801398a:	2601      	movle	r6, #1
 801398c:	4456      	add	r6, sl
 801398e:	2700      	movs	r7, #0
 8013990:	9902      	ldr	r1, [sp, #8]
 8013992:	9300      	str	r3, [sp, #0]
 8013994:	2201      	movs	r2, #1
 8013996:	4648      	mov	r0, r9
 8013998:	f000 fb50 	bl	801403c <__lshift>
 801399c:	4621      	mov	r1, r4
 801399e:	9002      	str	r0, [sp, #8]
 80139a0:	f000 fbb8 	bl	8014114 <__mcmp>
 80139a4:	2800      	cmp	r0, #0
 80139a6:	dcb4      	bgt.n	8013912 <_dtoa_r+0xa82>
 80139a8:	d102      	bne.n	80139b0 <_dtoa_r+0xb20>
 80139aa:	9b00      	ldr	r3, [sp, #0]
 80139ac:	07db      	lsls	r3, r3, #31
 80139ae:	d4b0      	bmi.n	8013912 <_dtoa_r+0xa82>
 80139b0:	4633      	mov	r3, r6
 80139b2:	461e      	mov	r6, r3
 80139b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80139b8:	2a30      	cmp	r2, #48	@ 0x30
 80139ba:	d0fa      	beq.n	80139b2 <_dtoa_r+0xb22>
 80139bc:	e4b5      	b.n	801332a <_dtoa_r+0x49a>
 80139be:	459a      	cmp	sl, r3
 80139c0:	d1a8      	bne.n	8013914 <_dtoa_r+0xa84>
 80139c2:	2331      	movs	r3, #49	@ 0x31
 80139c4:	f108 0801 	add.w	r8, r8, #1
 80139c8:	f88a 3000 	strb.w	r3, [sl]
 80139cc:	e4ad      	b.n	801332a <_dtoa_r+0x49a>
 80139ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80139d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013a2c <_dtoa_r+0xb9c>
 80139d4:	b11b      	cbz	r3, 80139de <_dtoa_r+0xb4e>
 80139d6:	f10a 0308 	add.w	r3, sl, #8
 80139da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80139dc:	6013      	str	r3, [r2, #0]
 80139de:	4650      	mov	r0, sl
 80139e0:	b017      	add	sp, #92	@ 0x5c
 80139e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139e6:	9b07      	ldr	r3, [sp, #28]
 80139e8:	2b01      	cmp	r3, #1
 80139ea:	f77f ae2e 	ble.w	801364a <_dtoa_r+0x7ba>
 80139ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80139f0:	9308      	str	r3, [sp, #32]
 80139f2:	2001      	movs	r0, #1
 80139f4:	e64d      	b.n	8013692 <_dtoa_r+0x802>
 80139f6:	f1bb 0f00 	cmp.w	fp, #0
 80139fa:	f77f aed9 	ble.w	80137b0 <_dtoa_r+0x920>
 80139fe:	4656      	mov	r6, sl
 8013a00:	9802      	ldr	r0, [sp, #8]
 8013a02:	4621      	mov	r1, r4
 8013a04:	f7ff f9b9 	bl	8012d7a <quorem>
 8013a08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013a0c:	f806 3b01 	strb.w	r3, [r6], #1
 8013a10:	eba6 020a 	sub.w	r2, r6, sl
 8013a14:	4593      	cmp	fp, r2
 8013a16:	ddb4      	ble.n	8013982 <_dtoa_r+0xaf2>
 8013a18:	9902      	ldr	r1, [sp, #8]
 8013a1a:	2300      	movs	r3, #0
 8013a1c:	220a      	movs	r2, #10
 8013a1e:	4648      	mov	r0, r9
 8013a20:	f000 f968 	bl	8013cf4 <__multadd>
 8013a24:	9002      	str	r0, [sp, #8]
 8013a26:	e7eb      	b.n	8013a00 <_dtoa_r+0xb70>
 8013a28:	08016bec 	.word	0x08016bec
 8013a2c:	08016b70 	.word	0x08016b70

08013a30 <_free_r>:
 8013a30:	b538      	push	{r3, r4, r5, lr}
 8013a32:	4605      	mov	r5, r0
 8013a34:	2900      	cmp	r1, #0
 8013a36:	d041      	beq.n	8013abc <_free_r+0x8c>
 8013a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a3c:	1f0c      	subs	r4, r1, #4
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	bfb8      	it	lt
 8013a42:	18e4      	addlt	r4, r4, r3
 8013a44:	f000 f8e8 	bl	8013c18 <__malloc_lock>
 8013a48:	4a1d      	ldr	r2, [pc, #116]	@ (8013ac0 <_free_r+0x90>)
 8013a4a:	6813      	ldr	r3, [r2, #0]
 8013a4c:	b933      	cbnz	r3, 8013a5c <_free_r+0x2c>
 8013a4e:	6063      	str	r3, [r4, #4]
 8013a50:	6014      	str	r4, [r2, #0]
 8013a52:	4628      	mov	r0, r5
 8013a54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013a58:	f000 b8e4 	b.w	8013c24 <__malloc_unlock>
 8013a5c:	42a3      	cmp	r3, r4
 8013a5e:	d908      	bls.n	8013a72 <_free_r+0x42>
 8013a60:	6820      	ldr	r0, [r4, #0]
 8013a62:	1821      	adds	r1, r4, r0
 8013a64:	428b      	cmp	r3, r1
 8013a66:	bf01      	itttt	eq
 8013a68:	6819      	ldreq	r1, [r3, #0]
 8013a6a:	685b      	ldreq	r3, [r3, #4]
 8013a6c:	1809      	addeq	r1, r1, r0
 8013a6e:	6021      	streq	r1, [r4, #0]
 8013a70:	e7ed      	b.n	8013a4e <_free_r+0x1e>
 8013a72:	461a      	mov	r2, r3
 8013a74:	685b      	ldr	r3, [r3, #4]
 8013a76:	b10b      	cbz	r3, 8013a7c <_free_r+0x4c>
 8013a78:	42a3      	cmp	r3, r4
 8013a7a:	d9fa      	bls.n	8013a72 <_free_r+0x42>
 8013a7c:	6811      	ldr	r1, [r2, #0]
 8013a7e:	1850      	adds	r0, r2, r1
 8013a80:	42a0      	cmp	r0, r4
 8013a82:	d10b      	bne.n	8013a9c <_free_r+0x6c>
 8013a84:	6820      	ldr	r0, [r4, #0]
 8013a86:	4401      	add	r1, r0
 8013a88:	1850      	adds	r0, r2, r1
 8013a8a:	4283      	cmp	r3, r0
 8013a8c:	6011      	str	r1, [r2, #0]
 8013a8e:	d1e0      	bne.n	8013a52 <_free_r+0x22>
 8013a90:	6818      	ldr	r0, [r3, #0]
 8013a92:	685b      	ldr	r3, [r3, #4]
 8013a94:	6053      	str	r3, [r2, #4]
 8013a96:	4408      	add	r0, r1
 8013a98:	6010      	str	r0, [r2, #0]
 8013a9a:	e7da      	b.n	8013a52 <_free_r+0x22>
 8013a9c:	d902      	bls.n	8013aa4 <_free_r+0x74>
 8013a9e:	230c      	movs	r3, #12
 8013aa0:	602b      	str	r3, [r5, #0]
 8013aa2:	e7d6      	b.n	8013a52 <_free_r+0x22>
 8013aa4:	6820      	ldr	r0, [r4, #0]
 8013aa6:	1821      	adds	r1, r4, r0
 8013aa8:	428b      	cmp	r3, r1
 8013aaa:	bf04      	itt	eq
 8013aac:	6819      	ldreq	r1, [r3, #0]
 8013aae:	685b      	ldreq	r3, [r3, #4]
 8013ab0:	6063      	str	r3, [r4, #4]
 8013ab2:	bf04      	itt	eq
 8013ab4:	1809      	addeq	r1, r1, r0
 8013ab6:	6021      	streq	r1, [r4, #0]
 8013ab8:	6054      	str	r4, [r2, #4]
 8013aba:	e7ca      	b.n	8013a52 <_free_r+0x22>
 8013abc:	bd38      	pop	{r3, r4, r5, pc}
 8013abe:	bf00      	nop
 8013ac0:	20003750 	.word	0x20003750

08013ac4 <malloc>:
 8013ac4:	4b02      	ldr	r3, [pc, #8]	@ (8013ad0 <malloc+0xc>)
 8013ac6:	4601      	mov	r1, r0
 8013ac8:	6818      	ldr	r0, [r3, #0]
 8013aca:	f000 b825 	b.w	8013b18 <_malloc_r>
 8013ace:	bf00      	nop
 8013ad0:	200001ac 	.word	0x200001ac

08013ad4 <sbrk_aligned>:
 8013ad4:	b570      	push	{r4, r5, r6, lr}
 8013ad6:	4e0f      	ldr	r6, [pc, #60]	@ (8013b14 <sbrk_aligned+0x40>)
 8013ad8:	460c      	mov	r4, r1
 8013ada:	6831      	ldr	r1, [r6, #0]
 8013adc:	4605      	mov	r5, r0
 8013ade:	b911      	cbnz	r1, 8013ae6 <sbrk_aligned+0x12>
 8013ae0:	f000 fe24 	bl	801472c <_sbrk_r>
 8013ae4:	6030      	str	r0, [r6, #0]
 8013ae6:	4621      	mov	r1, r4
 8013ae8:	4628      	mov	r0, r5
 8013aea:	f000 fe1f 	bl	801472c <_sbrk_r>
 8013aee:	1c43      	adds	r3, r0, #1
 8013af0:	d103      	bne.n	8013afa <sbrk_aligned+0x26>
 8013af2:	f04f 34ff 	mov.w	r4, #4294967295
 8013af6:	4620      	mov	r0, r4
 8013af8:	bd70      	pop	{r4, r5, r6, pc}
 8013afa:	1cc4      	adds	r4, r0, #3
 8013afc:	f024 0403 	bic.w	r4, r4, #3
 8013b00:	42a0      	cmp	r0, r4
 8013b02:	d0f8      	beq.n	8013af6 <sbrk_aligned+0x22>
 8013b04:	1a21      	subs	r1, r4, r0
 8013b06:	4628      	mov	r0, r5
 8013b08:	f000 fe10 	bl	801472c <_sbrk_r>
 8013b0c:	3001      	adds	r0, #1
 8013b0e:	d1f2      	bne.n	8013af6 <sbrk_aligned+0x22>
 8013b10:	e7ef      	b.n	8013af2 <sbrk_aligned+0x1e>
 8013b12:	bf00      	nop
 8013b14:	2000374c 	.word	0x2000374c

08013b18 <_malloc_r>:
 8013b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b1c:	1ccd      	adds	r5, r1, #3
 8013b1e:	f025 0503 	bic.w	r5, r5, #3
 8013b22:	3508      	adds	r5, #8
 8013b24:	2d0c      	cmp	r5, #12
 8013b26:	bf38      	it	cc
 8013b28:	250c      	movcc	r5, #12
 8013b2a:	2d00      	cmp	r5, #0
 8013b2c:	4606      	mov	r6, r0
 8013b2e:	db01      	blt.n	8013b34 <_malloc_r+0x1c>
 8013b30:	42a9      	cmp	r1, r5
 8013b32:	d904      	bls.n	8013b3e <_malloc_r+0x26>
 8013b34:	230c      	movs	r3, #12
 8013b36:	6033      	str	r3, [r6, #0]
 8013b38:	2000      	movs	r0, #0
 8013b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013c14 <_malloc_r+0xfc>
 8013b42:	f000 f869 	bl	8013c18 <__malloc_lock>
 8013b46:	f8d8 3000 	ldr.w	r3, [r8]
 8013b4a:	461c      	mov	r4, r3
 8013b4c:	bb44      	cbnz	r4, 8013ba0 <_malloc_r+0x88>
 8013b4e:	4629      	mov	r1, r5
 8013b50:	4630      	mov	r0, r6
 8013b52:	f7ff ffbf 	bl	8013ad4 <sbrk_aligned>
 8013b56:	1c43      	adds	r3, r0, #1
 8013b58:	4604      	mov	r4, r0
 8013b5a:	d158      	bne.n	8013c0e <_malloc_r+0xf6>
 8013b5c:	f8d8 4000 	ldr.w	r4, [r8]
 8013b60:	4627      	mov	r7, r4
 8013b62:	2f00      	cmp	r7, #0
 8013b64:	d143      	bne.n	8013bee <_malloc_r+0xd6>
 8013b66:	2c00      	cmp	r4, #0
 8013b68:	d04b      	beq.n	8013c02 <_malloc_r+0xea>
 8013b6a:	6823      	ldr	r3, [r4, #0]
 8013b6c:	4639      	mov	r1, r7
 8013b6e:	4630      	mov	r0, r6
 8013b70:	eb04 0903 	add.w	r9, r4, r3
 8013b74:	f000 fdda 	bl	801472c <_sbrk_r>
 8013b78:	4581      	cmp	r9, r0
 8013b7a:	d142      	bne.n	8013c02 <_malloc_r+0xea>
 8013b7c:	6821      	ldr	r1, [r4, #0]
 8013b7e:	1a6d      	subs	r5, r5, r1
 8013b80:	4629      	mov	r1, r5
 8013b82:	4630      	mov	r0, r6
 8013b84:	f7ff ffa6 	bl	8013ad4 <sbrk_aligned>
 8013b88:	3001      	adds	r0, #1
 8013b8a:	d03a      	beq.n	8013c02 <_malloc_r+0xea>
 8013b8c:	6823      	ldr	r3, [r4, #0]
 8013b8e:	442b      	add	r3, r5
 8013b90:	6023      	str	r3, [r4, #0]
 8013b92:	f8d8 3000 	ldr.w	r3, [r8]
 8013b96:	685a      	ldr	r2, [r3, #4]
 8013b98:	bb62      	cbnz	r2, 8013bf4 <_malloc_r+0xdc>
 8013b9a:	f8c8 7000 	str.w	r7, [r8]
 8013b9e:	e00f      	b.n	8013bc0 <_malloc_r+0xa8>
 8013ba0:	6822      	ldr	r2, [r4, #0]
 8013ba2:	1b52      	subs	r2, r2, r5
 8013ba4:	d420      	bmi.n	8013be8 <_malloc_r+0xd0>
 8013ba6:	2a0b      	cmp	r2, #11
 8013ba8:	d917      	bls.n	8013bda <_malloc_r+0xc2>
 8013baa:	1961      	adds	r1, r4, r5
 8013bac:	42a3      	cmp	r3, r4
 8013bae:	6025      	str	r5, [r4, #0]
 8013bb0:	bf18      	it	ne
 8013bb2:	6059      	strne	r1, [r3, #4]
 8013bb4:	6863      	ldr	r3, [r4, #4]
 8013bb6:	bf08      	it	eq
 8013bb8:	f8c8 1000 	streq.w	r1, [r8]
 8013bbc:	5162      	str	r2, [r4, r5]
 8013bbe:	604b      	str	r3, [r1, #4]
 8013bc0:	4630      	mov	r0, r6
 8013bc2:	f000 f82f 	bl	8013c24 <__malloc_unlock>
 8013bc6:	f104 000b 	add.w	r0, r4, #11
 8013bca:	1d23      	adds	r3, r4, #4
 8013bcc:	f020 0007 	bic.w	r0, r0, #7
 8013bd0:	1ac2      	subs	r2, r0, r3
 8013bd2:	bf1c      	itt	ne
 8013bd4:	1a1b      	subne	r3, r3, r0
 8013bd6:	50a3      	strne	r3, [r4, r2]
 8013bd8:	e7af      	b.n	8013b3a <_malloc_r+0x22>
 8013bda:	6862      	ldr	r2, [r4, #4]
 8013bdc:	42a3      	cmp	r3, r4
 8013bde:	bf0c      	ite	eq
 8013be0:	f8c8 2000 	streq.w	r2, [r8]
 8013be4:	605a      	strne	r2, [r3, #4]
 8013be6:	e7eb      	b.n	8013bc0 <_malloc_r+0xa8>
 8013be8:	4623      	mov	r3, r4
 8013bea:	6864      	ldr	r4, [r4, #4]
 8013bec:	e7ae      	b.n	8013b4c <_malloc_r+0x34>
 8013bee:	463c      	mov	r4, r7
 8013bf0:	687f      	ldr	r7, [r7, #4]
 8013bf2:	e7b6      	b.n	8013b62 <_malloc_r+0x4a>
 8013bf4:	461a      	mov	r2, r3
 8013bf6:	685b      	ldr	r3, [r3, #4]
 8013bf8:	42a3      	cmp	r3, r4
 8013bfa:	d1fb      	bne.n	8013bf4 <_malloc_r+0xdc>
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	6053      	str	r3, [r2, #4]
 8013c00:	e7de      	b.n	8013bc0 <_malloc_r+0xa8>
 8013c02:	230c      	movs	r3, #12
 8013c04:	6033      	str	r3, [r6, #0]
 8013c06:	4630      	mov	r0, r6
 8013c08:	f000 f80c 	bl	8013c24 <__malloc_unlock>
 8013c0c:	e794      	b.n	8013b38 <_malloc_r+0x20>
 8013c0e:	6005      	str	r5, [r0, #0]
 8013c10:	e7d6      	b.n	8013bc0 <_malloc_r+0xa8>
 8013c12:	bf00      	nop
 8013c14:	20003750 	.word	0x20003750

08013c18 <__malloc_lock>:
 8013c18:	4801      	ldr	r0, [pc, #4]	@ (8013c20 <__malloc_lock+0x8>)
 8013c1a:	f7ff b89e 	b.w	8012d5a <__retarget_lock_acquire_recursive>
 8013c1e:	bf00      	nop
 8013c20:	20003748 	.word	0x20003748

08013c24 <__malloc_unlock>:
 8013c24:	4801      	ldr	r0, [pc, #4]	@ (8013c2c <__malloc_unlock+0x8>)
 8013c26:	f7ff b899 	b.w	8012d5c <__retarget_lock_release_recursive>
 8013c2a:	bf00      	nop
 8013c2c:	20003748 	.word	0x20003748

08013c30 <_Balloc>:
 8013c30:	b570      	push	{r4, r5, r6, lr}
 8013c32:	69c6      	ldr	r6, [r0, #28]
 8013c34:	4604      	mov	r4, r0
 8013c36:	460d      	mov	r5, r1
 8013c38:	b976      	cbnz	r6, 8013c58 <_Balloc+0x28>
 8013c3a:	2010      	movs	r0, #16
 8013c3c:	f7ff ff42 	bl	8013ac4 <malloc>
 8013c40:	4602      	mov	r2, r0
 8013c42:	61e0      	str	r0, [r4, #28]
 8013c44:	b920      	cbnz	r0, 8013c50 <_Balloc+0x20>
 8013c46:	4b18      	ldr	r3, [pc, #96]	@ (8013ca8 <_Balloc+0x78>)
 8013c48:	4818      	ldr	r0, [pc, #96]	@ (8013cac <_Balloc+0x7c>)
 8013c4a:	216b      	movs	r1, #107	@ 0x6b
 8013c4c:	f000 fd7e 	bl	801474c <__assert_func>
 8013c50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c54:	6006      	str	r6, [r0, #0]
 8013c56:	60c6      	str	r6, [r0, #12]
 8013c58:	69e6      	ldr	r6, [r4, #28]
 8013c5a:	68f3      	ldr	r3, [r6, #12]
 8013c5c:	b183      	cbz	r3, 8013c80 <_Balloc+0x50>
 8013c5e:	69e3      	ldr	r3, [r4, #28]
 8013c60:	68db      	ldr	r3, [r3, #12]
 8013c62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013c66:	b9b8      	cbnz	r0, 8013c98 <_Balloc+0x68>
 8013c68:	2101      	movs	r1, #1
 8013c6a:	fa01 f605 	lsl.w	r6, r1, r5
 8013c6e:	1d72      	adds	r2, r6, #5
 8013c70:	0092      	lsls	r2, r2, #2
 8013c72:	4620      	mov	r0, r4
 8013c74:	f000 fd88 	bl	8014788 <_calloc_r>
 8013c78:	b160      	cbz	r0, 8013c94 <_Balloc+0x64>
 8013c7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013c7e:	e00e      	b.n	8013c9e <_Balloc+0x6e>
 8013c80:	2221      	movs	r2, #33	@ 0x21
 8013c82:	2104      	movs	r1, #4
 8013c84:	4620      	mov	r0, r4
 8013c86:	f000 fd7f 	bl	8014788 <_calloc_r>
 8013c8a:	69e3      	ldr	r3, [r4, #28]
 8013c8c:	60f0      	str	r0, [r6, #12]
 8013c8e:	68db      	ldr	r3, [r3, #12]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d1e4      	bne.n	8013c5e <_Balloc+0x2e>
 8013c94:	2000      	movs	r0, #0
 8013c96:	bd70      	pop	{r4, r5, r6, pc}
 8013c98:	6802      	ldr	r2, [r0, #0]
 8013c9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013c9e:	2300      	movs	r3, #0
 8013ca0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013ca4:	e7f7      	b.n	8013c96 <_Balloc+0x66>
 8013ca6:	bf00      	nop
 8013ca8:	08016b7d 	.word	0x08016b7d
 8013cac:	08016bfd 	.word	0x08016bfd

08013cb0 <_Bfree>:
 8013cb0:	b570      	push	{r4, r5, r6, lr}
 8013cb2:	69c6      	ldr	r6, [r0, #28]
 8013cb4:	4605      	mov	r5, r0
 8013cb6:	460c      	mov	r4, r1
 8013cb8:	b976      	cbnz	r6, 8013cd8 <_Bfree+0x28>
 8013cba:	2010      	movs	r0, #16
 8013cbc:	f7ff ff02 	bl	8013ac4 <malloc>
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	61e8      	str	r0, [r5, #28]
 8013cc4:	b920      	cbnz	r0, 8013cd0 <_Bfree+0x20>
 8013cc6:	4b09      	ldr	r3, [pc, #36]	@ (8013cec <_Bfree+0x3c>)
 8013cc8:	4809      	ldr	r0, [pc, #36]	@ (8013cf0 <_Bfree+0x40>)
 8013cca:	218f      	movs	r1, #143	@ 0x8f
 8013ccc:	f000 fd3e 	bl	801474c <__assert_func>
 8013cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cd4:	6006      	str	r6, [r0, #0]
 8013cd6:	60c6      	str	r6, [r0, #12]
 8013cd8:	b13c      	cbz	r4, 8013cea <_Bfree+0x3a>
 8013cda:	69eb      	ldr	r3, [r5, #28]
 8013cdc:	6862      	ldr	r2, [r4, #4]
 8013cde:	68db      	ldr	r3, [r3, #12]
 8013ce0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013ce4:	6021      	str	r1, [r4, #0]
 8013ce6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013cea:	bd70      	pop	{r4, r5, r6, pc}
 8013cec:	08016b7d 	.word	0x08016b7d
 8013cf0:	08016bfd 	.word	0x08016bfd

08013cf4 <__multadd>:
 8013cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cf8:	690d      	ldr	r5, [r1, #16]
 8013cfa:	4607      	mov	r7, r0
 8013cfc:	460c      	mov	r4, r1
 8013cfe:	461e      	mov	r6, r3
 8013d00:	f101 0c14 	add.w	ip, r1, #20
 8013d04:	2000      	movs	r0, #0
 8013d06:	f8dc 3000 	ldr.w	r3, [ip]
 8013d0a:	b299      	uxth	r1, r3
 8013d0c:	fb02 6101 	mla	r1, r2, r1, r6
 8013d10:	0c1e      	lsrs	r6, r3, #16
 8013d12:	0c0b      	lsrs	r3, r1, #16
 8013d14:	fb02 3306 	mla	r3, r2, r6, r3
 8013d18:	b289      	uxth	r1, r1
 8013d1a:	3001      	adds	r0, #1
 8013d1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013d20:	4285      	cmp	r5, r0
 8013d22:	f84c 1b04 	str.w	r1, [ip], #4
 8013d26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013d2a:	dcec      	bgt.n	8013d06 <__multadd+0x12>
 8013d2c:	b30e      	cbz	r6, 8013d72 <__multadd+0x7e>
 8013d2e:	68a3      	ldr	r3, [r4, #8]
 8013d30:	42ab      	cmp	r3, r5
 8013d32:	dc19      	bgt.n	8013d68 <__multadd+0x74>
 8013d34:	6861      	ldr	r1, [r4, #4]
 8013d36:	4638      	mov	r0, r7
 8013d38:	3101      	adds	r1, #1
 8013d3a:	f7ff ff79 	bl	8013c30 <_Balloc>
 8013d3e:	4680      	mov	r8, r0
 8013d40:	b928      	cbnz	r0, 8013d4e <__multadd+0x5a>
 8013d42:	4602      	mov	r2, r0
 8013d44:	4b0c      	ldr	r3, [pc, #48]	@ (8013d78 <__multadd+0x84>)
 8013d46:	480d      	ldr	r0, [pc, #52]	@ (8013d7c <__multadd+0x88>)
 8013d48:	21ba      	movs	r1, #186	@ 0xba
 8013d4a:	f000 fcff 	bl	801474c <__assert_func>
 8013d4e:	6922      	ldr	r2, [r4, #16]
 8013d50:	3202      	adds	r2, #2
 8013d52:	f104 010c 	add.w	r1, r4, #12
 8013d56:	0092      	lsls	r2, r2, #2
 8013d58:	300c      	adds	r0, #12
 8013d5a:	f7ff f800 	bl	8012d5e <memcpy>
 8013d5e:	4621      	mov	r1, r4
 8013d60:	4638      	mov	r0, r7
 8013d62:	f7ff ffa5 	bl	8013cb0 <_Bfree>
 8013d66:	4644      	mov	r4, r8
 8013d68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013d6c:	3501      	adds	r5, #1
 8013d6e:	615e      	str	r6, [r3, #20]
 8013d70:	6125      	str	r5, [r4, #16]
 8013d72:	4620      	mov	r0, r4
 8013d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d78:	08016bec 	.word	0x08016bec
 8013d7c:	08016bfd 	.word	0x08016bfd

08013d80 <__hi0bits>:
 8013d80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013d84:	4603      	mov	r3, r0
 8013d86:	bf36      	itet	cc
 8013d88:	0403      	lslcc	r3, r0, #16
 8013d8a:	2000      	movcs	r0, #0
 8013d8c:	2010      	movcc	r0, #16
 8013d8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013d92:	bf3c      	itt	cc
 8013d94:	021b      	lslcc	r3, r3, #8
 8013d96:	3008      	addcc	r0, #8
 8013d98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013d9c:	bf3c      	itt	cc
 8013d9e:	011b      	lslcc	r3, r3, #4
 8013da0:	3004      	addcc	r0, #4
 8013da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013da6:	bf3c      	itt	cc
 8013da8:	009b      	lslcc	r3, r3, #2
 8013daa:	3002      	addcc	r0, #2
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	db05      	blt.n	8013dbc <__hi0bits+0x3c>
 8013db0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013db4:	f100 0001 	add.w	r0, r0, #1
 8013db8:	bf08      	it	eq
 8013dba:	2020      	moveq	r0, #32
 8013dbc:	4770      	bx	lr

08013dbe <__lo0bits>:
 8013dbe:	6803      	ldr	r3, [r0, #0]
 8013dc0:	4602      	mov	r2, r0
 8013dc2:	f013 0007 	ands.w	r0, r3, #7
 8013dc6:	d00b      	beq.n	8013de0 <__lo0bits+0x22>
 8013dc8:	07d9      	lsls	r1, r3, #31
 8013dca:	d421      	bmi.n	8013e10 <__lo0bits+0x52>
 8013dcc:	0798      	lsls	r0, r3, #30
 8013dce:	bf49      	itett	mi
 8013dd0:	085b      	lsrmi	r3, r3, #1
 8013dd2:	089b      	lsrpl	r3, r3, #2
 8013dd4:	2001      	movmi	r0, #1
 8013dd6:	6013      	strmi	r3, [r2, #0]
 8013dd8:	bf5c      	itt	pl
 8013dda:	6013      	strpl	r3, [r2, #0]
 8013ddc:	2002      	movpl	r0, #2
 8013dde:	4770      	bx	lr
 8013de0:	b299      	uxth	r1, r3
 8013de2:	b909      	cbnz	r1, 8013de8 <__lo0bits+0x2a>
 8013de4:	0c1b      	lsrs	r3, r3, #16
 8013de6:	2010      	movs	r0, #16
 8013de8:	b2d9      	uxtb	r1, r3
 8013dea:	b909      	cbnz	r1, 8013df0 <__lo0bits+0x32>
 8013dec:	3008      	adds	r0, #8
 8013dee:	0a1b      	lsrs	r3, r3, #8
 8013df0:	0719      	lsls	r1, r3, #28
 8013df2:	bf04      	itt	eq
 8013df4:	091b      	lsreq	r3, r3, #4
 8013df6:	3004      	addeq	r0, #4
 8013df8:	0799      	lsls	r1, r3, #30
 8013dfa:	bf04      	itt	eq
 8013dfc:	089b      	lsreq	r3, r3, #2
 8013dfe:	3002      	addeq	r0, #2
 8013e00:	07d9      	lsls	r1, r3, #31
 8013e02:	d403      	bmi.n	8013e0c <__lo0bits+0x4e>
 8013e04:	085b      	lsrs	r3, r3, #1
 8013e06:	f100 0001 	add.w	r0, r0, #1
 8013e0a:	d003      	beq.n	8013e14 <__lo0bits+0x56>
 8013e0c:	6013      	str	r3, [r2, #0]
 8013e0e:	4770      	bx	lr
 8013e10:	2000      	movs	r0, #0
 8013e12:	4770      	bx	lr
 8013e14:	2020      	movs	r0, #32
 8013e16:	4770      	bx	lr

08013e18 <__i2b>:
 8013e18:	b510      	push	{r4, lr}
 8013e1a:	460c      	mov	r4, r1
 8013e1c:	2101      	movs	r1, #1
 8013e1e:	f7ff ff07 	bl	8013c30 <_Balloc>
 8013e22:	4602      	mov	r2, r0
 8013e24:	b928      	cbnz	r0, 8013e32 <__i2b+0x1a>
 8013e26:	4b05      	ldr	r3, [pc, #20]	@ (8013e3c <__i2b+0x24>)
 8013e28:	4805      	ldr	r0, [pc, #20]	@ (8013e40 <__i2b+0x28>)
 8013e2a:	f240 1145 	movw	r1, #325	@ 0x145
 8013e2e:	f000 fc8d 	bl	801474c <__assert_func>
 8013e32:	2301      	movs	r3, #1
 8013e34:	6144      	str	r4, [r0, #20]
 8013e36:	6103      	str	r3, [r0, #16]
 8013e38:	bd10      	pop	{r4, pc}
 8013e3a:	bf00      	nop
 8013e3c:	08016bec 	.word	0x08016bec
 8013e40:	08016bfd 	.word	0x08016bfd

08013e44 <__multiply>:
 8013e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e48:	4617      	mov	r7, r2
 8013e4a:	690a      	ldr	r2, [r1, #16]
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	429a      	cmp	r2, r3
 8013e50:	bfa8      	it	ge
 8013e52:	463b      	movge	r3, r7
 8013e54:	4689      	mov	r9, r1
 8013e56:	bfa4      	itt	ge
 8013e58:	460f      	movge	r7, r1
 8013e5a:	4699      	movge	r9, r3
 8013e5c:	693d      	ldr	r5, [r7, #16]
 8013e5e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	6879      	ldr	r1, [r7, #4]
 8013e66:	eb05 060a 	add.w	r6, r5, sl
 8013e6a:	42b3      	cmp	r3, r6
 8013e6c:	b085      	sub	sp, #20
 8013e6e:	bfb8      	it	lt
 8013e70:	3101      	addlt	r1, #1
 8013e72:	f7ff fedd 	bl	8013c30 <_Balloc>
 8013e76:	b930      	cbnz	r0, 8013e86 <__multiply+0x42>
 8013e78:	4602      	mov	r2, r0
 8013e7a:	4b41      	ldr	r3, [pc, #260]	@ (8013f80 <__multiply+0x13c>)
 8013e7c:	4841      	ldr	r0, [pc, #260]	@ (8013f84 <__multiply+0x140>)
 8013e7e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013e82:	f000 fc63 	bl	801474c <__assert_func>
 8013e86:	f100 0414 	add.w	r4, r0, #20
 8013e8a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013e8e:	4623      	mov	r3, r4
 8013e90:	2200      	movs	r2, #0
 8013e92:	4573      	cmp	r3, lr
 8013e94:	d320      	bcc.n	8013ed8 <__multiply+0x94>
 8013e96:	f107 0814 	add.w	r8, r7, #20
 8013e9a:	f109 0114 	add.w	r1, r9, #20
 8013e9e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013ea2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013ea6:	9302      	str	r3, [sp, #8]
 8013ea8:	1beb      	subs	r3, r5, r7
 8013eaa:	3b15      	subs	r3, #21
 8013eac:	f023 0303 	bic.w	r3, r3, #3
 8013eb0:	3304      	adds	r3, #4
 8013eb2:	3715      	adds	r7, #21
 8013eb4:	42bd      	cmp	r5, r7
 8013eb6:	bf38      	it	cc
 8013eb8:	2304      	movcc	r3, #4
 8013eba:	9301      	str	r3, [sp, #4]
 8013ebc:	9b02      	ldr	r3, [sp, #8]
 8013ebe:	9103      	str	r1, [sp, #12]
 8013ec0:	428b      	cmp	r3, r1
 8013ec2:	d80c      	bhi.n	8013ede <__multiply+0x9a>
 8013ec4:	2e00      	cmp	r6, #0
 8013ec6:	dd03      	ble.n	8013ed0 <__multiply+0x8c>
 8013ec8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d055      	beq.n	8013f7c <__multiply+0x138>
 8013ed0:	6106      	str	r6, [r0, #16]
 8013ed2:	b005      	add	sp, #20
 8013ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ed8:	f843 2b04 	str.w	r2, [r3], #4
 8013edc:	e7d9      	b.n	8013e92 <__multiply+0x4e>
 8013ede:	f8b1 a000 	ldrh.w	sl, [r1]
 8013ee2:	f1ba 0f00 	cmp.w	sl, #0
 8013ee6:	d01f      	beq.n	8013f28 <__multiply+0xe4>
 8013ee8:	46c4      	mov	ip, r8
 8013eea:	46a1      	mov	r9, r4
 8013eec:	2700      	movs	r7, #0
 8013eee:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013ef2:	f8d9 3000 	ldr.w	r3, [r9]
 8013ef6:	fa1f fb82 	uxth.w	fp, r2
 8013efa:	b29b      	uxth	r3, r3
 8013efc:	fb0a 330b 	mla	r3, sl, fp, r3
 8013f00:	443b      	add	r3, r7
 8013f02:	f8d9 7000 	ldr.w	r7, [r9]
 8013f06:	0c12      	lsrs	r2, r2, #16
 8013f08:	0c3f      	lsrs	r7, r7, #16
 8013f0a:	fb0a 7202 	mla	r2, sl, r2, r7
 8013f0e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013f12:	b29b      	uxth	r3, r3
 8013f14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f18:	4565      	cmp	r5, ip
 8013f1a:	f849 3b04 	str.w	r3, [r9], #4
 8013f1e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013f22:	d8e4      	bhi.n	8013eee <__multiply+0xaa>
 8013f24:	9b01      	ldr	r3, [sp, #4]
 8013f26:	50e7      	str	r7, [r4, r3]
 8013f28:	9b03      	ldr	r3, [sp, #12]
 8013f2a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013f2e:	3104      	adds	r1, #4
 8013f30:	f1b9 0f00 	cmp.w	r9, #0
 8013f34:	d020      	beq.n	8013f78 <__multiply+0x134>
 8013f36:	6823      	ldr	r3, [r4, #0]
 8013f38:	4647      	mov	r7, r8
 8013f3a:	46a4      	mov	ip, r4
 8013f3c:	f04f 0a00 	mov.w	sl, #0
 8013f40:	f8b7 b000 	ldrh.w	fp, [r7]
 8013f44:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013f48:	fb09 220b 	mla	r2, r9, fp, r2
 8013f4c:	4452      	add	r2, sl
 8013f4e:	b29b      	uxth	r3, r3
 8013f50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013f54:	f84c 3b04 	str.w	r3, [ip], #4
 8013f58:	f857 3b04 	ldr.w	r3, [r7], #4
 8013f5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f60:	f8bc 3000 	ldrh.w	r3, [ip]
 8013f64:	fb09 330a 	mla	r3, r9, sl, r3
 8013f68:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013f6c:	42bd      	cmp	r5, r7
 8013f6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f72:	d8e5      	bhi.n	8013f40 <__multiply+0xfc>
 8013f74:	9a01      	ldr	r2, [sp, #4]
 8013f76:	50a3      	str	r3, [r4, r2]
 8013f78:	3404      	adds	r4, #4
 8013f7a:	e79f      	b.n	8013ebc <__multiply+0x78>
 8013f7c:	3e01      	subs	r6, #1
 8013f7e:	e7a1      	b.n	8013ec4 <__multiply+0x80>
 8013f80:	08016bec 	.word	0x08016bec
 8013f84:	08016bfd 	.word	0x08016bfd

08013f88 <__pow5mult>:
 8013f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f8c:	4615      	mov	r5, r2
 8013f8e:	f012 0203 	ands.w	r2, r2, #3
 8013f92:	4607      	mov	r7, r0
 8013f94:	460e      	mov	r6, r1
 8013f96:	d007      	beq.n	8013fa8 <__pow5mult+0x20>
 8013f98:	4c25      	ldr	r4, [pc, #148]	@ (8014030 <__pow5mult+0xa8>)
 8013f9a:	3a01      	subs	r2, #1
 8013f9c:	2300      	movs	r3, #0
 8013f9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013fa2:	f7ff fea7 	bl	8013cf4 <__multadd>
 8013fa6:	4606      	mov	r6, r0
 8013fa8:	10ad      	asrs	r5, r5, #2
 8013faa:	d03d      	beq.n	8014028 <__pow5mult+0xa0>
 8013fac:	69fc      	ldr	r4, [r7, #28]
 8013fae:	b97c      	cbnz	r4, 8013fd0 <__pow5mult+0x48>
 8013fb0:	2010      	movs	r0, #16
 8013fb2:	f7ff fd87 	bl	8013ac4 <malloc>
 8013fb6:	4602      	mov	r2, r0
 8013fb8:	61f8      	str	r0, [r7, #28]
 8013fba:	b928      	cbnz	r0, 8013fc8 <__pow5mult+0x40>
 8013fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8014034 <__pow5mult+0xac>)
 8013fbe:	481e      	ldr	r0, [pc, #120]	@ (8014038 <__pow5mult+0xb0>)
 8013fc0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013fc4:	f000 fbc2 	bl	801474c <__assert_func>
 8013fc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013fcc:	6004      	str	r4, [r0, #0]
 8013fce:	60c4      	str	r4, [r0, #12]
 8013fd0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013fd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013fd8:	b94c      	cbnz	r4, 8013fee <__pow5mult+0x66>
 8013fda:	f240 2171 	movw	r1, #625	@ 0x271
 8013fde:	4638      	mov	r0, r7
 8013fe0:	f7ff ff1a 	bl	8013e18 <__i2b>
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	f8c8 0008 	str.w	r0, [r8, #8]
 8013fea:	4604      	mov	r4, r0
 8013fec:	6003      	str	r3, [r0, #0]
 8013fee:	f04f 0900 	mov.w	r9, #0
 8013ff2:	07eb      	lsls	r3, r5, #31
 8013ff4:	d50a      	bpl.n	801400c <__pow5mult+0x84>
 8013ff6:	4631      	mov	r1, r6
 8013ff8:	4622      	mov	r2, r4
 8013ffa:	4638      	mov	r0, r7
 8013ffc:	f7ff ff22 	bl	8013e44 <__multiply>
 8014000:	4631      	mov	r1, r6
 8014002:	4680      	mov	r8, r0
 8014004:	4638      	mov	r0, r7
 8014006:	f7ff fe53 	bl	8013cb0 <_Bfree>
 801400a:	4646      	mov	r6, r8
 801400c:	106d      	asrs	r5, r5, #1
 801400e:	d00b      	beq.n	8014028 <__pow5mult+0xa0>
 8014010:	6820      	ldr	r0, [r4, #0]
 8014012:	b938      	cbnz	r0, 8014024 <__pow5mult+0x9c>
 8014014:	4622      	mov	r2, r4
 8014016:	4621      	mov	r1, r4
 8014018:	4638      	mov	r0, r7
 801401a:	f7ff ff13 	bl	8013e44 <__multiply>
 801401e:	6020      	str	r0, [r4, #0]
 8014020:	f8c0 9000 	str.w	r9, [r0]
 8014024:	4604      	mov	r4, r0
 8014026:	e7e4      	b.n	8013ff2 <__pow5mult+0x6a>
 8014028:	4630      	mov	r0, r6
 801402a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801402e:	bf00      	nop
 8014030:	08016cb0 	.word	0x08016cb0
 8014034:	08016b7d 	.word	0x08016b7d
 8014038:	08016bfd 	.word	0x08016bfd

0801403c <__lshift>:
 801403c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014040:	460c      	mov	r4, r1
 8014042:	6849      	ldr	r1, [r1, #4]
 8014044:	6923      	ldr	r3, [r4, #16]
 8014046:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801404a:	68a3      	ldr	r3, [r4, #8]
 801404c:	4607      	mov	r7, r0
 801404e:	4691      	mov	r9, r2
 8014050:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014054:	f108 0601 	add.w	r6, r8, #1
 8014058:	42b3      	cmp	r3, r6
 801405a:	db0b      	blt.n	8014074 <__lshift+0x38>
 801405c:	4638      	mov	r0, r7
 801405e:	f7ff fde7 	bl	8013c30 <_Balloc>
 8014062:	4605      	mov	r5, r0
 8014064:	b948      	cbnz	r0, 801407a <__lshift+0x3e>
 8014066:	4602      	mov	r2, r0
 8014068:	4b28      	ldr	r3, [pc, #160]	@ (801410c <__lshift+0xd0>)
 801406a:	4829      	ldr	r0, [pc, #164]	@ (8014110 <__lshift+0xd4>)
 801406c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014070:	f000 fb6c 	bl	801474c <__assert_func>
 8014074:	3101      	adds	r1, #1
 8014076:	005b      	lsls	r3, r3, #1
 8014078:	e7ee      	b.n	8014058 <__lshift+0x1c>
 801407a:	2300      	movs	r3, #0
 801407c:	f100 0114 	add.w	r1, r0, #20
 8014080:	f100 0210 	add.w	r2, r0, #16
 8014084:	4618      	mov	r0, r3
 8014086:	4553      	cmp	r3, sl
 8014088:	db33      	blt.n	80140f2 <__lshift+0xb6>
 801408a:	6920      	ldr	r0, [r4, #16]
 801408c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014090:	f104 0314 	add.w	r3, r4, #20
 8014094:	f019 091f 	ands.w	r9, r9, #31
 8014098:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801409c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80140a0:	d02b      	beq.n	80140fa <__lshift+0xbe>
 80140a2:	f1c9 0e20 	rsb	lr, r9, #32
 80140a6:	468a      	mov	sl, r1
 80140a8:	2200      	movs	r2, #0
 80140aa:	6818      	ldr	r0, [r3, #0]
 80140ac:	fa00 f009 	lsl.w	r0, r0, r9
 80140b0:	4310      	orrs	r0, r2
 80140b2:	f84a 0b04 	str.w	r0, [sl], #4
 80140b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80140ba:	459c      	cmp	ip, r3
 80140bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80140c0:	d8f3      	bhi.n	80140aa <__lshift+0x6e>
 80140c2:	ebac 0304 	sub.w	r3, ip, r4
 80140c6:	3b15      	subs	r3, #21
 80140c8:	f023 0303 	bic.w	r3, r3, #3
 80140cc:	3304      	adds	r3, #4
 80140ce:	f104 0015 	add.w	r0, r4, #21
 80140d2:	4560      	cmp	r0, ip
 80140d4:	bf88      	it	hi
 80140d6:	2304      	movhi	r3, #4
 80140d8:	50ca      	str	r2, [r1, r3]
 80140da:	b10a      	cbz	r2, 80140e0 <__lshift+0xa4>
 80140dc:	f108 0602 	add.w	r6, r8, #2
 80140e0:	3e01      	subs	r6, #1
 80140e2:	4638      	mov	r0, r7
 80140e4:	612e      	str	r6, [r5, #16]
 80140e6:	4621      	mov	r1, r4
 80140e8:	f7ff fde2 	bl	8013cb0 <_Bfree>
 80140ec:	4628      	mov	r0, r5
 80140ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80140f6:	3301      	adds	r3, #1
 80140f8:	e7c5      	b.n	8014086 <__lshift+0x4a>
 80140fa:	3904      	subs	r1, #4
 80140fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8014100:	f841 2f04 	str.w	r2, [r1, #4]!
 8014104:	459c      	cmp	ip, r3
 8014106:	d8f9      	bhi.n	80140fc <__lshift+0xc0>
 8014108:	e7ea      	b.n	80140e0 <__lshift+0xa4>
 801410a:	bf00      	nop
 801410c:	08016bec 	.word	0x08016bec
 8014110:	08016bfd 	.word	0x08016bfd

08014114 <__mcmp>:
 8014114:	690a      	ldr	r2, [r1, #16]
 8014116:	4603      	mov	r3, r0
 8014118:	6900      	ldr	r0, [r0, #16]
 801411a:	1a80      	subs	r0, r0, r2
 801411c:	b530      	push	{r4, r5, lr}
 801411e:	d10e      	bne.n	801413e <__mcmp+0x2a>
 8014120:	3314      	adds	r3, #20
 8014122:	3114      	adds	r1, #20
 8014124:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014128:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801412c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014130:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014134:	4295      	cmp	r5, r2
 8014136:	d003      	beq.n	8014140 <__mcmp+0x2c>
 8014138:	d205      	bcs.n	8014146 <__mcmp+0x32>
 801413a:	f04f 30ff 	mov.w	r0, #4294967295
 801413e:	bd30      	pop	{r4, r5, pc}
 8014140:	42a3      	cmp	r3, r4
 8014142:	d3f3      	bcc.n	801412c <__mcmp+0x18>
 8014144:	e7fb      	b.n	801413e <__mcmp+0x2a>
 8014146:	2001      	movs	r0, #1
 8014148:	e7f9      	b.n	801413e <__mcmp+0x2a>
	...

0801414c <__mdiff>:
 801414c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014150:	4689      	mov	r9, r1
 8014152:	4606      	mov	r6, r0
 8014154:	4611      	mov	r1, r2
 8014156:	4648      	mov	r0, r9
 8014158:	4614      	mov	r4, r2
 801415a:	f7ff ffdb 	bl	8014114 <__mcmp>
 801415e:	1e05      	subs	r5, r0, #0
 8014160:	d112      	bne.n	8014188 <__mdiff+0x3c>
 8014162:	4629      	mov	r1, r5
 8014164:	4630      	mov	r0, r6
 8014166:	f7ff fd63 	bl	8013c30 <_Balloc>
 801416a:	4602      	mov	r2, r0
 801416c:	b928      	cbnz	r0, 801417a <__mdiff+0x2e>
 801416e:	4b3f      	ldr	r3, [pc, #252]	@ (801426c <__mdiff+0x120>)
 8014170:	f240 2137 	movw	r1, #567	@ 0x237
 8014174:	483e      	ldr	r0, [pc, #248]	@ (8014270 <__mdiff+0x124>)
 8014176:	f000 fae9 	bl	801474c <__assert_func>
 801417a:	2301      	movs	r3, #1
 801417c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014180:	4610      	mov	r0, r2
 8014182:	b003      	add	sp, #12
 8014184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014188:	bfbc      	itt	lt
 801418a:	464b      	movlt	r3, r9
 801418c:	46a1      	movlt	r9, r4
 801418e:	4630      	mov	r0, r6
 8014190:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014194:	bfba      	itte	lt
 8014196:	461c      	movlt	r4, r3
 8014198:	2501      	movlt	r5, #1
 801419a:	2500      	movge	r5, #0
 801419c:	f7ff fd48 	bl	8013c30 <_Balloc>
 80141a0:	4602      	mov	r2, r0
 80141a2:	b918      	cbnz	r0, 80141ac <__mdiff+0x60>
 80141a4:	4b31      	ldr	r3, [pc, #196]	@ (801426c <__mdiff+0x120>)
 80141a6:	f240 2145 	movw	r1, #581	@ 0x245
 80141aa:	e7e3      	b.n	8014174 <__mdiff+0x28>
 80141ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80141b0:	6926      	ldr	r6, [r4, #16]
 80141b2:	60c5      	str	r5, [r0, #12]
 80141b4:	f109 0310 	add.w	r3, r9, #16
 80141b8:	f109 0514 	add.w	r5, r9, #20
 80141bc:	f104 0e14 	add.w	lr, r4, #20
 80141c0:	f100 0b14 	add.w	fp, r0, #20
 80141c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80141c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80141cc:	9301      	str	r3, [sp, #4]
 80141ce:	46d9      	mov	r9, fp
 80141d0:	f04f 0c00 	mov.w	ip, #0
 80141d4:	9b01      	ldr	r3, [sp, #4]
 80141d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80141da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80141de:	9301      	str	r3, [sp, #4]
 80141e0:	fa1f f38a 	uxth.w	r3, sl
 80141e4:	4619      	mov	r1, r3
 80141e6:	b283      	uxth	r3, r0
 80141e8:	1acb      	subs	r3, r1, r3
 80141ea:	0c00      	lsrs	r0, r0, #16
 80141ec:	4463      	add	r3, ip
 80141ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80141f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80141f6:	b29b      	uxth	r3, r3
 80141f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80141fc:	4576      	cmp	r6, lr
 80141fe:	f849 3b04 	str.w	r3, [r9], #4
 8014202:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014206:	d8e5      	bhi.n	80141d4 <__mdiff+0x88>
 8014208:	1b33      	subs	r3, r6, r4
 801420a:	3b15      	subs	r3, #21
 801420c:	f023 0303 	bic.w	r3, r3, #3
 8014210:	3415      	adds	r4, #21
 8014212:	3304      	adds	r3, #4
 8014214:	42a6      	cmp	r6, r4
 8014216:	bf38      	it	cc
 8014218:	2304      	movcc	r3, #4
 801421a:	441d      	add	r5, r3
 801421c:	445b      	add	r3, fp
 801421e:	461e      	mov	r6, r3
 8014220:	462c      	mov	r4, r5
 8014222:	4544      	cmp	r4, r8
 8014224:	d30e      	bcc.n	8014244 <__mdiff+0xf8>
 8014226:	f108 0103 	add.w	r1, r8, #3
 801422a:	1b49      	subs	r1, r1, r5
 801422c:	f021 0103 	bic.w	r1, r1, #3
 8014230:	3d03      	subs	r5, #3
 8014232:	45a8      	cmp	r8, r5
 8014234:	bf38      	it	cc
 8014236:	2100      	movcc	r1, #0
 8014238:	440b      	add	r3, r1
 801423a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801423e:	b191      	cbz	r1, 8014266 <__mdiff+0x11a>
 8014240:	6117      	str	r7, [r2, #16]
 8014242:	e79d      	b.n	8014180 <__mdiff+0x34>
 8014244:	f854 1b04 	ldr.w	r1, [r4], #4
 8014248:	46e6      	mov	lr, ip
 801424a:	0c08      	lsrs	r0, r1, #16
 801424c:	fa1c fc81 	uxtah	ip, ip, r1
 8014250:	4471      	add	r1, lr
 8014252:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014256:	b289      	uxth	r1, r1
 8014258:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801425c:	f846 1b04 	str.w	r1, [r6], #4
 8014260:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014264:	e7dd      	b.n	8014222 <__mdiff+0xd6>
 8014266:	3f01      	subs	r7, #1
 8014268:	e7e7      	b.n	801423a <__mdiff+0xee>
 801426a:	bf00      	nop
 801426c:	08016bec 	.word	0x08016bec
 8014270:	08016bfd 	.word	0x08016bfd

08014274 <__d2b>:
 8014274:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014278:	460f      	mov	r7, r1
 801427a:	2101      	movs	r1, #1
 801427c:	ec59 8b10 	vmov	r8, r9, d0
 8014280:	4616      	mov	r6, r2
 8014282:	f7ff fcd5 	bl	8013c30 <_Balloc>
 8014286:	4604      	mov	r4, r0
 8014288:	b930      	cbnz	r0, 8014298 <__d2b+0x24>
 801428a:	4602      	mov	r2, r0
 801428c:	4b23      	ldr	r3, [pc, #140]	@ (801431c <__d2b+0xa8>)
 801428e:	4824      	ldr	r0, [pc, #144]	@ (8014320 <__d2b+0xac>)
 8014290:	f240 310f 	movw	r1, #783	@ 0x30f
 8014294:	f000 fa5a 	bl	801474c <__assert_func>
 8014298:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801429c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80142a0:	b10d      	cbz	r5, 80142a6 <__d2b+0x32>
 80142a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80142a6:	9301      	str	r3, [sp, #4]
 80142a8:	f1b8 0300 	subs.w	r3, r8, #0
 80142ac:	d023      	beq.n	80142f6 <__d2b+0x82>
 80142ae:	4668      	mov	r0, sp
 80142b0:	9300      	str	r3, [sp, #0]
 80142b2:	f7ff fd84 	bl	8013dbe <__lo0bits>
 80142b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80142ba:	b1d0      	cbz	r0, 80142f2 <__d2b+0x7e>
 80142bc:	f1c0 0320 	rsb	r3, r0, #32
 80142c0:	fa02 f303 	lsl.w	r3, r2, r3
 80142c4:	430b      	orrs	r3, r1
 80142c6:	40c2      	lsrs	r2, r0
 80142c8:	6163      	str	r3, [r4, #20]
 80142ca:	9201      	str	r2, [sp, #4]
 80142cc:	9b01      	ldr	r3, [sp, #4]
 80142ce:	61a3      	str	r3, [r4, #24]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	bf0c      	ite	eq
 80142d4:	2201      	moveq	r2, #1
 80142d6:	2202      	movne	r2, #2
 80142d8:	6122      	str	r2, [r4, #16]
 80142da:	b1a5      	cbz	r5, 8014306 <__d2b+0x92>
 80142dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80142e0:	4405      	add	r5, r0
 80142e2:	603d      	str	r5, [r7, #0]
 80142e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80142e8:	6030      	str	r0, [r6, #0]
 80142ea:	4620      	mov	r0, r4
 80142ec:	b003      	add	sp, #12
 80142ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80142f2:	6161      	str	r1, [r4, #20]
 80142f4:	e7ea      	b.n	80142cc <__d2b+0x58>
 80142f6:	a801      	add	r0, sp, #4
 80142f8:	f7ff fd61 	bl	8013dbe <__lo0bits>
 80142fc:	9b01      	ldr	r3, [sp, #4]
 80142fe:	6163      	str	r3, [r4, #20]
 8014300:	3020      	adds	r0, #32
 8014302:	2201      	movs	r2, #1
 8014304:	e7e8      	b.n	80142d8 <__d2b+0x64>
 8014306:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801430a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801430e:	6038      	str	r0, [r7, #0]
 8014310:	6918      	ldr	r0, [r3, #16]
 8014312:	f7ff fd35 	bl	8013d80 <__hi0bits>
 8014316:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801431a:	e7e5      	b.n	80142e8 <__d2b+0x74>
 801431c:	08016bec 	.word	0x08016bec
 8014320:	08016bfd 	.word	0x08016bfd

08014324 <__ssputs_r>:
 8014324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014328:	688e      	ldr	r6, [r1, #8]
 801432a:	461f      	mov	r7, r3
 801432c:	42be      	cmp	r6, r7
 801432e:	680b      	ldr	r3, [r1, #0]
 8014330:	4682      	mov	sl, r0
 8014332:	460c      	mov	r4, r1
 8014334:	4690      	mov	r8, r2
 8014336:	d82d      	bhi.n	8014394 <__ssputs_r+0x70>
 8014338:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801433c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014340:	d026      	beq.n	8014390 <__ssputs_r+0x6c>
 8014342:	6965      	ldr	r5, [r4, #20]
 8014344:	6909      	ldr	r1, [r1, #16]
 8014346:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801434a:	eba3 0901 	sub.w	r9, r3, r1
 801434e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014352:	1c7b      	adds	r3, r7, #1
 8014354:	444b      	add	r3, r9
 8014356:	106d      	asrs	r5, r5, #1
 8014358:	429d      	cmp	r5, r3
 801435a:	bf38      	it	cc
 801435c:	461d      	movcc	r5, r3
 801435e:	0553      	lsls	r3, r2, #21
 8014360:	d527      	bpl.n	80143b2 <__ssputs_r+0x8e>
 8014362:	4629      	mov	r1, r5
 8014364:	f7ff fbd8 	bl	8013b18 <_malloc_r>
 8014368:	4606      	mov	r6, r0
 801436a:	b360      	cbz	r0, 80143c6 <__ssputs_r+0xa2>
 801436c:	6921      	ldr	r1, [r4, #16]
 801436e:	464a      	mov	r2, r9
 8014370:	f7fe fcf5 	bl	8012d5e <memcpy>
 8014374:	89a3      	ldrh	r3, [r4, #12]
 8014376:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801437a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801437e:	81a3      	strh	r3, [r4, #12]
 8014380:	6126      	str	r6, [r4, #16]
 8014382:	6165      	str	r5, [r4, #20]
 8014384:	444e      	add	r6, r9
 8014386:	eba5 0509 	sub.w	r5, r5, r9
 801438a:	6026      	str	r6, [r4, #0]
 801438c:	60a5      	str	r5, [r4, #8]
 801438e:	463e      	mov	r6, r7
 8014390:	42be      	cmp	r6, r7
 8014392:	d900      	bls.n	8014396 <__ssputs_r+0x72>
 8014394:	463e      	mov	r6, r7
 8014396:	6820      	ldr	r0, [r4, #0]
 8014398:	4632      	mov	r2, r6
 801439a:	4641      	mov	r1, r8
 801439c:	f7fe fc45 	bl	8012c2a <memmove>
 80143a0:	68a3      	ldr	r3, [r4, #8]
 80143a2:	1b9b      	subs	r3, r3, r6
 80143a4:	60a3      	str	r3, [r4, #8]
 80143a6:	6823      	ldr	r3, [r4, #0]
 80143a8:	4433      	add	r3, r6
 80143aa:	6023      	str	r3, [r4, #0]
 80143ac:	2000      	movs	r0, #0
 80143ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143b2:	462a      	mov	r2, r5
 80143b4:	f000 fa0e 	bl	80147d4 <_realloc_r>
 80143b8:	4606      	mov	r6, r0
 80143ba:	2800      	cmp	r0, #0
 80143bc:	d1e0      	bne.n	8014380 <__ssputs_r+0x5c>
 80143be:	6921      	ldr	r1, [r4, #16]
 80143c0:	4650      	mov	r0, sl
 80143c2:	f7ff fb35 	bl	8013a30 <_free_r>
 80143c6:	230c      	movs	r3, #12
 80143c8:	f8ca 3000 	str.w	r3, [sl]
 80143cc:	89a3      	ldrh	r3, [r4, #12]
 80143ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143d2:	81a3      	strh	r3, [r4, #12]
 80143d4:	f04f 30ff 	mov.w	r0, #4294967295
 80143d8:	e7e9      	b.n	80143ae <__ssputs_r+0x8a>
	...

080143dc <_svfiprintf_r>:
 80143dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e0:	4698      	mov	r8, r3
 80143e2:	898b      	ldrh	r3, [r1, #12]
 80143e4:	061b      	lsls	r3, r3, #24
 80143e6:	b09d      	sub	sp, #116	@ 0x74
 80143e8:	4607      	mov	r7, r0
 80143ea:	460d      	mov	r5, r1
 80143ec:	4614      	mov	r4, r2
 80143ee:	d510      	bpl.n	8014412 <_svfiprintf_r+0x36>
 80143f0:	690b      	ldr	r3, [r1, #16]
 80143f2:	b973      	cbnz	r3, 8014412 <_svfiprintf_r+0x36>
 80143f4:	2140      	movs	r1, #64	@ 0x40
 80143f6:	f7ff fb8f 	bl	8013b18 <_malloc_r>
 80143fa:	6028      	str	r0, [r5, #0]
 80143fc:	6128      	str	r0, [r5, #16]
 80143fe:	b930      	cbnz	r0, 801440e <_svfiprintf_r+0x32>
 8014400:	230c      	movs	r3, #12
 8014402:	603b      	str	r3, [r7, #0]
 8014404:	f04f 30ff 	mov.w	r0, #4294967295
 8014408:	b01d      	add	sp, #116	@ 0x74
 801440a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801440e:	2340      	movs	r3, #64	@ 0x40
 8014410:	616b      	str	r3, [r5, #20]
 8014412:	2300      	movs	r3, #0
 8014414:	9309      	str	r3, [sp, #36]	@ 0x24
 8014416:	2320      	movs	r3, #32
 8014418:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801441c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014420:	2330      	movs	r3, #48	@ 0x30
 8014422:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80145c0 <_svfiprintf_r+0x1e4>
 8014426:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801442a:	f04f 0901 	mov.w	r9, #1
 801442e:	4623      	mov	r3, r4
 8014430:	469a      	mov	sl, r3
 8014432:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014436:	b10a      	cbz	r2, 801443c <_svfiprintf_r+0x60>
 8014438:	2a25      	cmp	r2, #37	@ 0x25
 801443a:	d1f9      	bne.n	8014430 <_svfiprintf_r+0x54>
 801443c:	ebba 0b04 	subs.w	fp, sl, r4
 8014440:	d00b      	beq.n	801445a <_svfiprintf_r+0x7e>
 8014442:	465b      	mov	r3, fp
 8014444:	4622      	mov	r2, r4
 8014446:	4629      	mov	r1, r5
 8014448:	4638      	mov	r0, r7
 801444a:	f7ff ff6b 	bl	8014324 <__ssputs_r>
 801444e:	3001      	adds	r0, #1
 8014450:	f000 80a7 	beq.w	80145a2 <_svfiprintf_r+0x1c6>
 8014454:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014456:	445a      	add	r2, fp
 8014458:	9209      	str	r2, [sp, #36]	@ 0x24
 801445a:	f89a 3000 	ldrb.w	r3, [sl]
 801445e:	2b00      	cmp	r3, #0
 8014460:	f000 809f 	beq.w	80145a2 <_svfiprintf_r+0x1c6>
 8014464:	2300      	movs	r3, #0
 8014466:	f04f 32ff 	mov.w	r2, #4294967295
 801446a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801446e:	f10a 0a01 	add.w	sl, sl, #1
 8014472:	9304      	str	r3, [sp, #16]
 8014474:	9307      	str	r3, [sp, #28]
 8014476:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801447a:	931a      	str	r3, [sp, #104]	@ 0x68
 801447c:	4654      	mov	r4, sl
 801447e:	2205      	movs	r2, #5
 8014480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014484:	484e      	ldr	r0, [pc, #312]	@ (80145c0 <_svfiprintf_r+0x1e4>)
 8014486:	f7eb fecb 	bl	8000220 <memchr>
 801448a:	9a04      	ldr	r2, [sp, #16]
 801448c:	b9d8      	cbnz	r0, 80144c6 <_svfiprintf_r+0xea>
 801448e:	06d0      	lsls	r0, r2, #27
 8014490:	bf44      	itt	mi
 8014492:	2320      	movmi	r3, #32
 8014494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014498:	0711      	lsls	r1, r2, #28
 801449a:	bf44      	itt	mi
 801449c:	232b      	movmi	r3, #43	@ 0x2b
 801449e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80144a2:	f89a 3000 	ldrb.w	r3, [sl]
 80144a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80144a8:	d015      	beq.n	80144d6 <_svfiprintf_r+0xfa>
 80144aa:	9a07      	ldr	r2, [sp, #28]
 80144ac:	4654      	mov	r4, sl
 80144ae:	2000      	movs	r0, #0
 80144b0:	f04f 0c0a 	mov.w	ip, #10
 80144b4:	4621      	mov	r1, r4
 80144b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80144ba:	3b30      	subs	r3, #48	@ 0x30
 80144bc:	2b09      	cmp	r3, #9
 80144be:	d94b      	bls.n	8014558 <_svfiprintf_r+0x17c>
 80144c0:	b1b0      	cbz	r0, 80144f0 <_svfiprintf_r+0x114>
 80144c2:	9207      	str	r2, [sp, #28]
 80144c4:	e014      	b.n	80144f0 <_svfiprintf_r+0x114>
 80144c6:	eba0 0308 	sub.w	r3, r0, r8
 80144ca:	fa09 f303 	lsl.w	r3, r9, r3
 80144ce:	4313      	orrs	r3, r2
 80144d0:	9304      	str	r3, [sp, #16]
 80144d2:	46a2      	mov	sl, r4
 80144d4:	e7d2      	b.n	801447c <_svfiprintf_r+0xa0>
 80144d6:	9b03      	ldr	r3, [sp, #12]
 80144d8:	1d19      	adds	r1, r3, #4
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	9103      	str	r1, [sp, #12]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	bfbb      	ittet	lt
 80144e2:	425b      	neglt	r3, r3
 80144e4:	f042 0202 	orrlt.w	r2, r2, #2
 80144e8:	9307      	strge	r3, [sp, #28]
 80144ea:	9307      	strlt	r3, [sp, #28]
 80144ec:	bfb8      	it	lt
 80144ee:	9204      	strlt	r2, [sp, #16]
 80144f0:	7823      	ldrb	r3, [r4, #0]
 80144f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80144f4:	d10a      	bne.n	801450c <_svfiprintf_r+0x130>
 80144f6:	7863      	ldrb	r3, [r4, #1]
 80144f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80144fa:	d132      	bne.n	8014562 <_svfiprintf_r+0x186>
 80144fc:	9b03      	ldr	r3, [sp, #12]
 80144fe:	1d1a      	adds	r2, r3, #4
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	9203      	str	r2, [sp, #12]
 8014504:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014508:	3402      	adds	r4, #2
 801450a:	9305      	str	r3, [sp, #20]
 801450c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80145d0 <_svfiprintf_r+0x1f4>
 8014510:	7821      	ldrb	r1, [r4, #0]
 8014512:	2203      	movs	r2, #3
 8014514:	4650      	mov	r0, sl
 8014516:	f7eb fe83 	bl	8000220 <memchr>
 801451a:	b138      	cbz	r0, 801452c <_svfiprintf_r+0x150>
 801451c:	9b04      	ldr	r3, [sp, #16]
 801451e:	eba0 000a 	sub.w	r0, r0, sl
 8014522:	2240      	movs	r2, #64	@ 0x40
 8014524:	4082      	lsls	r2, r0
 8014526:	4313      	orrs	r3, r2
 8014528:	3401      	adds	r4, #1
 801452a:	9304      	str	r3, [sp, #16]
 801452c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014530:	4824      	ldr	r0, [pc, #144]	@ (80145c4 <_svfiprintf_r+0x1e8>)
 8014532:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014536:	2206      	movs	r2, #6
 8014538:	f7eb fe72 	bl	8000220 <memchr>
 801453c:	2800      	cmp	r0, #0
 801453e:	d036      	beq.n	80145ae <_svfiprintf_r+0x1d2>
 8014540:	4b21      	ldr	r3, [pc, #132]	@ (80145c8 <_svfiprintf_r+0x1ec>)
 8014542:	bb1b      	cbnz	r3, 801458c <_svfiprintf_r+0x1b0>
 8014544:	9b03      	ldr	r3, [sp, #12]
 8014546:	3307      	adds	r3, #7
 8014548:	f023 0307 	bic.w	r3, r3, #7
 801454c:	3308      	adds	r3, #8
 801454e:	9303      	str	r3, [sp, #12]
 8014550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014552:	4433      	add	r3, r6
 8014554:	9309      	str	r3, [sp, #36]	@ 0x24
 8014556:	e76a      	b.n	801442e <_svfiprintf_r+0x52>
 8014558:	fb0c 3202 	mla	r2, ip, r2, r3
 801455c:	460c      	mov	r4, r1
 801455e:	2001      	movs	r0, #1
 8014560:	e7a8      	b.n	80144b4 <_svfiprintf_r+0xd8>
 8014562:	2300      	movs	r3, #0
 8014564:	3401      	adds	r4, #1
 8014566:	9305      	str	r3, [sp, #20]
 8014568:	4619      	mov	r1, r3
 801456a:	f04f 0c0a 	mov.w	ip, #10
 801456e:	4620      	mov	r0, r4
 8014570:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014574:	3a30      	subs	r2, #48	@ 0x30
 8014576:	2a09      	cmp	r2, #9
 8014578:	d903      	bls.n	8014582 <_svfiprintf_r+0x1a6>
 801457a:	2b00      	cmp	r3, #0
 801457c:	d0c6      	beq.n	801450c <_svfiprintf_r+0x130>
 801457e:	9105      	str	r1, [sp, #20]
 8014580:	e7c4      	b.n	801450c <_svfiprintf_r+0x130>
 8014582:	fb0c 2101 	mla	r1, ip, r1, r2
 8014586:	4604      	mov	r4, r0
 8014588:	2301      	movs	r3, #1
 801458a:	e7f0      	b.n	801456e <_svfiprintf_r+0x192>
 801458c:	ab03      	add	r3, sp, #12
 801458e:	9300      	str	r3, [sp, #0]
 8014590:	462a      	mov	r2, r5
 8014592:	4b0e      	ldr	r3, [pc, #56]	@ (80145cc <_svfiprintf_r+0x1f0>)
 8014594:	a904      	add	r1, sp, #16
 8014596:	4638      	mov	r0, r7
 8014598:	f7fd fe34 	bl	8012204 <_printf_float>
 801459c:	1c42      	adds	r2, r0, #1
 801459e:	4606      	mov	r6, r0
 80145a0:	d1d6      	bne.n	8014550 <_svfiprintf_r+0x174>
 80145a2:	89ab      	ldrh	r3, [r5, #12]
 80145a4:	065b      	lsls	r3, r3, #25
 80145a6:	f53f af2d 	bmi.w	8014404 <_svfiprintf_r+0x28>
 80145aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80145ac:	e72c      	b.n	8014408 <_svfiprintf_r+0x2c>
 80145ae:	ab03      	add	r3, sp, #12
 80145b0:	9300      	str	r3, [sp, #0]
 80145b2:	462a      	mov	r2, r5
 80145b4:	4b05      	ldr	r3, [pc, #20]	@ (80145cc <_svfiprintf_r+0x1f0>)
 80145b6:	a904      	add	r1, sp, #16
 80145b8:	4638      	mov	r0, r7
 80145ba:	f7fe f8bb 	bl	8012734 <_printf_i>
 80145be:	e7ed      	b.n	801459c <_svfiprintf_r+0x1c0>
 80145c0:	08016c56 	.word	0x08016c56
 80145c4:	08016c60 	.word	0x08016c60
 80145c8:	08012205 	.word	0x08012205
 80145cc:	08014325 	.word	0x08014325
 80145d0:	08016c5c 	.word	0x08016c5c

080145d4 <__sflush_r>:
 80145d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80145d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145dc:	0716      	lsls	r6, r2, #28
 80145de:	4605      	mov	r5, r0
 80145e0:	460c      	mov	r4, r1
 80145e2:	d454      	bmi.n	801468e <__sflush_r+0xba>
 80145e4:	684b      	ldr	r3, [r1, #4]
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	dc02      	bgt.n	80145f0 <__sflush_r+0x1c>
 80145ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	dd48      	ble.n	8014682 <__sflush_r+0xae>
 80145f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145f2:	2e00      	cmp	r6, #0
 80145f4:	d045      	beq.n	8014682 <__sflush_r+0xae>
 80145f6:	2300      	movs	r3, #0
 80145f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80145fc:	682f      	ldr	r7, [r5, #0]
 80145fe:	6a21      	ldr	r1, [r4, #32]
 8014600:	602b      	str	r3, [r5, #0]
 8014602:	d030      	beq.n	8014666 <__sflush_r+0x92>
 8014604:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014606:	89a3      	ldrh	r3, [r4, #12]
 8014608:	0759      	lsls	r1, r3, #29
 801460a:	d505      	bpl.n	8014618 <__sflush_r+0x44>
 801460c:	6863      	ldr	r3, [r4, #4]
 801460e:	1ad2      	subs	r2, r2, r3
 8014610:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014612:	b10b      	cbz	r3, 8014618 <__sflush_r+0x44>
 8014614:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014616:	1ad2      	subs	r2, r2, r3
 8014618:	2300      	movs	r3, #0
 801461a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801461c:	6a21      	ldr	r1, [r4, #32]
 801461e:	4628      	mov	r0, r5
 8014620:	47b0      	blx	r6
 8014622:	1c43      	adds	r3, r0, #1
 8014624:	89a3      	ldrh	r3, [r4, #12]
 8014626:	d106      	bne.n	8014636 <__sflush_r+0x62>
 8014628:	6829      	ldr	r1, [r5, #0]
 801462a:	291d      	cmp	r1, #29
 801462c:	d82b      	bhi.n	8014686 <__sflush_r+0xb2>
 801462e:	4a2a      	ldr	r2, [pc, #168]	@ (80146d8 <__sflush_r+0x104>)
 8014630:	40ca      	lsrs	r2, r1
 8014632:	07d6      	lsls	r6, r2, #31
 8014634:	d527      	bpl.n	8014686 <__sflush_r+0xb2>
 8014636:	2200      	movs	r2, #0
 8014638:	6062      	str	r2, [r4, #4]
 801463a:	04d9      	lsls	r1, r3, #19
 801463c:	6922      	ldr	r2, [r4, #16]
 801463e:	6022      	str	r2, [r4, #0]
 8014640:	d504      	bpl.n	801464c <__sflush_r+0x78>
 8014642:	1c42      	adds	r2, r0, #1
 8014644:	d101      	bne.n	801464a <__sflush_r+0x76>
 8014646:	682b      	ldr	r3, [r5, #0]
 8014648:	b903      	cbnz	r3, 801464c <__sflush_r+0x78>
 801464a:	6560      	str	r0, [r4, #84]	@ 0x54
 801464c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801464e:	602f      	str	r7, [r5, #0]
 8014650:	b1b9      	cbz	r1, 8014682 <__sflush_r+0xae>
 8014652:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014656:	4299      	cmp	r1, r3
 8014658:	d002      	beq.n	8014660 <__sflush_r+0x8c>
 801465a:	4628      	mov	r0, r5
 801465c:	f7ff f9e8 	bl	8013a30 <_free_r>
 8014660:	2300      	movs	r3, #0
 8014662:	6363      	str	r3, [r4, #52]	@ 0x34
 8014664:	e00d      	b.n	8014682 <__sflush_r+0xae>
 8014666:	2301      	movs	r3, #1
 8014668:	4628      	mov	r0, r5
 801466a:	47b0      	blx	r6
 801466c:	4602      	mov	r2, r0
 801466e:	1c50      	adds	r0, r2, #1
 8014670:	d1c9      	bne.n	8014606 <__sflush_r+0x32>
 8014672:	682b      	ldr	r3, [r5, #0]
 8014674:	2b00      	cmp	r3, #0
 8014676:	d0c6      	beq.n	8014606 <__sflush_r+0x32>
 8014678:	2b1d      	cmp	r3, #29
 801467a:	d001      	beq.n	8014680 <__sflush_r+0xac>
 801467c:	2b16      	cmp	r3, #22
 801467e:	d11e      	bne.n	80146be <__sflush_r+0xea>
 8014680:	602f      	str	r7, [r5, #0]
 8014682:	2000      	movs	r0, #0
 8014684:	e022      	b.n	80146cc <__sflush_r+0xf8>
 8014686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801468a:	b21b      	sxth	r3, r3
 801468c:	e01b      	b.n	80146c6 <__sflush_r+0xf2>
 801468e:	690f      	ldr	r7, [r1, #16]
 8014690:	2f00      	cmp	r7, #0
 8014692:	d0f6      	beq.n	8014682 <__sflush_r+0xae>
 8014694:	0793      	lsls	r3, r2, #30
 8014696:	680e      	ldr	r6, [r1, #0]
 8014698:	bf08      	it	eq
 801469a:	694b      	ldreq	r3, [r1, #20]
 801469c:	600f      	str	r7, [r1, #0]
 801469e:	bf18      	it	ne
 80146a0:	2300      	movne	r3, #0
 80146a2:	eba6 0807 	sub.w	r8, r6, r7
 80146a6:	608b      	str	r3, [r1, #8]
 80146a8:	f1b8 0f00 	cmp.w	r8, #0
 80146ac:	dde9      	ble.n	8014682 <__sflush_r+0xae>
 80146ae:	6a21      	ldr	r1, [r4, #32]
 80146b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80146b2:	4643      	mov	r3, r8
 80146b4:	463a      	mov	r2, r7
 80146b6:	4628      	mov	r0, r5
 80146b8:	47b0      	blx	r6
 80146ba:	2800      	cmp	r0, #0
 80146bc:	dc08      	bgt.n	80146d0 <__sflush_r+0xfc>
 80146be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146c6:	81a3      	strh	r3, [r4, #12]
 80146c8:	f04f 30ff 	mov.w	r0, #4294967295
 80146cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146d0:	4407      	add	r7, r0
 80146d2:	eba8 0800 	sub.w	r8, r8, r0
 80146d6:	e7e7      	b.n	80146a8 <__sflush_r+0xd4>
 80146d8:	20400001 	.word	0x20400001

080146dc <_fflush_r>:
 80146dc:	b538      	push	{r3, r4, r5, lr}
 80146de:	690b      	ldr	r3, [r1, #16]
 80146e0:	4605      	mov	r5, r0
 80146e2:	460c      	mov	r4, r1
 80146e4:	b913      	cbnz	r3, 80146ec <_fflush_r+0x10>
 80146e6:	2500      	movs	r5, #0
 80146e8:	4628      	mov	r0, r5
 80146ea:	bd38      	pop	{r3, r4, r5, pc}
 80146ec:	b118      	cbz	r0, 80146f6 <_fflush_r+0x1a>
 80146ee:	6a03      	ldr	r3, [r0, #32]
 80146f0:	b90b      	cbnz	r3, 80146f6 <_fflush_r+0x1a>
 80146f2:	f7fe f9c9 	bl	8012a88 <__sinit>
 80146f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d0f3      	beq.n	80146e6 <_fflush_r+0xa>
 80146fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014700:	07d0      	lsls	r0, r2, #31
 8014702:	d404      	bmi.n	801470e <_fflush_r+0x32>
 8014704:	0599      	lsls	r1, r3, #22
 8014706:	d402      	bmi.n	801470e <_fflush_r+0x32>
 8014708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801470a:	f7fe fb26 	bl	8012d5a <__retarget_lock_acquire_recursive>
 801470e:	4628      	mov	r0, r5
 8014710:	4621      	mov	r1, r4
 8014712:	f7ff ff5f 	bl	80145d4 <__sflush_r>
 8014716:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014718:	07da      	lsls	r2, r3, #31
 801471a:	4605      	mov	r5, r0
 801471c:	d4e4      	bmi.n	80146e8 <_fflush_r+0xc>
 801471e:	89a3      	ldrh	r3, [r4, #12]
 8014720:	059b      	lsls	r3, r3, #22
 8014722:	d4e1      	bmi.n	80146e8 <_fflush_r+0xc>
 8014724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014726:	f7fe fb19 	bl	8012d5c <__retarget_lock_release_recursive>
 801472a:	e7dd      	b.n	80146e8 <_fflush_r+0xc>

0801472c <_sbrk_r>:
 801472c:	b538      	push	{r3, r4, r5, lr}
 801472e:	4d06      	ldr	r5, [pc, #24]	@ (8014748 <_sbrk_r+0x1c>)
 8014730:	2300      	movs	r3, #0
 8014732:	4604      	mov	r4, r0
 8014734:	4608      	mov	r0, r1
 8014736:	602b      	str	r3, [r5, #0]
 8014738:	f7ef fc04 	bl	8003f44 <_sbrk>
 801473c:	1c43      	adds	r3, r0, #1
 801473e:	d102      	bne.n	8014746 <_sbrk_r+0x1a>
 8014740:	682b      	ldr	r3, [r5, #0]
 8014742:	b103      	cbz	r3, 8014746 <_sbrk_r+0x1a>
 8014744:	6023      	str	r3, [r4, #0]
 8014746:	bd38      	pop	{r3, r4, r5, pc}
 8014748:	20003744 	.word	0x20003744

0801474c <__assert_func>:
 801474c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801474e:	4614      	mov	r4, r2
 8014750:	461a      	mov	r2, r3
 8014752:	4b09      	ldr	r3, [pc, #36]	@ (8014778 <__assert_func+0x2c>)
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	4605      	mov	r5, r0
 8014758:	68d8      	ldr	r0, [r3, #12]
 801475a:	b14c      	cbz	r4, 8014770 <__assert_func+0x24>
 801475c:	4b07      	ldr	r3, [pc, #28]	@ (801477c <__assert_func+0x30>)
 801475e:	9100      	str	r1, [sp, #0]
 8014760:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014764:	4906      	ldr	r1, [pc, #24]	@ (8014780 <__assert_func+0x34>)
 8014766:	462b      	mov	r3, r5
 8014768:	f000 f870 	bl	801484c <fiprintf>
 801476c:	f000 f880 	bl	8014870 <abort>
 8014770:	4b04      	ldr	r3, [pc, #16]	@ (8014784 <__assert_func+0x38>)
 8014772:	461c      	mov	r4, r3
 8014774:	e7f3      	b.n	801475e <__assert_func+0x12>
 8014776:	bf00      	nop
 8014778:	200001ac 	.word	0x200001ac
 801477c:	08016c71 	.word	0x08016c71
 8014780:	08016c7e 	.word	0x08016c7e
 8014784:	08016cac 	.word	0x08016cac

08014788 <_calloc_r>:
 8014788:	b570      	push	{r4, r5, r6, lr}
 801478a:	fba1 5402 	umull	r5, r4, r1, r2
 801478e:	b934      	cbnz	r4, 801479e <_calloc_r+0x16>
 8014790:	4629      	mov	r1, r5
 8014792:	f7ff f9c1 	bl	8013b18 <_malloc_r>
 8014796:	4606      	mov	r6, r0
 8014798:	b928      	cbnz	r0, 80147a6 <_calloc_r+0x1e>
 801479a:	4630      	mov	r0, r6
 801479c:	bd70      	pop	{r4, r5, r6, pc}
 801479e:	220c      	movs	r2, #12
 80147a0:	6002      	str	r2, [r0, #0]
 80147a2:	2600      	movs	r6, #0
 80147a4:	e7f9      	b.n	801479a <_calloc_r+0x12>
 80147a6:	462a      	mov	r2, r5
 80147a8:	4621      	mov	r1, r4
 80147aa:	f7fe fa58 	bl	8012c5e <memset>
 80147ae:	e7f4      	b.n	801479a <_calloc_r+0x12>

080147b0 <__ascii_mbtowc>:
 80147b0:	b082      	sub	sp, #8
 80147b2:	b901      	cbnz	r1, 80147b6 <__ascii_mbtowc+0x6>
 80147b4:	a901      	add	r1, sp, #4
 80147b6:	b142      	cbz	r2, 80147ca <__ascii_mbtowc+0x1a>
 80147b8:	b14b      	cbz	r3, 80147ce <__ascii_mbtowc+0x1e>
 80147ba:	7813      	ldrb	r3, [r2, #0]
 80147bc:	600b      	str	r3, [r1, #0]
 80147be:	7812      	ldrb	r2, [r2, #0]
 80147c0:	1e10      	subs	r0, r2, #0
 80147c2:	bf18      	it	ne
 80147c4:	2001      	movne	r0, #1
 80147c6:	b002      	add	sp, #8
 80147c8:	4770      	bx	lr
 80147ca:	4610      	mov	r0, r2
 80147cc:	e7fb      	b.n	80147c6 <__ascii_mbtowc+0x16>
 80147ce:	f06f 0001 	mvn.w	r0, #1
 80147d2:	e7f8      	b.n	80147c6 <__ascii_mbtowc+0x16>

080147d4 <_realloc_r>:
 80147d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147d8:	4607      	mov	r7, r0
 80147da:	4614      	mov	r4, r2
 80147dc:	460d      	mov	r5, r1
 80147de:	b921      	cbnz	r1, 80147ea <_realloc_r+0x16>
 80147e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147e4:	4611      	mov	r1, r2
 80147e6:	f7ff b997 	b.w	8013b18 <_malloc_r>
 80147ea:	b92a      	cbnz	r2, 80147f8 <_realloc_r+0x24>
 80147ec:	f7ff f920 	bl	8013a30 <_free_r>
 80147f0:	4625      	mov	r5, r4
 80147f2:	4628      	mov	r0, r5
 80147f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147f8:	f000 f841 	bl	801487e <_malloc_usable_size_r>
 80147fc:	4284      	cmp	r4, r0
 80147fe:	4606      	mov	r6, r0
 8014800:	d802      	bhi.n	8014808 <_realloc_r+0x34>
 8014802:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014806:	d8f4      	bhi.n	80147f2 <_realloc_r+0x1e>
 8014808:	4621      	mov	r1, r4
 801480a:	4638      	mov	r0, r7
 801480c:	f7ff f984 	bl	8013b18 <_malloc_r>
 8014810:	4680      	mov	r8, r0
 8014812:	b908      	cbnz	r0, 8014818 <_realloc_r+0x44>
 8014814:	4645      	mov	r5, r8
 8014816:	e7ec      	b.n	80147f2 <_realloc_r+0x1e>
 8014818:	42b4      	cmp	r4, r6
 801481a:	4622      	mov	r2, r4
 801481c:	4629      	mov	r1, r5
 801481e:	bf28      	it	cs
 8014820:	4632      	movcs	r2, r6
 8014822:	f7fe fa9c 	bl	8012d5e <memcpy>
 8014826:	4629      	mov	r1, r5
 8014828:	4638      	mov	r0, r7
 801482a:	f7ff f901 	bl	8013a30 <_free_r>
 801482e:	e7f1      	b.n	8014814 <_realloc_r+0x40>

08014830 <__ascii_wctomb>:
 8014830:	4603      	mov	r3, r0
 8014832:	4608      	mov	r0, r1
 8014834:	b141      	cbz	r1, 8014848 <__ascii_wctomb+0x18>
 8014836:	2aff      	cmp	r2, #255	@ 0xff
 8014838:	d904      	bls.n	8014844 <__ascii_wctomb+0x14>
 801483a:	228a      	movs	r2, #138	@ 0x8a
 801483c:	601a      	str	r2, [r3, #0]
 801483e:	f04f 30ff 	mov.w	r0, #4294967295
 8014842:	4770      	bx	lr
 8014844:	700a      	strb	r2, [r1, #0]
 8014846:	2001      	movs	r0, #1
 8014848:	4770      	bx	lr
	...

0801484c <fiprintf>:
 801484c:	b40e      	push	{r1, r2, r3}
 801484e:	b503      	push	{r0, r1, lr}
 8014850:	4601      	mov	r1, r0
 8014852:	ab03      	add	r3, sp, #12
 8014854:	4805      	ldr	r0, [pc, #20]	@ (801486c <fiprintf+0x20>)
 8014856:	f853 2b04 	ldr.w	r2, [r3], #4
 801485a:	6800      	ldr	r0, [r0, #0]
 801485c:	9301      	str	r3, [sp, #4]
 801485e:	f000 f83f 	bl	80148e0 <_vfiprintf_r>
 8014862:	b002      	add	sp, #8
 8014864:	f85d eb04 	ldr.w	lr, [sp], #4
 8014868:	b003      	add	sp, #12
 801486a:	4770      	bx	lr
 801486c:	200001ac 	.word	0x200001ac

08014870 <abort>:
 8014870:	b508      	push	{r3, lr}
 8014872:	2006      	movs	r0, #6
 8014874:	f000 fa08 	bl	8014c88 <raise>
 8014878:	2001      	movs	r0, #1
 801487a:	f7ef faeb 	bl	8003e54 <_exit>

0801487e <_malloc_usable_size_r>:
 801487e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014882:	1f18      	subs	r0, r3, #4
 8014884:	2b00      	cmp	r3, #0
 8014886:	bfbc      	itt	lt
 8014888:	580b      	ldrlt	r3, [r1, r0]
 801488a:	18c0      	addlt	r0, r0, r3
 801488c:	4770      	bx	lr

0801488e <__sfputc_r>:
 801488e:	6893      	ldr	r3, [r2, #8]
 8014890:	3b01      	subs	r3, #1
 8014892:	2b00      	cmp	r3, #0
 8014894:	b410      	push	{r4}
 8014896:	6093      	str	r3, [r2, #8]
 8014898:	da08      	bge.n	80148ac <__sfputc_r+0x1e>
 801489a:	6994      	ldr	r4, [r2, #24]
 801489c:	42a3      	cmp	r3, r4
 801489e:	db01      	blt.n	80148a4 <__sfputc_r+0x16>
 80148a0:	290a      	cmp	r1, #10
 80148a2:	d103      	bne.n	80148ac <__sfputc_r+0x1e>
 80148a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80148a8:	f000 b932 	b.w	8014b10 <__swbuf_r>
 80148ac:	6813      	ldr	r3, [r2, #0]
 80148ae:	1c58      	adds	r0, r3, #1
 80148b0:	6010      	str	r0, [r2, #0]
 80148b2:	7019      	strb	r1, [r3, #0]
 80148b4:	4608      	mov	r0, r1
 80148b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80148ba:	4770      	bx	lr

080148bc <__sfputs_r>:
 80148bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148be:	4606      	mov	r6, r0
 80148c0:	460f      	mov	r7, r1
 80148c2:	4614      	mov	r4, r2
 80148c4:	18d5      	adds	r5, r2, r3
 80148c6:	42ac      	cmp	r4, r5
 80148c8:	d101      	bne.n	80148ce <__sfputs_r+0x12>
 80148ca:	2000      	movs	r0, #0
 80148cc:	e007      	b.n	80148de <__sfputs_r+0x22>
 80148ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148d2:	463a      	mov	r2, r7
 80148d4:	4630      	mov	r0, r6
 80148d6:	f7ff ffda 	bl	801488e <__sfputc_r>
 80148da:	1c43      	adds	r3, r0, #1
 80148dc:	d1f3      	bne.n	80148c6 <__sfputs_r+0xa>
 80148de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080148e0 <_vfiprintf_r>:
 80148e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148e4:	460d      	mov	r5, r1
 80148e6:	b09d      	sub	sp, #116	@ 0x74
 80148e8:	4614      	mov	r4, r2
 80148ea:	4698      	mov	r8, r3
 80148ec:	4606      	mov	r6, r0
 80148ee:	b118      	cbz	r0, 80148f8 <_vfiprintf_r+0x18>
 80148f0:	6a03      	ldr	r3, [r0, #32]
 80148f2:	b90b      	cbnz	r3, 80148f8 <_vfiprintf_r+0x18>
 80148f4:	f7fe f8c8 	bl	8012a88 <__sinit>
 80148f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80148fa:	07d9      	lsls	r1, r3, #31
 80148fc:	d405      	bmi.n	801490a <_vfiprintf_r+0x2a>
 80148fe:	89ab      	ldrh	r3, [r5, #12]
 8014900:	059a      	lsls	r2, r3, #22
 8014902:	d402      	bmi.n	801490a <_vfiprintf_r+0x2a>
 8014904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014906:	f7fe fa28 	bl	8012d5a <__retarget_lock_acquire_recursive>
 801490a:	89ab      	ldrh	r3, [r5, #12]
 801490c:	071b      	lsls	r3, r3, #28
 801490e:	d501      	bpl.n	8014914 <_vfiprintf_r+0x34>
 8014910:	692b      	ldr	r3, [r5, #16]
 8014912:	b99b      	cbnz	r3, 801493c <_vfiprintf_r+0x5c>
 8014914:	4629      	mov	r1, r5
 8014916:	4630      	mov	r0, r6
 8014918:	f000 f938 	bl	8014b8c <__swsetup_r>
 801491c:	b170      	cbz	r0, 801493c <_vfiprintf_r+0x5c>
 801491e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014920:	07dc      	lsls	r4, r3, #31
 8014922:	d504      	bpl.n	801492e <_vfiprintf_r+0x4e>
 8014924:	f04f 30ff 	mov.w	r0, #4294967295
 8014928:	b01d      	add	sp, #116	@ 0x74
 801492a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801492e:	89ab      	ldrh	r3, [r5, #12]
 8014930:	0598      	lsls	r0, r3, #22
 8014932:	d4f7      	bmi.n	8014924 <_vfiprintf_r+0x44>
 8014934:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014936:	f7fe fa11 	bl	8012d5c <__retarget_lock_release_recursive>
 801493a:	e7f3      	b.n	8014924 <_vfiprintf_r+0x44>
 801493c:	2300      	movs	r3, #0
 801493e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014940:	2320      	movs	r3, #32
 8014942:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014946:	f8cd 800c 	str.w	r8, [sp, #12]
 801494a:	2330      	movs	r3, #48	@ 0x30
 801494c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014afc <_vfiprintf_r+0x21c>
 8014950:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014954:	f04f 0901 	mov.w	r9, #1
 8014958:	4623      	mov	r3, r4
 801495a:	469a      	mov	sl, r3
 801495c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014960:	b10a      	cbz	r2, 8014966 <_vfiprintf_r+0x86>
 8014962:	2a25      	cmp	r2, #37	@ 0x25
 8014964:	d1f9      	bne.n	801495a <_vfiprintf_r+0x7a>
 8014966:	ebba 0b04 	subs.w	fp, sl, r4
 801496a:	d00b      	beq.n	8014984 <_vfiprintf_r+0xa4>
 801496c:	465b      	mov	r3, fp
 801496e:	4622      	mov	r2, r4
 8014970:	4629      	mov	r1, r5
 8014972:	4630      	mov	r0, r6
 8014974:	f7ff ffa2 	bl	80148bc <__sfputs_r>
 8014978:	3001      	adds	r0, #1
 801497a:	f000 80a7 	beq.w	8014acc <_vfiprintf_r+0x1ec>
 801497e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014980:	445a      	add	r2, fp
 8014982:	9209      	str	r2, [sp, #36]	@ 0x24
 8014984:	f89a 3000 	ldrb.w	r3, [sl]
 8014988:	2b00      	cmp	r3, #0
 801498a:	f000 809f 	beq.w	8014acc <_vfiprintf_r+0x1ec>
 801498e:	2300      	movs	r3, #0
 8014990:	f04f 32ff 	mov.w	r2, #4294967295
 8014994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014998:	f10a 0a01 	add.w	sl, sl, #1
 801499c:	9304      	str	r3, [sp, #16]
 801499e:	9307      	str	r3, [sp, #28]
 80149a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80149a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80149a6:	4654      	mov	r4, sl
 80149a8:	2205      	movs	r2, #5
 80149aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149ae:	4853      	ldr	r0, [pc, #332]	@ (8014afc <_vfiprintf_r+0x21c>)
 80149b0:	f7eb fc36 	bl	8000220 <memchr>
 80149b4:	9a04      	ldr	r2, [sp, #16]
 80149b6:	b9d8      	cbnz	r0, 80149f0 <_vfiprintf_r+0x110>
 80149b8:	06d1      	lsls	r1, r2, #27
 80149ba:	bf44      	itt	mi
 80149bc:	2320      	movmi	r3, #32
 80149be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149c2:	0713      	lsls	r3, r2, #28
 80149c4:	bf44      	itt	mi
 80149c6:	232b      	movmi	r3, #43	@ 0x2b
 80149c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80149cc:	f89a 3000 	ldrb.w	r3, [sl]
 80149d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80149d2:	d015      	beq.n	8014a00 <_vfiprintf_r+0x120>
 80149d4:	9a07      	ldr	r2, [sp, #28]
 80149d6:	4654      	mov	r4, sl
 80149d8:	2000      	movs	r0, #0
 80149da:	f04f 0c0a 	mov.w	ip, #10
 80149de:	4621      	mov	r1, r4
 80149e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80149e4:	3b30      	subs	r3, #48	@ 0x30
 80149e6:	2b09      	cmp	r3, #9
 80149e8:	d94b      	bls.n	8014a82 <_vfiprintf_r+0x1a2>
 80149ea:	b1b0      	cbz	r0, 8014a1a <_vfiprintf_r+0x13a>
 80149ec:	9207      	str	r2, [sp, #28]
 80149ee:	e014      	b.n	8014a1a <_vfiprintf_r+0x13a>
 80149f0:	eba0 0308 	sub.w	r3, r0, r8
 80149f4:	fa09 f303 	lsl.w	r3, r9, r3
 80149f8:	4313      	orrs	r3, r2
 80149fa:	9304      	str	r3, [sp, #16]
 80149fc:	46a2      	mov	sl, r4
 80149fe:	e7d2      	b.n	80149a6 <_vfiprintf_r+0xc6>
 8014a00:	9b03      	ldr	r3, [sp, #12]
 8014a02:	1d19      	adds	r1, r3, #4
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	9103      	str	r1, [sp, #12]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	bfbb      	ittet	lt
 8014a0c:	425b      	neglt	r3, r3
 8014a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8014a12:	9307      	strge	r3, [sp, #28]
 8014a14:	9307      	strlt	r3, [sp, #28]
 8014a16:	bfb8      	it	lt
 8014a18:	9204      	strlt	r2, [sp, #16]
 8014a1a:	7823      	ldrb	r3, [r4, #0]
 8014a1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8014a1e:	d10a      	bne.n	8014a36 <_vfiprintf_r+0x156>
 8014a20:	7863      	ldrb	r3, [r4, #1]
 8014a22:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a24:	d132      	bne.n	8014a8c <_vfiprintf_r+0x1ac>
 8014a26:	9b03      	ldr	r3, [sp, #12]
 8014a28:	1d1a      	adds	r2, r3, #4
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	9203      	str	r2, [sp, #12]
 8014a2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014a32:	3402      	adds	r4, #2
 8014a34:	9305      	str	r3, [sp, #20]
 8014a36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014b0c <_vfiprintf_r+0x22c>
 8014a3a:	7821      	ldrb	r1, [r4, #0]
 8014a3c:	2203      	movs	r2, #3
 8014a3e:	4650      	mov	r0, sl
 8014a40:	f7eb fbee 	bl	8000220 <memchr>
 8014a44:	b138      	cbz	r0, 8014a56 <_vfiprintf_r+0x176>
 8014a46:	9b04      	ldr	r3, [sp, #16]
 8014a48:	eba0 000a 	sub.w	r0, r0, sl
 8014a4c:	2240      	movs	r2, #64	@ 0x40
 8014a4e:	4082      	lsls	r2, r0
 8014a50:	4313      	orrs	r3, r2
 8014a52:	3401      	adds	r4, #1
 8014a54:	9304      	str	r3, [sp, #16]
 8014a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a5a:	4829      	ldr	r0, [pc, #164]	@ (8014b00 <_vfiprintf_r+0x220>)
 8014a5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014a60:	2206      	movs	r2, #6
 8014a62:	f7eb fbdd 	bl	8000220 <memchr>
 8014a66:	2800      	cmp	r0, #0
 8014a68:	d03f      	beq.n	8014aea <_vfiprintf_r+0x20a>
 8014a6a:	4b26      	ldr	r3, [pc, #152]	@ (8014b04 <_vfiprintf_r+0x224>)
 8014a6c:	bb1b      	cbnz	r3, 8014ab6 <_vfiprintf_r+0x1d6>
 8014a6e:	9b03      	ldr	r3, [sp, #12]
 8014a70:	3307      	adds	r3, #7
 8014a72:	f023 0307 	bic.w	r3, r3, #7
 8014a76:	3308      	adds	r3, #8
 8014a78:	9303      	str	r3, [sp, #12]
 8014a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a7c:	443b      	add	r3, r7
 8014a7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a80:	e76a      	b.n	8014958 <_vfiprintf_r+0x78>
 8014a82:	fb0c 3202 	mla	r2, ip, r2, r3
 8014a86:	460c      	mov	r4, r1
 8014a88:	2001      	movs	r0, #1
 8014a8a:	e7a8      	b.n	80149de <_vfiprintf_r+0xfe>
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	3401      	adds	r4, #1
 8014a90:	9305      	str	r3, [sp, #20]
 8014a92:	4619      	mov	r1, r3
 8014a94:	f04f 0c0a 	mov.w	ip, #10
 8014a98:	4620      	mov	r0, r4
 8014a9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014a9e:	3a30      	subs	r2, #48	@ 0x30
 8014aa0:	2a09      	cmp	r2, #9
 8014aa2:	d903      	bls.n	8014aac <_vfiprintf_r+0x1cc>
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d0c6      	beq.n	8014a36 <_vfiprintf_r+0x156>
 8014aa8:	9105      	str	r1, [sp, #20]
 8014aaa:	e7c4      	b.n	8014a36 <_vfiprintf_r+0x156>
 8014aac:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ab0:	4604      	mov	r4, r0
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	e7f0      	b.n	8014a98 <_vfiprintf_r+0x1b8>
 8014ab6:	ab03      	add	r3, sp, #12
 8014ab8:	9300      	str	r3, [sp, #0]
 8014aba:	462a      	mov	r2, r5
 8014abc:	4b12      	ldr	r3, [pc, #72]	@ (8014b08 <_vfiprintf_r+0x228>)
 8014abe:	a904      	add	r1, sp, #16
 8014ac0:	4630      	mov	r0, r6
 8014ac2:	f7fd fb9f 	bl	8012204 <_printf_float>
 8014ac6:	4607      	mov	r7, r0
 8014ac8:	1c78      	adds	r0, r7, #1
 8014aca:	d1d6      	bne.n	8014a7a <_vfiprintf_r+0x19a>
 8014acc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014ace:	07d9      	lsls	r1, r3, #31
 8014ad0:	d405      	bmi.n	8014ade <_vfiprintf_r+0x1fe>
 8014ad2:	89ab      	ldrh	r3, [r5, #12]
 8014ad4:	059a      	lsls	r2, r3, #22
 8014ad6:	d402      	bmi.n	8014ade <_vfiprintf_r+0x1fe>
 8014ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014ada:	f7fe f93f 	bl	8012d5c <__retarget_lock_release_recursive>
 8014ade:	89ab      	ldrh	r3, [r5, #12]
 8014ae0:	065b      	lsls	r3, r3, #25
 8014ae2:	f53f af1f 	bmi.w	8014924 <_vfiprintf_r+0x44>
 8014ae6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014ae8:	e71e      	b.n	8014928 <_vfiprintf_r+0x48>
 8014aea:	ab03      	add	r3, sp, #12
 8014aec:	9300      	str	r3, [sp, #0]
 8014aee:	462a      	mov	r2, r5
 8014af0:	4b05      	ldr	r3, [pc, #20]	@ (8014b08 <_vfiprintf_r+0x228>)
 8014af2:	a904      	add	r1, sp, #16
 8014af4:	4630      	mov	r0, r6
 8014af6:	f7fd fe1d 	bl	8012734 <_printf_i>
 8014afa:	e7e4      	b.n	8014ac6 <_vfiprintf_r+0x1e6>
 8014afc:	08016c56 	.word	0x08016c56
 8014b00:	08016c60 	.word	0x08016c60
 8014b04:	08012205 	.word	0x08012205
 8014b08:	080148bd 	.word	0x080148bd
 8014b0c:	08016c5c 	.word	0x08016c5c

08014b10 <__swbuf_r>:
 8014b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b12:	460e      	mov	r6, r1
 8014b14:	4614      	mov	r4, r2
 8014b16:	4605      	mov	r5, r0
 8014b18:	b118      	cbz	r0, 8014b22 <__swbuf_r+0x12>
 8014b1a:	6a03      	ldr	r3, [r0, #32]
 8014b1c:	b90b      	cbnz	r3, 8014b22 <__swbuf_r+0x12>
 8014b1e:	f7fd ffb3 	bl	8012a88 <__sinit>
 8014b22:	69a3      	ldr	r3, [r4, #24]
 8014b24:	60a3      	str	r3, [r4, #8]
 8014b26:	89a3      	ldrh	r3, [r4, #12]
 8014b28:	071a      	lsls	r2, r3, #28
 8014b2a:	d501      	bpl.n	8014b30 <__swbuf_r+0x20>
 8014b2c:	6923      	ldr	r3, [r4, #16]
 8014b2e:	b943      	cbnz	r3, 8014b42 <__swbuf_r+0x32>
 8014b30:	4621      	mov	r1, r4
 8014b32:	4628      	mov	r0, r5
 8014b34:	f000 f82a 	bl	8014b8c <__swsetup_r>
 8014b38:	b118      	cbz	r0, 8014b42 <__swbuf_r+0x32>
 8014b3a:	f04f 37ff 	mov.w	r7, #4294967295
 8014b3e:	4638      	mov	r0, r7
 8014b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014b42:	6823      	ldr	r3, [r4, #0]
 8014b44:	6922      	ldr	r2, [r4, #16]
 8014b46:	1a98      	subs	r0, r3, r2
 8014b48:	6963      	ldr	r3, [r4, #20]
 8014b4a:	b2f6      	uxtb	r6, r6
 8014b4c:	4283      	cmp	r3, r0
 8014b4e:	4637      	mov	r7, r6
 8014b50:	dc05      	bgt.n	8014b5e <__swbuf_r+0x4e>
 8014b52:	4621      	mov	r1, r4
 8014b54:	4628      	mov	r0, r5
 8014b56:	f7ff fdc1 	bl	80146dc <_fflush_r>
 8014b5a:	2800      	cmp	r0, #0
 8014b5c:	d1ed      	bne.n	8014b3a <__swbuf_r+0x2a>
 8014b5e:	68a3      	ldr	r3, [r4, #8]
 8014b60:	3b01      	subs	r3, #1
 8014b62:	60a3      	str	r3, [r4, #8]
 8014b64:	6823      	ldr	r3, [r4, #0]
 8014b66:	1c5a      	adds	r2, r3, #1
 8014b68:	6022      	str	r2, [r4, #0]
 8014b6a:	701e      	strb	r6, [r3, #0]
 8014b6c:	6962      	ldr	r2, [r4, #20]
 8014b6e:	1c43      	adds	r3, r0, #1
 8014b70:	429a      	cmp	r2, r3
 8014b72:	d004      	beq.n	8014b7e <__swbuf_r+0x6e>
 8014b74:	89a3      	ldrh	r3, [r4, #12]
 8014b76:	07db      	lsls	r3, r3, #31
 8014b78:	d5e1      	bpl.n	8014b3e <__swbuf_r+0x2e>
 8014b7a:	2e0a      	cmp	r6, #10
 8014b7c:	d1df      	bne.n	8014b3e <__swbuf_r+0x2e>
 8014b7e:	4621      	mov	r1, r4
 8014b80:	4628      	mov	r0, r5
 8014b82:	f7ff fdab 	bl	80146dc <_fflush_r>
 8014b86:	2800      	cmp	r0, #0
 8014b88:	d0d9      	beq.n	8014b3e <__swbuf_r+0x2e>
 8014b8a:	e7d6      	b.n	8014b3a <__swbuf_r+0x2a>

08014b8c <__swsetup_r>:
 8014b8c:	b538      	push	{r3, r4, r5, lr}
 8014b8e:	4b29      	ldr	r3, [pc, #164]	@ (8014c34 <__swsetup_r+0xa8>)
 8014b90:	4605      	mov	r5, r0
 8014b92:	6818      	ldr	r0, [r3, #0]
 8014b94:	460c      	mov	r4, r1
 8014b96:	b118      	cbz	r0, 8014ba0 <__swsetup_r+0x14>
 8014b98:	6a03      	ldr	r3, [r0, #32]
 8014b9a:	b90b      	cbnz	r3, 8014ba0 <__swsetup_r+0x14>
 8014b9c:	f7fd ff74 	bl	8012a88 <__sinit>
 8014ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ba4:	0719      	lsls	r1, r3, #28
 8014ba6:	d422      	bmi.n	8014bee <__swsetup_r+0x62>
 8014ba8:	06da      	lsls	r2, r3, #27
 8014baa:	d407      	bmi.n	8014bbc <__swsetup_r+0x30>
 8014bac:	2209      	movs	r2, #9
 8014bae:	602a      	str	r2, [r5, #0]
 8014bb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014bb4:	81a3      	strh	r3, [r4, #12]
 8014bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8014bba:	e033      	b.n	8014c24 <__swsetup_r+0x98>
 8014bbc:	0758      	lsls	r0, r3, #29
 8014bbe:	d512      	bpl.n	8014be6 <__swsetup_r+0x5a>
 8014bc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014bc2:	b141      	cbz	r1, 8014bd6 <__swsetup_r+0x4a>
 8014bc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014bc8:	4299      	cmp	r1, r3
 8014bca:	d002      	beq.n	8014bd2 <__swsetup_r+0x46>
 8014bcc:	4628      	mov	r0, r5
 8014bce:	f7fe ff2f 	bl	8013a30 <_free_r>
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8014bd6:	89a3      	ldrh	r3, [r4, #12]
 8014bd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014bdc:	81a3      	strh	r3, [r4, #12]
 8014bde:	2300      	movs	r3, #0
 8014be0:	6063      	str	r3, [r4, #4]
 8014be2:	6923      	ldr	r3, [r4, #16]
 8014be4:	6023      	str	r3, [r4, #0]
 8014be6:	89a3      	ldrh	r3, [r4, #12]
 8014be8:	f043 0308 	orr.w	r3, r3, #8
 8014bec:	81a3      	strh	r3, [r4, #12]
 8014bee:	6923      	ldr	r3, [r4, #16]
 8014bf0:	b94b      	cbnz	r3, 8014c06 <__swsetup_r+0x7a>
 8014bf2:	89a3      	ldrh	r3, [r4, #12]
 8014bf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014bf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014bfc:	d003      	beq.n	8014c06 <__swsetup_r+0x7a>
 8014bfe:	4621      	mov	r1, r4
 8014c00:	4628      	mov	r0, r5
 8014c02:	f000 f883 	bl	8014d0c <__smakebuf_r>
 8014c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c0a:	f013 0201 	ands.w	r2, r3, #1
 8014c0e:	d00a      	beq.n	8014c26 <__swsetup_r+0x9a>
 8014c10:	2200      	movs	r2, #0
 8014c12:	60a2      	str	r2, [r4, #8]
 8014c14:	6962      	ldr	r2, [r4, #20]
 8014c16:	4252      	negs	r2, r2
 8014c18:	61a2      	str	r2, [r4, #24]
 8014c1a:	6922      	ldr	r2, [r4, #16]
 8014c1c:	b942      	cbnz	r2, 8014c30 <__swsetup_r+0xa4>
 8014c1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014c22:	d1c5      	bne.n	8014bb0 <__swsetup_r+0x24>
 8014c24:	bd38      	pop	{r3, r4, r5, pc}
 8014c26:	0799      	lsls	r1, r3, #30
 8014c28:	bf58      	it	pl
 8014c2a:	6962      	ldrpl	r2, [r4, #20]
 8014c2c:	60a2      	str	r2, [r4, #8]
 8014c2e:	e7f4      	b.n	8014c1a <__swsetup_r+0x8e>
 8014c30:	2000      	movs	r0, #0
 8014c32:	e7f7      	b.n	8014c24 <__swsetup_r+0x98>
 8014c34:	200001ac 	.word	0x200001ac

08014c38 <_raise_r>:
 8014c38:	291f      	cmp	r1, #31
 8014c3a:	b538      	push	{r3, r4, r5, lr}
 8014c3c:	4605      	mov	r5, r0
 8014c3e:	460c      	mov	r4, r1
 8014c40:	d904      	bls.n	8014c4c <_raise_r+0x14>
 8014c42:	2316      	movs	r3, #22
 8014c44:	6003      	str	r3, [r0, #0]
 8014c46:	f04f 30ff 	mov.w	r0, #4294967295
 8014c4a:	bd38      	pop	{r3, r4, r5, pc}
 8014c4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014c4e:	b112      	cbz	r2, 8014c56 <_raise_r+0x1e>
 8014c50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014c54:	b94b      	cbnz	r3, 8014c6a <_raise_r+0x32>
 8014c56:	4628      	mov	r0, r5
 8014c58:	f000 f830 	bl	8014cbc <_getpid_r>
 8014c5c:	4622      	mov	r2, r4
 8014c5e:	4601      	mov	r1, r0
 8014c60:	4628      	mov	r0, r5
 8014c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014c66:	f000 b817 	b.w	8014c98 <_kill_r>
 8014c6a:	2b01      	cmp	r3, #1
 8014c6c:	d00a      	beq.n	8014c84 <_raise_r+0x4c>
 8014c6e:	1c59      	adds	r1, r3, #1
 8014c70:	d103      	bne.n	8014c7a <_raise_r+0x42>
 8014c72:	2316      	movs	r3, #22
 8014c74:	6003      	str	r3, [r0, #0]
 8014c76:	2001      	movs	r0, #1
 8014c78:	e7e7      	b.n	8014c4a <_raise_r+0x12>
 8014c7a:	2100      	movs	r1, #0
 8014c7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014c80:	4620      	mov	r0, r4
 8014c82:	4798      	blx	r3
 8014c84:	2000      	movs	r0, #0
 8014c86:	e7e0      	b.n	8014c4a <_raise_r+0x12>

08014c88 <raise>:
 8014c88:	4b02      	ldr	r3, [pc, #8]	@ (8014c94 <raise+0xc>)
 8014c8a:	4601      	mov	r1, r0
 8014c8c:	6818      	ldr	r0, [r3, #0]
 8014c8e:	f7ff bfd3 	b.w	8014c38 <_raise_r>
 8014c92:	bf00      	nop
 8014c94:	200001ac 	.word	0x200001ac

08014c98 <_kill_r>:
 8014c98:	b538      	push	{r3, r4, r5, lr}
 8014c9a:	4d07      	ldr	r5, [pc, #28]	@ (8014cb8 <_kill_r+0x20>)
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	4604      	mov	r4, r0
 8014ca0:	4608      	mov	r0, r1
 8014ca2:	4611      	mov	r1, r2
 8014ca4:	602b      	str	r3, [r5, #0]
 8014ca6:	f7ef f8c5 	bl	8003e34 <_kill>
 8014caa:	1c43      	adds	r3, r0, #1
 8014cac:	d102      	bne.n	8014cb4 <_kill_r+0x1c>
 8014cae:	682b      	ldr	r3, [r5, #0]
 8014cb0:	b103      	cbz	r3, 8014cb4 <_kill_r+0x1c>
 8014cb2:	6023      	str	r3, [r4, #0]
 8014cb4:	bd38      	pop	{r3, r4, r5, pc}
 8014cb6:	bf00      	nop
 8014cb8:	20003744 	.word	0x20003744

08014cbc <_getpid_r>:
 8014cbc:	f7ef b8b2 	b.w	8003e24 <_getpid>

08014cc0 <__swhatbuf_r>:
 8014cc0:	b570      	push	{r4, r5, r6, lr}
 8014cc2:	460c      	mov	r4, r1
 8014cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cc8:	2900      	cmp	r1, #0
 8014cca:	b096      	sub	sp, #88	@ 0x58
 8014ccc:	4615      	mov	r5, r2
 8014cce:	461e      	mov	r6, r3
 8014cd0:	da0d      	bge.n	8014cee <__swhatbuf_r+0x2e>
 8014cd2:	89a3      	ldrh	r3, [r4, #12]
 8014cd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014cd8:	f04f 0100 	mov.w	r1, #0
 8014cdc:	bf14      	ite	ne
 8014cde:	2340      	movne	r3, #64	@ 0x40
 8014ce0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014ce4:	2000      	movs	r0, #0
 8014ce6:	6031      	str	r1, [r6, #0]
 8014ce8:	602b      	str	r3, [r5, #0]
 8014cea:	b016      	add	sp, #88	@ 0x58
 8014cec:	bd70      	pop	{r4, r5, r6, pc}
 8014cee:	466a      	mov	r2, sp
 8014cf0:	f000 f848 	bl	8014d84 <_fstat_r>
 8014cf4:	2800      	cmp	r0, #0
 8014cf6:	dbec      	blt.n	8014cd2 <__swhatbuf_r+0x12>
 8014cf8:	9901      	ldr	r1, [sp, #4]
 8014cfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014cfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014d02:	4259      	negs	r1, r3
 8014d04:	4159      	adcs	r1, r3
 8014d06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014d0a:	e7eb      	b.n	8014ce4 <__swhatbuf_r+0x24>

08014d0c <__smakebuf_r>:
 8014d0c:	898b      	ldrh	r3, [r1, #12]
 8014d0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014d10:	079d      	lsls	r5, r3, #30
 8014d12:	4606      	mov	r6, r0
 8014d14:	460c      	mov	r4, r1
 8014d16:	d507      	bpl.n	8014d28 <__smakebuf_r+0x1c>
 8014d18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014d1c:	6023      	str	r3, [r4, #0]
 8014d1e:	6123      	str	r3, [r4, #16]
 8014d20:	2301      	movs	r3, #1
 8014d22:	6163      	str	r3, [r4, #20]
 8014d24:	b003      	add	sp, #12
 8014d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014d28:	ab01      	add	r3, sp, #4
 8014d2a:	466a      	mov	r2, sp
 8014d2c:	f7ff ffc8 	bl	8014cc0 <__swhatbuf_r>
 8014d30:	9f00      	ldr	r7, [sp, #0]
 8014d32:	4605      	mov	r5, r0
 8014d34:	4639      	mov	r1, r7
 8014d36:	4630      	mov	r0, r6
 8014d38:	f7fe feee 	bl	8013b18 <_malloc_r>
 8014d3c:	b948      	cbnz	r0, 8014d52 <__smakebuf_r+0x46>
 8014d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d42:	059a      	lsls	r2, r3, #22
 8014d44:	d4ee      	bmi.n	8014d24 <__smakebuf_r+0x18>
 8014d46:	f023 0303 	bic.w	r3, r3, #3
 8014d4a:	f043 0302 	orr.w	r3, r3, #2
 8014d4e:	81a3      	strh	r3, [r4, #12]
 8014d50:	e7e2      	b.n	8014d18 <__smakebuf_r+0xc>
 8014d52:	89a3      	ldrh	r3, [r4, #12]
 8014d54:	6020      	str	r0, [r4, #0]
 8014d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014d5a:	81a3      	strh	r3, [r4, #12]
 8014d5c:	9b01      	ldr	r3, [sp, #4]
 8014d5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014d62:	b15b      	cbz	r3, 8014d7c <__smakebuf_r+0x70>
 8014d64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d68:	4630      	mov	r0, r6
 8014d6a:	f000 f81d 	bl	8014da8 <_isatty_r>
 8014d6e:	b128      	cbz	r0, 8014d7c <__smakebuf_r+0x70>
 8014d70:	89a3      	ldrh	r3, [r4, #12]
 8014d72:	f023 0303 	bic.w	r3, r3, #3
 8014d76:	f043 0301 	orr.w	r3, r3, #1
 8014d7a:	81a3      	strh	r3, [r4, #12]
 8014d7c:	89a3      	ldrh	r3, [r4, #12]
 8014d7e:	431d      	orrs	r5, r3
 8014d80:	81a5      	strh	r5, [r4, #12]
 8014d82:	e7cf      	b.n	8014d24 <__smakebuf_r+0x18>

08014d84 <_fstat_r>:
 8014d84:	b538      	push	{r3, r4, r5, lr}
 8014d86:	4d07      	ldr	r5, [pc, #28]	@ (8014da4 <_fstat_r+0x20>)
 8014d88:	2300      	movs	r3, #0
 8014d8a:	4604      	mov	r4, r0
 8014d8c:	4608      	mov	r0, r1
 8014d8e:	4611      	mov	r1, r2
 8014d90:	602b      	str	r3, [r5, #0]
 8014d92:	f7ef f8af 	bl	8003ef4 <_fstat>
 8014d96:	1c43      	adds	r3, r0, #1
 8014d98:	d102      	bne.n	8014da0 <_fstat_r+0x1c>
 8014d9a:	682b      	ldr	r3, [r5, #0]
 8014d9c:	b103      	cbz	r3, 8014da0 <_fstat_r+0x1c>
 8014d9e:	6023      	str	r3, [r4, #0]
 8014da0:	bd38      	pop	{r3, r4, r5, pc}
 8014da2:	bf00      	nop
 8014da4:	20003744 	.word	0x20003744

08014da8 <_isatty_r>:
 8014da8:	b538      	push	{r3, r4, r5, lr}
 8014daa:	4d06      	ldr	r5, [pc, #24]	@ (8014dc4 <_isatty_r+0x1c>)
 8014dac:	2300      	movs	r3, #0
 8014dae:	4604      	mov	r4, r0
 8014db0:	4608      	mov	r0, r1
 8014db2:	602b      	str	r3, [r5, #0]
 8014db4:	f7ef f8ae 	bl	8003f14 <_isatty>
 8014db8:	1c43      	adds	r3, r0, #1
 8014dba:	d102      	bne.n	8014dc2 <_isatty_r+0x1a>
 8014dbc:	682b      	ldr	r3, [r5, #0]
 8014dbe:	b103      	cbz	r3, 8014dc2 <_isatty_r+0x1a>
 8014dc0:	6023      	str	r3, [r4, #0]
 8014dc2:	bd38      	pop	{r3, r4, r5, pc}
 8014dc4:	20003744 	.word	0x20003744

08014dc8 <_init>:
 8014dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dca:	bf00      	nop
 8014dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014dce:	bc08      	pop	{r3}
 8014dd0:	469e      	mov	lr, r3
 8014dd2:	4770      	bx	lr

08014dd4 <_fini>:
 8014dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dd6:	bf00      	nop
 8014dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014dda:	bc08      	pop	{r3}
 8014ddc:	469e      	mov	lr, r3
 8014dde:	4770      	bx	lr
