-- Project:   PioneerKit_P5LP_USB_Audio
-- Generated: 08/28/2015 18:40:28
-- 

ENTITY PioneerKit_P5LP_USB_Audio IS
    PORT(
        PSOC_CODEC_RST(0)_PAD : OUT std_ulogic;
        PSOC_I2S_LRCLK(0)_PAD : OUT std_ulogic;
        PSOC_I2S_MCLK(0)_PAD : OUT std_ulogic;
        PSOC_I2S_SCLK(0)_PAD : OUT std_ulogic;
        PSOC_I2S_SDTO(0)_PAD : OUT std_ulogic;
        PSOC_PDM_ClkOut(0)_PAD : OUT std_ulogic;
        PSOC_PDM_DataIn(0)_PAD : IN std_ulogic;
        PSOC_PDM_LR_SEL(0)_PAD : OUT std_ulogic;
        PSOC_STATUS_LED(0)_PAD : OUT std_ulogic;
        PSOC_SW(0)_PAD : IN std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 3.3e0;
END PioneerKit_P5LP_USB_Audio;

ARCHITECTURE __DEFAULT__ OF PioneerKit_P5LP_USB_Audio IS
    SIGNAL CTW_OUT : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL GenClock : bit;
    ATTRIBUTE clock_driver OF GenClock : SIGNAL IS "GenClock";
    SIGNAL I2Sclk : bit;
    ATTRIBUTE global_signal OF I2Sclk : SIGNAL IS true;
    SIGNAL I2Sclk_local : bit;
    SIGNAL MODIN3_0 : bit;
    SIGNAL MODIN3_1 : bit;
    SIGNAL MODIN3_2 : bit;
    SIGNAL MODIN3_3 : bit;
    SIGNAL Net_2161 : bit;
    SIGNAL Net_2585 : bit;
    SIGNAL Net_2586 : bit;
    SIGNAL Net_2599 : bit;
    SIGNAL Net_2611 : bit;
    SIGNAL Net_2731 : bit;
    SIGNAL Net_2986 : bit;
    SIGNAL Net_3093 : bit;
    ATTRIBUTE global_signal OF Net_3093 : SIGNAL IS true;
    SIGNAL Net_3093_local : bit;
    SIGNAL Net_3097 : bit;
    SIGNAL Net_3103 : bit;
    SIGNAL Net_3125 : bit;
    SIGNAL Net_3129 : bit;
    SIGNAL Net_3133 : bit;
    SIGNAL Net_3136 : bit;
    SIGNAL Net_3137 : bit;
    SIGNAL Net_3138 : bit;
    SIGNAL Net_3362 : bit;
    SIGNAL Net_3458 : bit;
    SIGNAL Net_3491 : bit;
    SIGNAL Net_3495 : bit;
    ATTRIBUTE global_signal OF Net_3495 : SIGNAL IS true;
    SIGNAL Net_3495_local : bit;
    SIGNAL Net_3506 : bit;
    SIGNAL Net_3512 : bit;
    SIGNAL Net_3512_SYNCOUT : bit;
    SIGNAL Net_3513 : bit;
    SIGNAL Net_3533 : bit;
    SIGNAL Net_3555 : bit;
    SIGNAL Net_55 : bit;
    ATTRIBUTE global_signal OF Net_55 : SIGNAL IS true;
    SIGNAL Net_55_local : bit;
    SIGNAL Net_85 : bit;
    SIGNAL PSOC_CODEC_RST(0)__PA : bit;
    SIGNAL PSOC_I2S_LRCLK(0)__PA : bit;
    SIGNAL PSOC_I2S_MCLK(0)__PA : bit;
    SIGNAL PSOC_I2S_SCLK(0)__PA : bit;
    SIGNAL PSOC_I2S_SDTO(0)__PA : bit;
    SIGNAL PSOC_PDM_ClkOut(0)__PA : bit;
    SIGNAL PSOC_PDM_DataIn(0)__PA : bit;
    SIGNAL PSOC_PDM_LR_SEL(0)__PA : bit;
    SIGNAL PSOC_STATUS_LED(0)__PA : bit;
    SIGNAL PSOC_SW(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL \AudioClkGen:UDB_ACG:delta\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:div:ce0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:div:deltaReg\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:div:state_0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:div:state_1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:cl0_1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:state_0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:state_1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:state_2\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.ce0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:addr_0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:addr_1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:addr_2\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_2\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:counterZ0\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:counterZ1\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:lastSof\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:state_3\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync_ready\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:transfer\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:trigger_shaper\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:value\ : bit;
    SIGNAL \ByteSwap_Tx:State_0\ : bit;
    SIGNAL \ByteSwap_Tx:State_1\ : bit;
    SIGNAL \ByteSwap_Tx:State_2\ : bit;
    SIGNAL \ByteSwap_Tx:State_3\ : bit;
    SIGNAL \ByteSwap_Tx:State_4\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_0\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_1\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_2\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_3\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_4\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_5\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_6\ : bit;
    SIGNAL \ByteSwap_Tx:ctrl_7\ : bit;
    SIGNAL \ByteSwap_Tx:d0_load\ : bit;
    SIGNAL \ByteSwap_Tx:enable\ : bit;
    SIGNAL \ByteSwap_Tx:f0_blk_stat\ : bit;
    SIGNAL \ByteSwap_Tx:f0_not_full_stat\ : bit;
    SIGNAL \ByteSwap_Tx:f1_blk_stat\ : bit;
    SIGNAL \ByteSwap_Tx:f1_load\ : bit;
    SIGNAL \ByteSwap_Tx:resolution_ctrl\ : bit;
    SIGNAL \I2C_Master:Net_1109_0\ : bit;
    SIGNAL \I2C_Master:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_Master:Net_1109_1\ : bit;
    SIGNAL \I2C_Master:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_Master:Net_643_0\ : bit;
    SIGNAL \I2C_Master:Net_697\ : bit;
    SIGNAL \I2C_Master:sda_x_wire\ : bit;
    SIGNAL \I2S:count_1\ : bit;
    SIGNAL \I2S:count_2\ : bit;
    SIGNAL \I2S:count_3\ : bit;
    SIGNAL \I2S:count_4\ : bit;
    SIGNAL \I2S:count_5\ : bit;
    SIGNAL \I2S:count_6\ : bit;
    SIGNAL \I2S:ctrl_0\ : bit;
    SIGNAL \I2S:ctrl_1\ : bit;
    SIGNAL \I2S:ctrl_2\ : bit;
    SIGNAL \I2S:ctrl_3\ : bit;
    SIGNAL \I2S:ctrl_4\ : bit;
    SIGNAL \I2S:ctrl_5\ : bit;
    SIGNAL \I2S:ctrl_6\ : bit;
    SIGNAL \I2S:ctrl_7\ : bit;
    SIGNAL \I2S:reset\ : bit;
    SIGNAL \I2S:tx_data_out\ : bit;
    SIGNAL \I2S:tx_f0_empty_stat\ : bit;
    SIGNAL \I2S:tx_state_0\ : bit;
    SIGNAL \I2S:tx_state_1\ : bit;
    SIGNAL \I2S:tx_status_0\ : bit;
    SIGNAL \I2S:tx_underflow_sticky\ : bit;
    SIGNAL \I2S:txenable\ : bit;
    SIGNAL \PDM_CIC:Comb_L:ce1_3\ : bit;
    SIGNAL \PDM_CIC:Comb_L:comb_loop_count_0\ : bit;
    SIGNAL \PDM_CIC:Comb_L:comb_loop_count_1\ : bit;
    SIGNAL \PDM_CIC:Comb_L:cs_addr_0\ : bit;
    SIGNAL \PDM_CIC:Comb_L:cs_addr_1\ : bit;
    SIGNAL \PDM_CIC:Comb_L:cs_addr_2\ : bit;
    SIGNAL \PDM_CIC:Comb_L:d0_reg_updated\ : bit;
    SIGNAL \PDM_CIC:Comb_L:f0_blk_stat_3\ : bit;
    SIGNAL \PDM_CIC:Comb_L:f0_load\ : bit;
    SIGNAL \PDM_CIC:Comb_L:f1_load\ : bit;
    SIGNAL \PDM_CIC:Comb_L:first_count_0\ : bit;
    SIGNAL \PDM_CIC:Comb_L:first_count_1\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:out_fifo_full\ : bit;
    SIGNAL \PDM_CIC:Comb_L:right_shift_msb\ : bit;
    SIGNAL \PDM_CIC:Comb_L:shift_count_reg_0\ : bit;
    SIGNAL \PDM_CIC:Comb_L:shift_count_reg_1\ : bit;
    SIGNAL \PDM_CIC:Comb_L:shift_count_reg_2\ : bit;
    SIGNAL \PDM_CIC:Comb_L:shift_count_reg_3\ : bit;
    SIGNAL \PDM_CIC:Comb_R:ce1_3\ : bit;
    SIGNAL \PDM_CIC:Comb_R:comb_loop_count_0\ : bit;
    SIGNAL \PDM_CIC:Comb_R:comb_loop_count_1\ : bit;
    SIGNAL \PDM_CIC:Comb_R:cs_addr_0\ : bit;
    SIGNAL \PDM_CIC:Comb_R:cs_addr_1\ : bit;
    SIGNAL \PDM_CIC:Comb_R:cs_addr_2\ : bit;
    SIGNAL \PDM_CIC:Comb_R:d0_reg_updated\ : bit;
    SIGNAL \PDM_CIC:Comb_R:f0_blk_stat_3\ : bit;
    SIGNAL \PDM_CIC:Comb_R:f0_load\ : bit;
    SIGNAL \PDM_CIC:Comb_R:f1_load\ : bit;
    SIGNAL \PDM_CIC:Comb_R:first_count_0\ : bit;
    SIGNAL \PDM_CIC:Comb_R:first_count_1\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:out_fifo_full\ : bit;
    SIGNAL \PDM_CIC:Comb_R:right_shift_msb\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_1\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_2\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_3\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_4\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_5\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_6\ : bit;
    SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_7\ : bit;
    SIGNAL \PDM_CIC:Integrator:cnt_enable\ : bit;
    SIGNAL \PDM_CIC:Integrator:cnt_tc\ : bit;
    SIGNAL \PDM_CIC:Integrator:cs_addr_0\ : bit;
    SIGNAL \PDM_CIC:Integrator:cs_addr_1\ : bit;
    SIGNAL \PDM_CIC:Integrator:cs_addr_2\ : bit;
    SIGNAL \PDM_CIC:Integrator:f0_blk_stat_l_3\ : bit;
    SIGNAL \PDM_CIC:Integrator:f0_blk_stat_r_3\ : bit;
    SIGNAL \PDM_CIC:Integrator:f0_load\ : bit;
    SIGNAL \PDM_CIC:Integrator:f1_load\ : bit;
    SIGNAL \PDM_CIC:Integrator:first_count_0\ : bit;
    SIGNAL \PDM_CIC:Integrator:first_count_1\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:out_fifo_full_l\ : bit;
    SIGNAL \PDM_CIC:Integrator:out_fifo_full_r\ : bit;
    SIGNAL \PDM_CIC:Integrator:pdm_data_reg_l\ : bit;
    SIGNAL \PDM_CIC:Integrator:pdm_data_reg_r\ : bit;
    SIGNAL \PDM_CIC:Net_2537\ : bit;
    SIGNAL \PDM_CIC:Net_2548\ : bit;
    SIGNAL \PDM_CIC:Net_2625\ : bit;
    SIGNAL \PDM_CIC:Net_2651\ : bit;
    SIGNAL \PDM_CIC:Net_2654\ : bit;
    SIGNAL \PDM_CIC:Net_2664\ : bit;
    SIGNAL \PDM_CIC:Net_2665\ : bit;
    SIGNAL \PDM_CIC:Net_2666\ : bit;
    SIGNAL \PDM_CIC:Net_2669\ : bit;
    SIGNAL \PDM_CIC:Net_2680\ : bit;
    SIGNAL \PDM_CIC:Net_3007\ : bit;
    SIGNAL \PDM_CIC:Net_3010\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ : bit;
    SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ : bit;
    SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ : bit;
    SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ : bit;
    SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ : bit;
    SIGNAL \PDM_CIC:wire_comb_ov_l\ : bit;
    SIGNAL \PDM_CIC:wire_comb_ov_r\ : bit;
    SIGNAL \PDM_CIC:wire_int_en\ : bit;
    SIGNAL \PDM_CIC:wire_int_ready_l\ : bit;
    SIGNAL \\\USBFS:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBFS:Dp(0)\\__PA\ : bit;
    SIGNAL \USBFS:Net_1010\ : bit;
    SIGNAL \USBFS:Net_1015\ : bit;
    SIGNAL \USBFS:Net_1017\ : bit;
    SIGNAL \USBFS:Net_1019\ : bit;
    SIGNAL \USBFS:Net_79\ : bit;
    SIGNAL \USBFS:Net_81\ : bit;
    SIGNAL \USBFS:Net_824\ : bit;
    SIGNAL \USBFS:Net_95\ : bit;
    SIGNAL \USBFS:dma_req_0\ : bit;
    SIGNAL \USBFS:dma_req_1\ : bit;
    SIGNAL \USBFS:dma_req_2\ : bit;
    SIGNAL \USBFS:dma_req_3\ : bit;
    SIGNAL \USBFS:dma_req_4\ : bit;
    SIGNAL \USBFS:dma_req_5\ : bit;
    SIGNAL \USBFS:dma_req_6\ : bit;
    SIGNAL \USBFS:dma_req_7\ : bit;
    SIGNAL \USBFS:ept_int_0\ : bit;
    SIGNAL \USBFS:ept_int_1\ : bit;
    SIGNAL \USBFS:ept_int_2\ : bit;
    SIGNAL \USBFS:ept_int_3\ : bit;
    SIGNAL \USBFS:ept_int_4\ : bit;
    SIGNAL \USBFS:ept_int_5\ : bit;
    SIGNAL \USBFS:ept_int_6\ : bit;
    SIGNAL \USBFS:ept_int_7\ : bit;
    SIGNAL \USBFS:ept_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__PSOC_I2S_SCLK_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__PSOC_I2S_SCLK_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.ce0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.cl0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.z0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.ff0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.ce1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.cl1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.z1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.ff1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.co_msb__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.sol_msb__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u0.cfbo__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u1.sor__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:u1.cmsbo__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff0__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff1__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.co_msb__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.sol_msb__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cfbo__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u1.sor__sig\ : bit;
    SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:u1.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u0.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u1.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u2.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u3.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:u3.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u0.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u1.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u2.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u3.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:u3.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u0.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u1.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u2.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u3.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:u3.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u0.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u1.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.cmsbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.z0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff0__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.z1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff1__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.co_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.sol_msb__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u2.cfbo__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u3.sor__sig\ : bit;
    SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF CICOut_L : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF CICOut_R : LABEL IS "drqcell2";
    ATTRIBUTE lib_model OF GenClock : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF I2S_Tx_DMA : LABEL IS "drqcell3";
    ATTRIBUTE lib_model OF MODIN3_0 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF MODIN3_1 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF MODIN3_2 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF MODIN3_3 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_2161 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_2586 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF Net_2731 : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_3458 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF PSOC_CODEC_RST(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF PSOC_CODEC_RST(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF PSOC_I2S_LRCLK(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PSOC_I2S_LRCLK(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF PSOC_I2S_MCLK(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF PSOC_I2S_MCLK(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF PSOC_I2S_SCLK(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF PSOC_I2S_SCLK(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF PSOC_I2S_SDTO(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF PSOC_I2S_SDTO(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF PSOC_PDM_ClkOut(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF PSOC_PDM_ClkOut(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF PSOC_PDM_DataIn(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF PSOC_PDM_DataIn(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF PSOC_PDM_LR_SEL(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF PSOC_PDM_LR_SEL(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF PSOC_STATUS_LED(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF PSOC_STATUS_LED(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF PSOC_SW(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF PSOC_SW(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF RxDMA : LABEL IS "drqcell4";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF TxDMA : LABEL IS "drqcell5";
    ATTRIBUTE lib_model OF USBInDMA : LABEL IS "drqcell6";
    ATTRIBUTE lib_model OF USBOutDMA : LABEL IS "drqcell7";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:delta\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:div:Div:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:div:deltaReg\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:div:state_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:div:state_1\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:shaper:Div:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:shaper:Div:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:shaper:state_0\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:shaper:state_1\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:shaper:state_2\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:Counter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:SofCounter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:SofCounter:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:addr_0\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:addr_1\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:addr_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:counterAddr_0\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:counterAddr_1\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:counterAddr_2\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:lastSof\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync:state_3\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:sync_ready\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \AudioClkGen:UDB_ACG:transfer\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:ControlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:State_0\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:State_1\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:State_2\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:State_3\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:State_4\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:d0_load\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:dp_ByteSwap:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:enable\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:f1_load\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \ByteSwap_Tx:resolution_ctrl\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \I2S:Sync:CtlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \I2S:Tx:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \I2S:Tx:dpTx:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \I2S:reset\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \I2S:tx_state_0\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \I2S:tx_state_1\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \I2S:tx_status_0\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \I2S:tx_underflow_sticky\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \I2S:txenable\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:comb_loop_count_0\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:comb_loop_count_1\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:cs_addr_0\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:cs_addr_1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:cs_addr_2\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:d0_reg_updated\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:f0_load\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:f1_load\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:first_count_0\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:first_count_1\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:genblk2:dp32:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:genblk2:dp32:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:genblk2:dp32:u2\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:genblk2:dp32:u3\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:out_fifo_full\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:right_shift_msb\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:shift_count_reg_0\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:shift_count_reg_1\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:shift_count_reg_2\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_L:shift_count_reg_3\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:comb_loop_count_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:comb_loop_count_1\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:cs_addr_0\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:cs_addr_1\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:cs_addr_2\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:d0_reg_updated\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:f0_load\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:f1_load\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:first_count_0\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:first_count_1\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:genblk2:dp32:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:genblk2:dp32:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:genblk2:dp32:u2\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:genblk2:dp32:u3\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:out_fifo_full\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \PDM_CIC:Comb_R:right_shift_msb\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \PDM_CIC:DMA_CombD0Update_L\ : LABEL IS "drqcell8";
    ATTRIBUTE lib_model OF \PDM_CIC:DMA_CombD0Update_R\ : LABEL IS "drqcell9";
    ATTRIBUTE lib_model OF \PDM_CIC:DMA_IntOut_L\ : LABEL IS "drqcell10";
    ATTRIBUTE lib_model OF \PDM_CIC:DMA_IntOut_R\ : LABEL IS "drqcell11";
    ATTRIBUTE lib_model OF \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:cnt_enable\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:cs_addr_0\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:cs_addr_1\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:cs_addr_2\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:f0_load\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:f1_load\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:first_count_0\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:first_count_1\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk2:dp32_l:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk2:dp32_l:u1\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk2:dp32_l:u2\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk2:dp32_l:u3\ : LABEL IS "datapathcell20";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk3:dp32_r:u0\ : LABEL IS "datapathcell21";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk3:dp32_r:u1\ : LABEL IS "datapathcell22";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk3:dp32_r:u2\ : LABEL IS "datapathcell23";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:genblk3:dp32_r:u3\ : LABEL IS "datapathcell24";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:out_fifo_full_l\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:out_fifo_full_r\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:pdm_data_reg_l\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \PDM_CIC:Integrator:pdm_data_reg_r\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2537\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2548\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2654\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2664\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2665\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_2666\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_3007\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \PDM_CIC:Net_3010\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \PDM_CIC:Status_Reg:sts_intr:sts_reg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \PDM_CIC:wire_comb_ov_l\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \PDM_CIC:wire_comb_ov_r\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \USBFS:Dm(0)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \USBFS:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBFS:Dp(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \USBFS:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USBFS:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \USBFS:ep2\ : LABEL IS "drqcell12";
    ATTRIBUTE lib_model OF \USBFS:ep4\ : LABEL IS "drqcell13";
    ATTRIBUTE lib_model OF \USBFS:ep6\ : LABEL IS "drqcell14";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    CICOut_L:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_85,
            termin => '0',
            termout => Net_3125,
            clock => ClockBlock_BUS_CLK);

    CICOut_R:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_3506,
            termin => '0',
            termout => Net_3129,
            clock => ClockBlock_BUS_CLK);

    ClockBlock:clockblockcell
        PORT MAP(
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => GenClock,
            dsi_glb_div => open,
            dclk_glb_0 => Net_3495,
            dclk_0 => Net_3495_local,
            dclk_glb_1 => Net_55,
            dclk_1 => Net_55_local,
            dclk_glb_2 => I2Sclk,
            dclk_2 => I2Sclk_local,
            dclk_glb_3 => Net_3093,
            dclk_3 => Net_3093_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    GenClock:macrocell
        GENERIC MAP(
            clock_driver => "GenClock",
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => GenClock,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:div:state_1\,
            main_1 => \AudioClkGen:UDB_ACG:div:state_0\);

    I2S_Tx_DMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_3491,
            termin => '0',
            termout => Net_3103,
            clock => ClockBlock_BUS_CLK);

    MODIN3_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => MODIN3_0,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => MODIN3_0,
            ar_0 => \PDM_CIC:wire_int_en\);

    MODIN3_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => MODIN3_1,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => MODIN3_1,
            main_4 => MODIN3_0,
            ar_0 => \PDM_CIC:wire_int_en\);

    MODIN3_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * !main_5)",
            clk_inv => '0')
        PORT MAP(
            q => MODIN3_2,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => MODIN3_2,
            main_4 => MODIN3_1,
            main_5 => MODIN3_0,
            ar_0 => \PDM_CIC:wire_int_en\);

    MODIN3_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * !main_5) + (main_0 * main_1 * main_2 * main_3 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => MODIN3_3,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => MODIN3_3,
            main_4 => MODIN3_2,
            main_5 => MODIN3_1,
            main_6 => MODIN3_0,
            ar_0 => \PDM_CIC:wire_int_en\);

    Net_2161:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => Net_2161,
            main_0 => \I2S:tx_data_out\,
            clock_0 => I2Sclk);

    Net_2586:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_2586,
            clock_0 => I2Sclk,
            main_0 => \I2S:reset\,
            main_1 => \I2S:count_6\);

    Net_2731:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_2731,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:f0_not_full_stat\);

    Net_3458:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => Net_3458,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => Net_3458,
            main_1 => \PDM_CIC:Integrator:cs_addr_2\,
            main_2 => \PDM_CIC:Integrator:cs_addr_1\,
            main_3 => \PDM_CIC:Integrator:cs_addr_0\);

    PM:pmcell
        PORT MAP(
            ctw_int => CTW_OUT);

    PSOC_CODEC_RST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c1dfc243-c1c4-407d-ba37-2456232eae7b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_CODEC_RST",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_CODEC_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_CODEC_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_CODEC_RST(0)__PA,
            oe => open,
            pad_in => PSOC_CODEC_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_I2S_LRCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f110f600-1aee-49c0-bbad-738496221ccc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_LRCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_I2S_LRCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_I2S_LRCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_I2S_LRCLK(0)__PA,
            oe => open,
            pin_input => Net_2586,
            pad_out => PSOC_I2S_LRCLK(0)_PAD,
            pad_in => PSOC_I2S_LRCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_I2S_MCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8843558f-8028-4242-b419-20e93446a62f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_MCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_I2S_MCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_I2S_MCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_I2S_MCLK(0)__PA,
            oe => open,
            pin_input => Net_55_local,
            pad_out => PSOC_I2S_MCLK(0)_PAD,
            pad_in => PSOC_I2S_MCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_I2S_SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f7d2f3aa-d23d-4113-af4d-7ad57d266155",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_SCLK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_I2S_SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_I2S_SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_I2S_SCLK(0)__PA,
            oe => open,
            pin_input => Net_2585,
            pad_out => PSOC_I2S_SCLK(0)_PAD,
            pad_in => PSOC_I2S_SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_I2S_SDTO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3312e0d1-b0a2-4761-9233-a556b3401f39",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_I2S_SDTO",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_I2S_SDTO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_I2S_SDTO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_I2S_SDTO(0)__PA,
            oe => open,
            pin_input => Net_2161,
            pad_out => PSOC_I2S_SDTO(0)_PAD,
            pad_in => PSOC_I2S_SDTO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_PDM_ClkOut:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "290d805b-147c-4325-9daf-32135f4cc796",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PDM_CLOCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_PDM_ClkOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_PDM_ClkOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_PDM_ClkOut(0)__PA,
            oe => open,
            pin_input => Net_3458,
            pad_out => PSOC_PDM_ClkOut(0)_PAD,
            pad_in => PSOC_PDM_ClkOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_PDM_DataIn:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PDM_DATA",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    PSOC_PDM_DataIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_PDM_DataIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_PDM_DataIn(0)__PA,
            oe => open,
            fb => Net_3512,
            pad_in => PSOC_PDM_DataIn(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_PDM_DataIn(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            in => Net_3512,
            out => Net_3512_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PSOC_PDM_LR_SEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f52a568d-72ba-4243-acda-5d6586ce9c05",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PDM_LR_SELECT",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_PDM_LR_SEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_PDM_LR_SEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_PDM_LR_SEL(0)__PA,
            oe => open,
            pad_in => PSOC_PDM_LR_SEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_STATUS_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8f03eb16-8645-4ee8-94d5-5667785fdbee",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PSOC_STATUS",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_STATUS_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_STATUS_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_STATUS_LED(0)__PA,
            oe => open,
            pad_in => PSOC_STATUS_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PSOC_SW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "PLAYBACK_SW",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PSOC_SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PSOC_SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PSOC_SW(0)__PA,
            oe => open,
            pad_in => PSOC_SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RxDMA:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_3533,
            termin => '0',
            termout => Net_3555,
            clock => ClockBlock_BUS_CLK);

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "I2C_SCL",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C_Master:Net_1109_0\,
            pin_input => \I2C_Master:Net_643_0\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            in => \I2C_Master:Net_1109_0\,
            out => \I2C_Master:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "I2C_SDA",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C_Master:Net_1109_1\,
            pin_input => \I2C_Master:sda_x_wire\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            in => \I2C_Master:Net_1109_1\,
            out => \I2C_Master:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    TxDMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_2986,
            termin => '0',
            termout => Net_2611,
            clock => ClockBlock_BUS_CLK);

    USBInDMA:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => '0',
            termin => '0',
            termout => Net_2599,
            clock => ClockBlock_BUS_CLK);

    USBOutDMA:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => '0',
            termin => '0',
            termout => Net_3362,
            clock => ClockBlock_BUS_CLK);

    \AudioClkGen:UDB_ACG:delta\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:delta\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            main_1 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            main_2 => \AudioClkGen:UDB_ACG:shaper:state_0\,
            main_3 => \AudioClkGen:UDB_ACG:shaper:cl0_1\,
            main_4 => \AudioClkGen:UDB_ACG:delta\);

    \AudioClkGen:UDB_ACG:div:Div:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_1 => \AudioClkGen:UDB_ACG:div:state_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:div:state_0\,
            ce0_comb => \AudioClkGen:UDB_ACG:div:ce0\,
            ce1_comb => \AudioClkGen:UDB_ACG:trigger_shaper\,
            busclk => ClockBlock_BUS_CLK);

    \AudioClkGen:UDB_ACG:div:deltaReg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:div:deltaReg\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:trigger_shaper\,
            main_1 => \AudioClkGen:UDB_ACG:delta\,
            main_2 => \AudioClkGen:UDB_ACG:div:state_1\,
            main_3 => \AudioClkGen:UDB_ACG:div:state_0\,
            main_4 => \AudioClkGen:UDB_ACG:div:deltaReg\);

    \AudioClkGen:UDB_ACG:div:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (!main_1 * !main_2 * main_3) + (main_1 * !main_2 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:div:state_0\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:trigger_shaper\,
            main_1 => \AudioClkGen:UDB_ACG:div:state_1\,
            main_2 => \AudioClkGen:UDB_ACG:div:state_0\,
            main_3 => \AudioClkGen:UDB_ACG:div:deltaReg\,
            main_4 => \AudioClkGen:UDB_ACG:div:ce0\);

    \AudioClkGen:UDB_ACG:div:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:div:state_1\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:trigger_shaper\,
            main_1 => \AudioClkGen:UDB_ACG:div:state_1\,
            main_2 => \AudioClkGen:UDB_ACG:div:state_0\,
            main_3 => \AudioClkGen:UDB_ACG:div:deltaReg\);

    \AudioClkGen:UDB_ACG:shaper:Div:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\,
            route_si => \AudioClkGen:UDB_ACG:value\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \AudioClkGen:UDB_ACG:shaper:Div:u0.ce0__sig\,
            cl0 => \AudioClkGen:UDB_ACG:shaper:Div:u0.cl0__sig\,
            z0 => \AudioClkGen:UDB_ACG:shaper:Div:u0.z0__sig\,
            ff0 => \AudioClkGen:UDB_ACG:shaper:Div:u0.ff0__sig\,
            ce1 => \AudioClkGen:UDB_ACG:shaper:Div:u0.ce1__sig\,
            cl1 => \AudioClkGen:UDB_ACG:shaper:Div:u0.cl1__sig\,
            z1 => \AudioClkGen:UDB_ACG:shaper:Div:u0.z1__sig\,
            ff1 => \AudioClkGen:UDB_ACG:shaper:Div:u0.ff1__sig\,
            co_msb => \AudioClkGen:UDB_ACG:shaper:Div:u0.co_msb__sig\,
            sol_msb => \AudioClkGen:UDB_ACG:shaper:Div:u0.sol_msb__sig\,
            cfbo => \AudioClkGen:UDB_ACG:shaper:Div:u0.cfbo__sig\,
            sil => \AudioClkGen:UDB_ACG:shaper:Div:u1.sor__sig\,
            cmsbi => \AudioClkGen:UDB_ACG:shaper:Div:u1.cmsbo__sig\);

    \AudioClkGen:UDB_ACG:shaper:Div:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\,
            route_si => \AudioClkGen:UDB_ACG:value\,
            cl0_comb => \AudioClkGen:UDB_ACG:shaper:cl0_1\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \AudioClkGen:UDB_ACG:shaper:Div:u0.ce0__sig\,
            cl0i => \AudioClkGen:UDB_ACG:shaper:Div:u0.cl0__sig\,
            z0i => \AudioClkGen:UDB_ACG:shaper:Div:u0.z0__sig\,
            ff0i => \AudioClkGen:UDB_ACG:shaper:Div:u0.ff0__sig\,
            ce1i => \AudioClkGen:UDB_ACG:shaper:Div:u0.ce1__sig\,
            cl1i => \AudioClkGen:UDB_ACG:shaper:Div:u0.cl1__sig\,
            z1i => \AudioClkGen:UDB_ACG:shaper:Div:u0.z1__sig\,
            ff1i => \AudioClkGen:UDB_ACG:shaper:Div:u0.ff1__sig\,
            ci => \AudioClkGen:UDB_ACG:shaper:Div:u0.co_msb__sig\,
            sir => \AudioClkGen:UDB_ACG:shaper:Div:u0.sol_msb__sig\,
            cfbi => \AudioClkGen:UDB_ACG:shaper:Div:u0.cfbo__sig\,
            sor => \AudioClkGen:UDB_ACG:shaper:Div:u1.sor__sig\,
            cmsbo => \AudioClkGen:UDB_ACG:shaper:Div:u1.cmsbo__sig\);

    \AudioClkGen:UDB_ACG:shaper:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2) + (!main_0 * !main_2 * main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:shaper:state_0\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            main_1 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            main_2 => \AudioClkGen:UDB_ACG:shaper:state_0\,
            main_3 => \AudioClkGen:UDB_ACG:trigger_shaper\,
            main_4 => \AudioClkGen:UDB_ACG:shaper:cl0_1\);

    \AudioClkGen:UDB_ACG:shaper:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:shaper:state_1\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            main_1 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            main_2 => \AudioClkGen:UDB_ACG:shaper:state_0\);

    \AudioClkGen:UDB_ACG:shaper:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_6) + (main_5 * main_7 * main_8) + (main_6 * main_7) + (main_6 * main_8)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:shaper:state_2\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_4 => \AudioClkGen:UDB_ACG:sync:counterZ1\,
            main_5 => \AudioClkGen:UDB_ACG:sync_ready\,
            main_6 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            main_7 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            main_8 => \AudioClkGen:UDB_ACG:shaper:state_0\);

    \AudioClkGen:UDB_ACG:sync:Counter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:counterAddr_2\,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:counterAddr_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:counterAddr_0\,
            z0_comb => \AudioClkGen:UDB_ACG:sync:counterZ0\,
            z1_comb => \AudioClkGen:UDB_ACG:sync:counterZ1\,
            busclk => ClockBlock_BUS_CLK);

    \AudioClkGen:UDB_ACG:sync:SofCounter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce0__sig\,
            cl0 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl0__sig\,
            z0 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z0__sig\,
            ff0 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff0__sig\,
            ce1 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce1__sig\,
            cl1 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl1__sig\,
            z1 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z1__sig\,
            ff1 => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff1__sig\,
            co_msb => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.co_msb__sig\,
            sol_msb => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.sol_msb__sig\,
            cfbo => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cfbo__sig\,
            sil => \AudioClkGen:UDB_ACG:sync:SofCounter:u1.sor__sig\,
            cmsbi => \AudioClkGen:UDB_ACG:sync:SofCounter:u1.cmsbo__sig\);

    \AudioClkGen:UDB_ACG:sync:SofCounter:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3093,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            so_comb => \AudioClkGen:UDB_ACG:value\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce0__sig\,
            cl0i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl0__sig\,
            z0i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z0__sig\,
            ff0i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff0__sig\,
            ce1i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ce1__sig\,
            cl1i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cl1__sig\,
            z1i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.z1__sig\,
            ff1i => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.ff1__sig\,
            ci => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.co_msb__sig\,
            sir => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.sol_msb__sig\,
            cfbi => \AudioClkGen:UDB_ACG:sync:SofCounter:u0.cfbo__sig\,
            sor => \AudioClkGen:UDB_ACG:sync:SofCounter:u1.sor__sig\,
            cmsbo => \AudioClkGen:UDB_ACG:sync:SofCounter:u1.cmsbo__sig\);

    \AudioClkGen:UDB_ACG:sync:addr_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_4 * !main_5) + (!main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * !main_3 * main_5) + (!main_1 * main_3 * !main_5 * main_6) + (main_1 * main_2 * !main_3 * !main_5) + (!main_2 * main_3 * !main_5)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:addr_0\,
            clock_0 => Net_3093,
            main_0 => Net_3097,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_3 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_4 => \AudioClkGen:UDB_ACG:sync:lastSof\,
            main_5 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_6 => \AudioClkGen:UDB_ACG:sync:counterZ0\);

    \AudioClkGen:UDB_ACG:sync:addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * !main_2 * !main_3 * !main_8) + (!main_1 * main_2 * main_3 * !main_5 * main_7) + (main_1 * !main_2 * !main_5 * !main_8) + (main_1 * !main_3 * !main_5 * main_6) + (!main_2 * !main_3 * !main_5)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:addr_1\,
            clock_0 => Net_3093,
            main_0 => Net_3097,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_3 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_4 => \AudioClkGen:UDB_ACG:sync:lastSof\,
            main_5 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_6 => \AudioClkGen:UDB_ACG:sync:counterZ1\,
            main_7 => \AudioClkGen:UDB_ACG:sync:counterZ0\,
            main_8 => \AudioClkGen:UDB_ACG:transfer\);

    \AudioClkGen:UDB_ACG:sync:addr_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * !main_2 * !main_3 * !main_8) + (!main_1 * !main_2 * !main_5) + (!main_1 * !main_3 * !main_5) + (!main_1 * !main_5 * !main_7) + (!main_2 * main_3 * !main_5 * !main_8) + (main_2 * !main_3 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:addr_2\,
            clock_0 => Net_3093,
            main_0 => Net_3097,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_3 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_4 => \AudioClkGen:UDB_ACG:sync:lastSof\,
            main_5 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_6 => \AudioClkGen:UDB_ACG:sync:counterZ1\,
            main_7 => \AudioClkGen:UDB_ACG:sync:counterZ0\,
            main_8 => \AudioClkGen:UDB_ACG:transfer\);

    \AudioClkGen:UDB_ACG:sync:counterAddr_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:counterAddr_0\,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\);

    \AudioClkGen:UDB_ACG:sync:counterAddr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:counterAddr_1\,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\);

    \AudioClkGen:UDB_ACG:sync:counterAddr_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:counterAddr_2\,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\);

    \AudioClkGen:UDB_ACG:sync:lastSof\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:lastSof\,
            main_0 => Net_3097,
            clock_0 => Net_3093);

    \AudioClkGen:UDB_ACG:sync:state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync:state_3\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_4 => \AudioClkGen:UDB_ACG:transfer\);

    \AudioClkGen:UDB_ACG:sync_ready\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * main_1 * !main_3 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:sync_ready\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:sync:addr_2\,
            main_1 => \AudioClkGen:UDB_ACG:sync:addr_1\,
            main_2 => \AudioClkGen:UDB_ACG:sync:addr_0\,
            main_3 => \AudioClkGen:UDB_ACG:sync:state_3\,
            main_4 => \AudioClkGen:UDB_ACG:sync_ready\);

    \AudioClkGen:UDB_ACG:transfer\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \AudioClkGen:UDB_ACG:transfer\,
            clock_0 => Net_3093,
            main_0 => \AudioClkGen:UDB_ACG:sync_ready\,
            main_1 => \AudioClkGen:UDB_ACG:shaper:state_2\,
            main_2 => \AudioClkGen:UDB_ACG:shaper:state_1\,
            main_3 => \AudioClkGen:UDB_ACG:shaper:state_0\);

    \ByteSwap_Tx:ControlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \ByteSwap_Tx:ctrl_7\,
            control_6 => \ByteSwap_Tx:ctrl_6\,
            control_5 => \ByteSwap_Tx:ctrl_5\,
            control_4 => \ByteSwap_Tx:ctrl_4\,
            control_3 => \ByteSwap_Tx:ctrl_3\,
            control_2 => \ByteSwap_Tx:ctrl_2\,
            control_1 => \ByteSwap_Tx:ctrl_1\,
            control_0 => \ByteSwap_Tx:ctrl_0\,
            busclk => ClockBlock_BUS_CLK);

    \ByteSwap_Tx:State_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6) + (main_0 * main_1 * main_3 * main_4 * !main_7) + (main_0 * main_1 * main_5) + (main_0 * main_2 * main_5)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:State_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:State_4\,
            main_2 => \ByteSwap_Tx:State_3\,
            main_3 => \ByteSwap_Tx:State_2\,
            main_4 => \ByteSwap_Tx:State_1\,
            main_5 => \ByteSwap_Tx:State_0\,
            main_6 => \ByteSwap_Tx:f0_blk_stat\,
            main_7 => \ByteSwap_Tx:f1_blk_stat\);

    \ByteSwap_Tx:State_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_5) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_3 * !main_4 * main_6) + (main_0 * !main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_2 * !main_3 * main_5 * main_6) + (main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:State_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:resolution_ctrl\,
            main_2 => \ByteSwap_Tx:State_4\,
            main_3 => \ByteSwap_Tx:State_3\,
            main_4 => \ByteSwap_Tx:State_2\,
            main_5 => \ByteSwap_Tx:State_1\,
            main_6 => \ByteSwap_Tx:State_0\,
            main_7 => \ByteSwap_Tx:f1_blk_stat\);

    \ByteSwap_Tx:State_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5) + (main_0 * !main_1 * !main_2 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:State_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:State_4\,
            main_2 => \ByteSwap_Tx:State_3\,
            main_3 => \ByteSwap_Tx:State_2\,
            main_4 => \ByteSwap_Tx:State_1\,
            main_5 => \ByteSwap_Tx:State_0\,
            main_6 => \ByteSwap_Tx:f0_blk_stat\,
            main_7 => \ByteSwap_Tx:f1_blk_stat\);

    \ByteSwap_Tx:State_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (main_0 * !main_1 * !main_3 * !main_4 * !main_5) + (main_0 * main_1 * !main_2) + (main_0 * main_1 * main_3 * main_4 * !main_5 * !main_7) + (main_0 * !main_2 * !main_3 * main_4 * main_5) + (main_0 * !main_2 * !main_4 * !main_5) + (main_0 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:State_3\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:State_4\,
            main_2 => \ByteSwap_Tx:State_3\,
            main_3 => \ByteSwap_Tx:State_2\,
            main_4 => \ByteSwap_Tx:State_1\,
            main_5 => \ByteSwap_Tx:State_0\,
            main_6 => \ByteSwap_Tx:f0_blk_stat\,
            main_7 => \ByteSwap_Tx:f1_blk_stat\);

    \ByteSwap_Tx:State_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4) + (main_0 * !main_1 * !main_2 * main_3 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_1 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:State_4\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ByteSwap_Tx:enable\,
            main_1 => \ByteSwap_Tx:State_4\,
            main_2 => \ByteSwap_Tx:State_3\,
            main_3 => \ByteSwap_Tx:State_2\,
            main_4 => \ByteSwap_Tx:State_1\,
            main_5 => \ByteSwap_Tx:State_0\,
            main_6 => \ByteSwap_Tx:f0_blk_stat\,
            main_7 => \ByteSwap_Tx:f1_blk_stat\);

    \ByteSwap_Tx:d0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4)")
        PORT MAP(
            q => \ByteSwap_Tx:d0_load\,
            main_0 => \ByteSwap_Tx:State_4\,
            main_1 => \ByteSwap_Tx:State_3\,
            main_2 => \ByteSwap_Tx:State_2\,
            main_3 => \ByteSwap_Tx:State_1\,
            main_4 => \ByteSwap_Tx:State_0\);

    \ByteSwap_Tx:dp_ByteSwap:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000010101000010000000000000000010000000000001100000000000000100000000000000000000000000100000000000011111111000000001111111111111111000000000000000000001100000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \ByteSwap_Tx:State_2\,
            cs_addr_1 => \ByteSwap_Tx:State_1\,
            cs_addr_0 => \ByteSwap_Tx:State_0\,
            f1_load => \ByteSwap_Tx:f1_load\,
            d0_load => \ByteSwap_Tx:d0_load\,
            f0_bus_stat_comb => \ByteSwap_Tx:f0_not_full_stat\,
            f0_blk_stat_comb => \ByteSwap_Tx:f0_blk_stat\,
            f1_blk_stat_comb => \ByteSwap_Tx:f1_blk_stat\,
            busclk => ClockBlock_BUS_CLK);

    \ByteSwap_Tx:enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:enable\,
            main_0 => \ByteSwap_Tx:ctrl_0\,
            clock_0 => ClockBlock_BUS_CLK);

    \ByteSwap_Tx:f1_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4)")
        PORT MAP(
            q => \ByteSwap_Tx:f1_load\,
            main_0 => \ByteSwap_Tx:State_4\,
            main_1 => \ByteSwap_Tx:State_3\,
            main_2 => \ByteSwap_Tx:State_2\,
            main_3 => \ByteSwap_Tx:State_1\,
            main_4 => \ByteSwap_Tx:State_0\);

    \ByteSwap_Tx:resolution_ctrl\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ByteSwap_Tx:resolution_ctrl\,
            main_0 => \ByteSwap_Tx:ctrl_1\,
            clock_0 => ClockBlock_BUS_CLK);

    \Droop_Filter:DFB\:dfbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            in_1 => open,
            in_2 => open,
            out_1 => Net_3136,
            out_2 => Net_3137,
            dmareq_1 => Net_3533,
            dmareq_2 => Net_3138,
            interrupt => Net_3133);

    \I2C_Master:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_Master:Net_1109_0\,
            sda_in => \I2C_Master:Net_1109_1\,
            scl_out => \I2C_Master:Net_643_0\,
            sda_out => \I2C_Master:sda_x_wire\,
            interrupt => \I2C_Master:Net_697\);

    \I2C_Master:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_Master:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0')
        PORT MAP(
            clock => I2Sclk,
            load => open,
            enable => \I2S:ctrl_2\,
            count_6 => \I2S:count_6\,
            count_5 => \I2S:count_5\,
            count_4 => \I2S:count_4\,
            count_3 => \I2S:count_3\,
            count_2 => \I2S:count_2\,
            count_1 => \I2S:count_1\,
            count_0 => Net_2585);

    \I2S:Sync:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => I2Sclk,
            control_7 => \I2S:ctrl_7\,
            control_6 => \I2S:ctrl_6\,
            control_5 => \I2S:ctrl_5\,
            control_4 => \I2S:ctrl_4\,
            control_3 => \I2S:ctrl_3\,
            control_2 => \I2S:ctrl_2\,
            control_1 => \I2S:ctrl_1\,
            control_0 => \I2S:ctrl_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2S:Tx:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0')
        PORT MAP(
            clock => I2Sclk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_3491,
            status_0 => \I2S:tx_status_0\);

    \I2S:Tx:dpTx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => I2Sclk,
            cs_addr_1 => \I2S:tx_state_1\,
            cs_addr_0 => \I2S:tx_state_0\,
            so_comb => \I2S:tx_data_out\,
            f0_bus_stat_comb => Net_3491,
            f0_blk_stat_comb => \I2S:tx_f0_empty_stat\,
            busclk => ClockBlock_BUS_CLK);

    \I2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \I2S:reset\,
            clock_0 => I2Sclk,
            main_0 => \I2S:ctrl_2\);

    \I2S:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_6) + (main_1 * main_3 * main_4 * main_5 * main_6) + (main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \I2S:tx_state_0\,
            clock_0 => I2Sclk,
            main_0 => Net_2585,
            main_1 => \I2S:count_5\,
            main_2 => \I2S:count_4\,
            main_3 => \I2S:count_3\,
            main_4 => \I2S:count_2\,
            main_5 => \I2S:count_1\,
            main_6 => \I2S:txenable\);

    \I2S:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_4 * main_5) + (main_0 * main_2 * main_3 * main_4 * main_5) + (!main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \I2S:tx_state_1\,
            clock_0 => I2Sclk,
            main_0 => Net_2585,
            main_1 => \I2S:count_5\,
            main_2 => \I2S:count_4\,
            main_3 => \I2S:count_3\,
            main_4 => \I2S:count_2\,
            main_5 => \I2S:count_1\,
            main_6 => \I2S:txenable\);

    \I2S:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \I2S:tx_status_0\,
            main_0 => \I2S:tx_state_1\,
            main_1 => \I2S:tx_state_0\,
            main_2 => \I2S:tx_f0_empty_stat\);

    \I2S:tx_underflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \I2S:tx_underflow_sticky\,
            clock_0 => I2Sclk,
            main_0 => \I2S:ctrl_0\,
            main_1 => \I2S:tx_state_1\,
            main_2 => \I2S:tx_state_0\,
            main_3 => \I2S:tx_f0_empty_stat\,
            main_4 => \I2S:tx_underflow_sticky\);

    \I2S:txenable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * !main_9 * main_10) + (main_1 * main_3 * !main_9 * main_10) + (main_1 * main_4 * !main_9 * main_10) + (main_1 * main_5 * !main_9 * main_10) + (main_1 * main_6 * !main_9 * main_10) + (main_1 * main_7 * !main_9 * main_10) + (main_1 * main_8 * !main_9 * main_10)",
            clk_inv => '0')
        PORT MAP(
            q => \I2S:txenable\,
            clock_0 => I2Sclk,
            main_0 => Net_2585,
            main_1 => \I2S:ctrl_2\,
            main_2 => \I2S:ctrl_0\,
            main_3 => \I2S:count_6\,
            main_4 => \I2S:count_5\,
            main_5 => \I2S:count_4\,
            main_6 => \I2S:count_3\,
            main_7 => \I2S:count_2\,
            main_8 => \I2S:count_1\,
            main_9 => \I2S:tx_underflow_sticky\,
            main_10 => \I2S:txenable\);

    \PDM_CIC:Comb_L:comb_loop_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:comb_loop_count_0\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:comb_loop_count_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:comb_loop_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:comb_loop_count_1\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_L:comb_loop_count_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:cs_addr_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * !main_4) + (!main_0 * main_1 * main_2 * main_5 * !main_6) + (main_0 * !main_1 * main_2) + (!main_1 * main_2 * main_7)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:cs_addr_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:first_count_1\,
            main_4 => \PDM_CIC:Comb_L:first_count_0\,
            main_5 => \PDM_CIC:Comb_L:comb_loop_count_1\,
            main_6 => \PDM_CIC:Comb_L:comb_loop_count_0\,
            main_7 => \PDM_CIC:Net_2548\);

    \PDM_CIC:Comb_L:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_9) + (!main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * !main_5 * !main_6 * main_7 * !main_8) + (!main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:cs_addr_1\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_L:comb_loop_count_0\,
            main_5 => \PDM_CIC:Comb_L:shift_count_reg_3\,
            main_6 => \PDM_CIC:Comb_L:shift_count_reg_2\,
            main_7 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_8 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            main_9 => \PDM_CIC:Net_2548\);

    \PDM_CIC:Comb_L:cs_addr_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * !main_5 * !main_6 * main_7 * !main_8)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:cs_addr_2\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_L:comb_loop_count_0\,
            main_5 => \PDM_CIC:Comb_L:shift_count_reg_3\,
            main_6 => \PDM_CIC:Comb_L:shift_count_reg_2\,
            main_7 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_8 => \PDM_CIC:Comb_L:shift_count_reg_0\);

    \PDM_CIC:Comb_L:d0_reg_updated\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3) + (!main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:d0_reg_updated\,
            clock_0 => Net_3495,
            ap_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:d0_reg_updated\,
            main_4 => \PDM_CIC:Net_2654\);

    \PDM_CIC:Comb_L:f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:f0_load\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:shift_count_reg_3\,
            main_4 => \PDM_CIC:Comb_L:shift_count_reg_2\,
            main_5 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_6 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:f1_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:f1_load\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:first_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:first_count_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:first_count_1\,
            main_1 => \PDM_CIC:Comb_L:first_count_0\);

    \PDM_CIC:Comb_L:first_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:first_count_1\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:first_count_1\,
            main_1 => \PDM_CIC:Comb_L:first_count_0\);

    \PDM_CIC:Comb_L:genblk2:dp32:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_L:f0_load\,
            f1_load => \PDM_CIC:Comb_L:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PDM_CIC:Comb_L:genblk2:dp32:u0.ce0__sig\,
            cl0 => \PDM_CIC:Comb_L:genblk2:dp32:u0.cl0__sig\,
            z0 => \PDM_CIC:Comb_L:genblk2:dp32:u0.z0__sig\,
            ff0 => \PDM_CIC:Comb_L:genblk2:dp32:u0.ff0__sig\,
            ce1 => \PDM_CIC:Comb_L:genblk2:dp32:u0.ce1__sig\,
            cl1 => \PDM_CIC:Comb_L:genblk2:dp32:u0.cl1__sig\,
            z1 => \PDM_CIC:Comb_L:genblk2:dp32:u0.z1__sig\,
            ff1 => \PDM_CIC:Comb_L:genblk2:dp32:u0.ff1__sig\,
            co_msb => \PDM_CIC:Comb_L:genblk2:dp32:u0.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_L:genblk2:dp32:u0.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_L:genblk2:dp32:u0.cfbo__sig\,
            sil => \PDM_CIC:Comb_L:genblk2:dp32:u1.sor__sig\,
            cmsbi => \PDM_CIC:Comb_L:genblk2:dp32:u1.cmsbo__sig\);

    \PDM_CIC:Comb_L:genblk2:dp32:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_L:f0_load\,
            f1_load => \PDM_CIC:Comb_L:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_L:genblk2:dp32:u0.ce0__sig\,
            cl0i => \PDM_CIC:Comb_L:genblk2:dp32:u0.cl0__sig\,
            z0i => \PDM_CIC:Comb_L:genblk2:dp32:u0.z0__sig\,
            ff0i => \PDM_CIC:Comb_L:genblk2:dp32:u0.ff0__sig\,
            ce1i => \PDM_CIC:Comb_L:genblk2:dp32:u0.ce1__sig\,
            cl1i => \PDM_CIC:Comb_L:genblk2:dp32:u0.cl1__sig\,
            z1i => \PDM_CIC:Comb_L:genblk2:dp32:u0.z1__sig\,
            ff1i => \PDM_CIC:Comb_L:genblk2:dp32:u0.ff1__sig\,
            ci => \PDM_CIC:Comb_L:genblk2:dp32:u0.co_msb__sig\,
            sir => \PDM_CIC:Comb_L:genblk2:dp32:u0.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_L:genblk2:dp32:u0.cfbo__sig\,
            sor => \PDM_CIC:Comb_L:genblk2:dp32:u1.sor__sig\,
            cmsbo => \PDM_CIC:Comb_L:genblk2:dp32:u1.cmsbo__sig\,
            ce0 => \PDM_CIC:Comb_L:genblk2:dp32:u1.ce0__sig\,
            cl0 => \PDM_CIC:Comb_L:genblk2:dp32:u1.cl0__sig\,
            z0 => \PDM_CIC:Comb_L:genblk2:dp32:u1.z0__sig\,
            ff0 => \PDM_CIC:Comb_L:genblk2:dp32:u1.ff0__sig\,
            ce1 => \PDM_CIC:Comb_L:genblk2:dp32:u1.ce1__sig\,
            cl1 => \PDM_CIC:Comb_L:genblk2:dp32:u1.cl1__sig\,
            z1 => \PDM_CIC:Comb_L:genblk2:dp32:u1.z1__sig\,
            ff1 => \PDM_CIC:Comb_L:genblk2:dp32:u1.ff1__sig\,
            co_msb => \PDM_CIC:Comb_L:genblk2:dp32:u1.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_L:genblk2:dp32:u1.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_L:genblk2:dp32:u1.cfbo__sig\,
            sil => \PDM_CIC:Comb_L:genblk2:dp32:u2.sor__sig\,
            cmsbi => \PDM_CIC:Comb_L:genblk2:dp32:u2.cmsbo__sig\);

    \PDM_CIC:Comb_L:genblk2:dp32:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_L:f0_load\,
            f1_load => \PDM_CIC:Comb_L:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_L:genblk2:dp32:u1.ce0__sig\,
            cl0i => \PDM_CIC:Comb_L:genblk2:dp32:u1.cl0__sig\,
            z0i => \PDM_CIC:Comb_L:genblk2:dp32:u1.z0__sig\,
            ff0i => \PDM_CIC:Comb_L:genblk2:dp32:u1.ff0__sig\,
            ce1i => \PDM_CIC:Comb_L:genblk2:dp32:u1.ce1__sig\,
            cl1i => \PDM_CIC:Comb_L:genblk2:dp32:u1.cl1__sig\,
            z1i => \PDM_CIC:Comb_L:genblk2:dp32:u1.z1__sig\,
            ff1i => \PDM_CIC:Comb_L:genblk2:dp32:u1.ff1__sig\,
            ci => \PDM_CIC:Comb_L:genblk2:dp32:u1.co_msb__sig\,
            sir => \PDM_CIC:Comb_L:genblk2:dp32:u1.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_L:genblk2:dp32:u1.cfbo__sig\,
            sor => \PDM_CIC:Comb_L:genblk2:dp32:u2.sor__sig\,
            cmsbo => \PDM_CIC:Comb_L:genblk2:dp32:u2.cmsbo__sig\,
            ce0 => \PDM_CIC:Comb_L:genblk2:dp32:u2.ce0__sig\,
            cl0 => \PDM_CIC:Comb_L:genblk2:dp32:u2.cl0__sig\,
            z0 => \PDM_CIC:Comb_L:genblk2:dp32:u2.z0__sig\,
            ff0 => \PDM_CIC:Comb_L:genblk2:dp32:u2.ff0__sig\,
            ce1 => \PDM_CIC:Comb_L:genblk2:dp32:u2.ce1__sig\,
            cl1 => \PDM_CIC:Comb_L:genblk2:dp32:u2.cl1__sig\,
            z1 => \PDM_CIC:Comb_L:genblk2:dp32:u2.z1__sig\,
            ff1 => \PDM_CIC:Comb_L:genblk2:dp32:u2.ff1__sig\,
            co_msb => \PDM_CIC:Comb_L:genblk2:dp32:u2.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_L:genblk2:dp32:u2.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_L:genblk2:dp32:u2.cfbo__sig\,
            sil => \PDM_CIC:Comb_L:genblk2:dp32:u3.sor__sig\,
            cmsbi => \PDM_CIC:Comb_L:genblk2:dp32:u3.cmsbo__sig\);

    \PDM_CIC:Comb_L:genblk2:dp32:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_L:f0_load\,
            f1_load => \PDM_CIC:Comb_L:f1_load\,
            ce1_comb => \PDM_CIC:Comb_L:ce1_3\,
            f0_bus_stat_comb => Net_85,
            f0_blk_stat_comb => \PDM_CIC:Comb_L:f0_blk_stat_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_L:genblk2:dp32:u2.ce0__sig\,
            cl0i => \PDM_CIC:Comb_L:genblk2:dp32:u2.cl0__sig\,
            z0i => \PDM_CIC:Comb_L:genblk2:dp32:u2.z0__sig\,
            ff0i => \PDM_CIC:Comb_L:genblk2:dp32:u2.ff0__sig\,
            ce1i => \PDM_CIC:Comb_L:genblk2:dp32:u2.ce1__sig\,
            cl1i => \PDM_CIC:Comb_L:genblk2:dp32:u2.cl1__sig\,
            z1i => \PDM_CIC:Comb_L:genblk2:dp32:u2.z1__sig\,
            ff1i => \PDM_CIC:Comb_L:genblk2:dp32:u2.ff1__sig\,
            ci => \PDM_CIC:Comb_L:genblk2:dp32:u2.co_msb__sig\,
            sir => \PDM_CIC:Comb_L:genblk2:dp32:u2.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_L:genblk2:dp32:u2.cfbo__sig\,
            sor => \PDM_CIC:Comb_L:genblk2:dp32:u3.sor__sig\,
            cmsbo => \PDM_CIC:Comb_L:genblk2:dp32:u3.cmsbo__sig\);

    \PDM_CIC:Comb_L:out_fifo_full\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:out_fifo_full\,
            main_0 => \PDM_CIC:Comb_L:f0_blk_stat_3\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:right_shift_msb\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * main_1 * !main_2 * main_3 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:right_shift_msb\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:right_shift_msb\,
            main_4 => \PDM_CIC:Comb_L:ce1_3\);

    \PDM_CIC:Comb_L:shift_count_reg_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:shift_count_reg_0\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:shift_count_reg_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:shift_count_reg_1\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_4 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:shift_count_reg_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * !main_5)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:shift_count_reg_2\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:shift_count_reg_2\,
            main_4 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_5 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_L:shift_count_reg_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * !main_5) + (main_0 * main_1 * main_2 * main_3 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_L:shift_count_reg_3\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_L:shift_count_reg_3\,
            main_4 => \PDM_CIC:Comb_L:shift_count_reg_2\,
            main_5 => \PDM_CIC:Comb_L:shift_count_reg_1\,
            main_6 => \PDM_CIC:Comb_L:shift_count_reg_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:comb_loop_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:comb_loop_count_0\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:comb_loop_count_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:comb_loop_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:comb_loop_count_1\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_R:comb_loop_count_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:cs_addr_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * !main_4) + (!main_0 * main_1 * main_2 * main_5 * !main_6) + (main_0 * !main_1 * main_2) + (!main_1 * main_2 * main_7)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:cs_addr_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:first_count_1\,
            main_4 => \PDM_CIC:Comb_R:first_count_0\,
            main_5 => \PDM_CIC:Comb_R:comb_loop_count_1\,
            main_6 => \PDM_CIC:Comb_R:comb_loop_count_0\,
            main_7 => \PDM_CIC:Net_2664\);

    \PDM_CIC:Comb_R:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_5) + (!main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * !main_6 * !main_7 * main_8 * !main_9) + (!main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:cs_addr_1\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_R:comb_loop_count_0\,
            main_5 => \PDM_CIC:Net_2664\,
            main_6 => MODIN3_3,
            main_7 => MODIN3_2,
            main_8 => MODIN3_1,
            main_9 => MODIN3_0);

    \PDM_CIC:Comb_R:cs_addr_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * !main_5 * !main_6 * main_7 * !main_8)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:cs_addr_2\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:comb_loop_count_1\,
            main_4 => \PDM_CIC:Comb_R:comb_loop_count_0\,
            main_5 => MODIN3_3,
            main_6 => MODIN3_2,
            main_7 => MODIN3_1,
            main_8 => MODIN3_0);

    \PDM_CIC:Comb_R:d0_reg_updated\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3) + (!main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:d0_reg_updated\,
            clock_0 => Net_3495,
            ap_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:d0_reg_updated\,
            main_4 => \PDM_CIC:Net_2665\);

    \PDM_CIC:Comb_R:f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:f0_load\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => MODIN3_3,
            main_4 => MODIN3_2,
            main_5 => MODIN3_1,
            main_6 => MODIN3_0,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:f1_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:f1_load\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:first_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:first_count_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:first_count_1\,
            main_1 => \PDM_CIC:Comb_R:first_count_0\);

    \PDM_CIC:Comb_R:first_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:first_count_1\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:first_count_1\,
            main_1 => \PDM_CIC:Comb_R:first_count_0\);

    \PDM_CIC:Comb_R:genblk2:dp32:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_R:f0_load\,
            f1_load => \PDM_CIC:Comb_R:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PDM_CIC:Comb_R:genblk2:dp32:u0.ce0__sig\,
            cl0 => \PDM_CIC:Comb_R:genblk2:dp32:u0.cl0__sig\,
            z0 => \PDM_CIC:Comb_R:genblk2:dp32:u0.z0__sig\,
            ff0 => \PDM_CIC:Comb_R:genblk2:dp32:u0.ff0__sig\,
            ce1 => \PDM_CIC:Comb_R:genblk2:dp32:u0.ce1__sig\,
            cl1 => \PDM_CIC:Comb_R:genblk2:dp32:u0.cl1__sig\,
            z1 => \PDM_CIC:Comb_R:genblk2:dp32:u0.z1__sig\,
            ff1 => \PDM_CIC:Comb_R:genblk2:dp32:u0.ff1__sig\,
            co_msb => \PDM_CIC:Comb_R:genblk2:dp32:u0.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_R:genblk2:dp32:u0.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_R:genblk2:dp32:u0.cfbo__sig\,
            sil => \PDM_CIC:Comb_R:genblk2:dp32:u1.sor__sig\,
            cmsbi => \PDM_CIC:Comb_R:genblk2:dp32:u1.cmsbo__sig\);

    \PDM_CIC:Comb_R:genblk2:dp32:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_R:f0_load\,
            f1_load => \PDM_CIC:Comb_R:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_R:genblk2:dp32:u0.ce0__sig\,
            cl0i => \PDM_CIC:Comb_R:genblk2:dp32:u0.cl0__sig\,
            z0i => \PDM_CIC:Comb_R:genblk2:dp32:u0.z0__sig\,
            ff0i => \PDM_CIC:Comb_R:genblk2:dp32:u0.ff0__sig\,
            ce1i => \PDM_CIC:Comb_R:genblk2:dp32:u0.ce1__sig\,
            cl1i => \PDM_CIC:Comb_R:genblk2:dp32:u0.cl1__sig\,
            z1i => \PDM_CIC:Comb_R:genblk2:dp32:u0.z1__sig\,
            ff1i => \PDM_CIC:Comb_R:genblk2:dp32:u0.ff1__sig\,
            ci => \PDM_CIC:Comb_R:genblk2:dp32:u0.co_msb__sig\,
            sir => \PDM_CIC:Comb_R:genblk2:dp32:u0.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_R:genblk2:dp32:u0.cfbo__sig\,
            sor => \PDM_CIC:Comb_R:genblk2:dp32:u1.sor__sig\,
            cmsbo => \PDM_CIC:Comb_R:genblk2:dp32:u1.cmsbo__sig\,
            ce0 => \PDM_CIC:Comb_R:genblk2:dp32:u1.ce0__sig\,
            cl0 => \PDM_CIC:Comb_R:genblk2:dp32:u1.cl0__sig\,
            z0 => \PDM_CIC:Comb_R:genblk2:dp32:u1.z0__sig\,
            ff0 => \PDM_CIC:Comb_R:genblk2:dp32:u1.ff0__sig\,
            ce1 => \PDM_CIC:Comb_R:genblk2:dp32:u1.ce1__sig\,
            cl1 => \PDM_CIC:Comb_R:genblk2:dp32:u1.cl1__sig\,
            z1 => \PDM_CIC:Comb_R:genblk2:dp32:u1.z1__sig\,
            ff1 => \PDM_CIC:Comb_R:genblk2:dp32:u1.ff1__sig\,
            co_msb => \PDM_CIC:Comb_R:genblk2:dp32:u1.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_R:genblk2:dp32:u1.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_R:genblk2:dp32:u1.cfbo__sig\,
            sil => \PDM_CIC:Comb_R:genblk2:dp32:u2.sor__sig\,
            cmsbi => \PDM_CIC:Comb_R:genblk2:dp32:u2.cmsbo__sig\);

    \PDM_CIC:Comb_R:genblk2:dp32:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_R:f0_load\,
            f1_load => \PDM_CIC:Comb_R:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_R:genblk2:dp32:u1.ce0__sig\,
            cl0i => \PDM_CIC:Comb_R:genblk2:dp32:u1.cl0__sig\,
            z0i => \PDM_CIC:Comb_R:genblk2:dp32:u1.z0__sig\,
            ff0i => \PDM_CIC:Comb_R:genblk2:dp32:u1.ff0__sig\,
            ce1i => \PDM_CIC:Comb_R:genblk2:dp32:u1.ce1__sig\,
            cl1i => \PDM_CIC:Comb_R:genblk2:dp32:u1.cl1__sig\,
            z1i => \PDM_CIC:Comb_R:genblk2:dp32:u1.z1__sig\,
            ff1i => \PDM_CIC:Comb_R:genblk2:dp32:u1.ff1__sig\,
            ci => \PDM_CIC:Comb_R:genblk2:dp32:u1.co_msb__sig\,
            sir => \PDM_CIC:Comb_R:genblk2:dp32:u1.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_R:genblk2:dp32:u1.cfbo__sig\,
            sor => \PDM_CIC:Comb_R:genblk2:dp32:u2.sor__sig\,
            cmsbo => \PDM_CIC:Comb_R:genblk2:dp32:u2.cmsbo__sig\,
            ce0 => \PDM_CIC:Comb_R:genblk2:dp32:u2.ce0__sig\,
            cl0 => \PDM_CIC:Comb_R:genblk2:dp32:u2.cl0__sig\,
            z0 => \PDM_CIC:Comb_R:genblk2:dp32:u2.z0__sig\,
            ff0 => \PDM_CIC:Comb_R:genblk2:dp32:u2.ff0__sig\,
            ce1 => \PDM_CIC:Comb_R:genblk2:dp32:u2.ce1__sig\,
            cl1 => \PDM_CIC:Comb_R:genblk2:dp32:u2.cl1__sig\,
            z1 => \PDM_CIC:Comb_R:genblk2:dp32:u2.z1__sig\,
            ff1 => \PDM_CIC:Comb_R:genblk2:dp32:u2.ff1__sig\,
            co_msb => \PDM_CIC:Comb_R:genblk2:dp32:u2.co_msb__sig\,
            sol_msb => \PDM_CIC:Comb_R:genblk2:dp32:u2.sol_msb__sig\,
            cfbo => \PDM_CIC:Comb_R:genblk2:dp32:u2.cfbo__sig\,
            sil => \PDM_CIC:Comb_R:genblk2:dp32:u3.sor__sig\,
            cmsbi => \PDM_CIC:Comb_R:genblk2:dp32:u3.cmsbo__sig\);

    \PDM_CIC:Comb_R:genblk2:dp32:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\,
            f0_load => \PDM_CIC:Comb_R:f0_load\,
            f1_load => \PDM_CIC:Comb_R:f1_load\,
            ce1_comb => \PDM_CIC:Comb_R:ce1_3\,
            f0_bus_stat_comb => Net_3506,
            f0_blk_stat_comb => \PDM_CIC:Comb_R:f0_blk_stat_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Comb_R:genblk2:dp32:u2.ce0__sig\,
            cl0i => \PDM_CIC:Comb_R:genblk2:dp32:u2.cl0__sig\,
            z0i => \PDM_CIC:Comb_R:genblk2:dp32:u2.z0__sig\,
            ff0i => \PDM_CIC:Comb_R:genblk2:dp32:u2.ff0__sig\,
            ce1i => \PDM_CIC:Comb_R:genblk2:dp32:u2.ce1__sig\,
            cl1i => \PDM_CIC:Comb_R:genblk2:dp32:u2.cl1__sig\,
            z1i => \PDM_CIC:Comb_R:genblk2:dp32:u2.z1__sig\,
            ff1i => \PDM_CIC:Comb_R:genblk2:dp32:u2.ff1__sig\,
            ci => \PDM_CIC:Comb_R:genblk2:dp32:u2.co_msb__sig\,
            sir => \PDM_CIC:Comb_R:genblk2:dp32:u2.sol_msb__sig\,
            cfbi => \PDM_CIC:Comb_R:genblk2:dp32:u2.cfbo__sig\,
            sor => \PDM_CIC:Comb_R:genblk2:dp32:u3.sor__sig\,
            cmsbo => \PDM_CIC:Comb_R:genblk2:dp32:u3.cmsbo__sig\);

    \PDM_CIC:Comb_R:out_fifo_full\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:out_fifo_full\,
            main_0 => \PDM_CIC:Comb_R:f0_blk_stat_3\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Comb_R:right_shift_msb\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * main_1 * !main_2 * main_3 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Comb_R:right_shift_msb\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_3 => \PDM_CIC:Comb_R:right_shift_msb\,
            main_4 => \PDM_CIC:Comb_R:ce1_3\);

    \PDM_CIC:DMA_CombD0Update_L\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \PDM_CIC:Net_2537\,
            termin => '0',
            termout => \PDM_CIC:Net_2651\,
            clock => ClockBlock_BUS_CLK);

    \PDM_CIC:DMA_CombD0Update_R\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \PDM_CIC:Net_2666\,
            termin => '0',
            termout => \PDM_CIC:Net_2669\,
            clock => ClockBlock_BUS_CLK);

    \PDM_CIC:DMA_IntOut_L\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\,
            termin => '0',
            termout => \PDM_CIC:Net_2625\,
            clock => ClockBlock_BUS_CLK);

    \PDM_CIC:DMA_IntOut_R\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\,
            termin => '0',
            termout => \PDM_CIC:Net_2680\,
            clock => ClockBlock_BUS_CLK);

    \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            control_7 => \PDM_CIC:Int_Ctrl_Reg:control_7\,
            control_6 => \PDM_CIC:Int_Ctrl_Reg:control_6\,
            control_5 => \PDM_CIC:Int_Ctrl_Reg:control_5\,
            control_4 => \PDM_CIC:Int_Ctrl_Reg:control_4\,
            control_3 => \PDM_CIC:Int_Ctrl_Reg:control_3\,
            control_2 => \PDM_CIC:Int_Ctrl_Reg:control_2\,
            control_1 => \PDM_CIC:Int_Ctrl_Reg:control_1\,
            control_0 => \PDM_CIC:wire_int_en\,
            busclk => ClockBlock_BUS_CLK);

    \PDM_CIC:Integrator:Counter7\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            reset_inv => '1')
        PORT MAP(
            clock => Net_3495,
            reset => \PDM_CIC:wire_int_en\,
            load => open,
            enable => \PDM_CIC:Integrator:cnt_enable\,
            tc => \PDM_CIC:Integrator:cnt_tc\);

    \PDM_CIC:Integrator:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:cnt_enable\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            main_3 => \PDM_CIC:Integrator:first_count_1\,
            main_4 => \PDM_CIC:Integrator:first_count_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:cs_addr_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:cs_addr_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            main_3 => \PDM_CIC:Integrator:first_count_1\,
            main_4 => \PDM_CIC:Integrator:first_count_0\);

    \PDM_CIC:Integrator:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2) + (!main_1 * main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:cs_addr_1\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:cs_addr_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:cs_addr_2\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:f0_load\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:cnt_tc\,
            main_1 => \PDM_CIC:Integrator:cs_addr_2\,
            main_2 => \PDM_CIC:Integrator:cs_addr_1\,
            main_3 => \PDM_CIC:Integrator:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:f1_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:f1_load\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\);

    \PDM_CIC:Integrator:first_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:first_count_0\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:first_count_1\,
            main_1 => \PDM_CIC:Integrator:first_count_0\);

    \PDM_CIC:Integrator:first_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:first_count_1\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:first_count_1\,
            main_1 => \PDM_CIC:Integrator:first_count_0\);

    \PDM_CIC:Integrator:genblk2:dp32_l:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u0.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u0.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk2:dp32_l:u1.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk2:dp32_l:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk2:dp32_l:u0.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk2:dp32_l:u0.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk2:dp32_l:u0.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk2:dp32_l:u0.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk2:dp32_l:u1.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cmsbo__sig\,
            ce0 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u1.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u1.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk2:dp32_l:u2.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk2:dp32_l:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk2:dp32_l:u1.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk2:dp32_l:u1.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk2:dp32_l:u1.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk2:dp32_l:u1.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk2:dp32_l:u2.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cmsbo__sig\,
            ce0 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u2.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk2:dp32_l:u2.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk2:dp32_l:u3.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk2:dp32_l:u3.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk2:dp32_l:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            f0_bus_stat_comb => \PDM_CIC:wire_int_ready_l\,
            f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_l_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk2:dp32_l:u2.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk2:dp32_l:u2.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk2:dp32_l:u2.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk2:dp32_l:u2.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk2:dp32_l:u3.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk2:dp32_l:u3.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk3:dp32_r:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u0.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u0.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk3:dp32_r:u1.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk3:dp32_r:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk3:dp32_r:u0.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk3:dp32_r:u0.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk3:dp32_r:u0.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk3:dp32_r:u0.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk3:dp32_r:u1.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cmsbo__sig\,
            ce0 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u1.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u1.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk3:dp32_r:u2.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk3:dp32_r:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk3:dp32_r:u1.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk3:dp32_r:u1.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk3:dp32_r:u1.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk3:dp32_r:u1.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk3:dp32_r:u2.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cmsbo__sig\,
            ce0 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce0__sig\,
            cl0 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl0__sig\,
            z0 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.z0__sig\,
            ff0 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff0__sig\,
            ce1 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce1__sig\,
            cl1 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl1__sig\,
            z1 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.z1__sig\,
            ff1 => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff1__sig\,
            co_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u2.co_msb__sig\,
            sol_msb => \PDM_CIC:Integrator:genblk3:dp32_r:u2.sol_msb__sig\,
            cfbo => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cfbo__sig\,
            sil => \PDM_CIC:Integrator:genblk3:dp32_r:u3.sor__sig\,
            cmsbi => \PDM_CIC:Integrator:genblk3:dp32_r:u3.cmsbo__sig\);

    \PDM_CIC:Integrator:genblk3:dp32_r:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_3495,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\,
            f0_load => \PDM_CIC:Integrator:f0_load\,
            f1_load => \PDM_CIC:Integrator:f1_load\,
            f0_bus_stat_comb => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\,
            f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_r_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce0__sig\,
            cl0i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl0__sig\,
            z0i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.z0__sig\,
            ff0i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff0__sig\,
            ce1i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ce1__sig\,
            cl1i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cl1__sig\,
            z1i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.z1__sig\,
            ff1i => \PDM_CIC:Integrator:genblk3:dp32_r:u2.ff1__sig\,
            ci => \PDM_CIC:Integrator:genblk3:dp32_r:u2.co_msb__sig\,
            sir => \PDM_CIC:Integrator:genblk3:dp32_r:u2.sol_msb__sig\,
            cfbi => \PDM_CIC:Integrator:genblk3:dp32_r:u2.cfbo__sig\,
            sor => \PDM_CIC:Integrator:genblk3:dp32_r:u3.sor__sig\,
            cmsbo => \PDM_CIC:Integrator:genblk3:dp32_r:u3.cmsbo__sig\);

    \PDM_CIC:Integrator:out_fifo_full_l\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:out_fifo_full_l\,
            main_0 => \PDM_CIC:Integrator:f0_blk_stat_l_3\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:out_fifo_full_r\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:out_fifo_full_r\,
            main_0 => \PDM_CIC:Integrator:f0_blk_stat_r_3\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Integrator:pdm_data_reg_l\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:pdm_data_reg_l\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            main_3 => \PDM_CIC:Integrator:pdm_data_reg_l\,
            main_4 => Net_3512_SYNCOUT);

    \PDM_CIC:Integrator:pdm_data_reg_r\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Integrator:pdm_data_reg_r\,
            clock_0 => Net_3495,
            ar_0 => \PDM_CIC:wire_int_en\,
            main_0 => \PDM_CIC:Integrator:cs_addr_2\,
            main_1 => \PDM_CIC:Integrator:cs_addr_1\,
            main_2 => \PDM_CIC:Integrator:cs_addr_0\,
            main_3 => \PDM_CIC:Integrator:pdm_data_reg_r\,
            main_4 => Net_3512_SYNCOUT);

    \PDM_CIC:Net_2537\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2537\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Net_2548\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2548\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\,
            main_1 => \PDM_CIC:Net_2625\,
            main_2 => \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\);

    \PDM_CIC:Net_2654\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2654\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2651\,
            main_1 => \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\);

    \PDM_CIC:Net_2664\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2664\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\,
            main_1 => \PDM_CIC:Net_2680\,
            main_2 => \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\);

    \PDM_CIC:Net_2665\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2665\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2669\,
            main_1 => \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\);

    \PDM_CIC:Net_2666\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_2666\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_1 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_0\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Net_3007\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_3007\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:f0_load\,
            main_1 => \PDM_CIC:Integrator:out_fifo_full_l\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:Net_3010\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:Net_3010\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Integrator:f0_load\,
            main_1 => \PDM_CIC:Integrator:out_fifo_full_r\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:Net_2651\,
            main_1 => \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\);

    \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2 * !main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2651\,
            main_1 => \PDM_CIC:Net_2654\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\,
            main_3 => \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\);

    \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:Net_2669\,
            main_1 => \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\);

    \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2665\,
            main_1 => \PDM_CIC:Net_2669\,
            main_2 => \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\,
            main_3 => \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\);

    \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\,
            main_1 => \PDM_CIC:Net_2625\,
            main_2 => \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\);

    \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3) + (main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2548\,
            main_1 => \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\,
            main_2 => \PDM_CIC:Net_2625\,
            main_3 => \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\);

    \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\,
            main_1 => \PDM_CIC:Net_2680\,
            main_2 => \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\);

    \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3) + (main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Net_2664\,
            main_1 => \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\,
            main_2 => \PDM_CIC:Net_2680\,
            main_3 => \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\);

    \PDM_CIC:Status_Reg:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PDM_CIC:wire_comb_ov_r\,
            status_2 => \PDM_CIC:wire_comb_ov_l\,
            status_1 => \PDM_CIC:Net_3010\,
            status_0 => \PDM_CIC:Net_3007\,
            interrupt => Net_3513);

    \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_3 * main_4 * !main_5 * main_6) + (main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:wire_int_ready_l\,
            main_1 => \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\,
            main_2 => \PDM_CIC:Comb_L:cs_addr_2\,
            main_3 => \PDM_CIC:Comb_L:cs_addr_1\,
            main_4 => \PDM_CIC:Comb_L:cs_addr_0\,
            main_5 => \PDM_CIC:Comb_L:f0_load\,
            main_6 => \PDM_CIC:Comb_L:d0_reg_updated\);

    \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_3 * main_4 * !main_5 * main_6) + (main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\,
            main_1 => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\,
            main_2 => \PDM_CIC:Comb_R:cs_addr_2\,
            main_3 => \PDM_CIC:Comb_R:cs_addr_1\,
            main_4 => \PDM_CIC:Comb_R:cs_addr_0\,
            main_5 => \PDM_CIC:Comb_R:f0_load\,
            main_6 => \PDM_CIC:Comb_R:d0_reg_updated\);

    \PDM_CIC:wire_comb_ov_l\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:wire_comb_ov_l\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_L:f0_load\,
            main_1 => \PDM_CIC:Comb_L:out_fifo_full\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \PDM_CIC:wire_comb_ov_r\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PDM_CIC:wire_comb_ov_r\,
            clock_0 => Net_3495,
            main_0 => \PDM_CIC:Comb_R:f0_load\,
            main_1 => \PDM_CIC:Comb_R:out_fifo_full\,
            ar_0 => \PDM_CIC:wire_int_en\);

    \TX_Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_2731,
            out => Net_2986);

    \USBFS:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000010000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a3642a82-391b-436c-950f-ff2ba5f0c7f4/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBFS:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000001000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a3642a82-391b-436c-950f-ff2ba5f0c7f4/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBFS:Net_1010\,
            in_clock => open);

    \USBFS:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_3097,
            arb_int => \USBFS:Net_79\,
            usb_int => \USBFS:Net_81\,
            ept_int_8 => \USBFS:ept_int_8\,
            ept_int_7 => \USBFS:ept_int_7\,
            ept_int_6 => \USBFS:ept_int_6\,
            ept_int_5 => \USBFS:ept_int_5\,
            ept_int_4 => \USBFS:ept_int_4\,
            ept_int_3 => \USBFS:ept_int_3\,
            ept_int_2 => \USBFS:ept_int_2\,
            ept_int_1 => \USBFS:ept_int_1\,
            ept_int_0 => \USBFS:ept_int_0\,
            ord_int => \USBFS:Net_95\,
            dma_req_7 => \USBFS:dma_req_7\,
            dma_req_6 => \USBFS:dma_req_6\,
            dma_req_5 => \USBFS:dma_req_5\,
            dma_req_4 => \USBFS:dma_req_4\,
            dma_req_3 => \USBFS:dma_req_3\,
            dma_req_2 => \USBFS:dma_req_2\,
            dma_req_1 => \USBFS:dma_req_1\,
            dma_req_0 => \USBFS:dma_req_0\,
            dma_termin => \USBFS:Net_824\);

    \USBFS:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep2\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_req_1\,
            termin => \USBFS:Net_824\,
            termout => \USBFS:Net_1019\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep4\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_req_3\,
            termin => \USBFS:Net_824\,
            termout => \USBFS:Net_1017\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep6\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_req_5\,
            termin => \USBFS:Net_824\,
            termout => \USBFS:Net_1015\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_4\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_4\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_6\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_6\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ord_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_95\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3097,
            clock => ClockBlock_BUS_CLK);

    isr_CICOverflow:interrupt
        GENERIC MAP(
            int_type => "01")
        PORT MAP(
            interrupt => Net_3513,
            clock => ClockBlock_BUS_CLK);

    isr_InDMADone:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2599,
            clock => ClockBlock_BUS_CLK);

    isr_RxDMADone:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3555,
            clock => ClockBlock_BUS_CLK);

    isr_Tick:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => CTW_OUT,
            clock => ClockBlock_BUS_CLK);

    isr_TxDMADone:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2611,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
