Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 11:26:29 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div3_timing_summary_routed.rpt -pb operator_long_div3_timing_summary_routed.pb -rpx operator_long_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.250        0.000                      0                  102        0.132        0.000                      0                  102        4.600        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.250        0.000                      0                  102        0.132        0.000                      0                  102        4.600        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_7_i_i_reg_439_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.948ns (16.586%)  route 4.768ns (83.414%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.363     5.705    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.758 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.577     6.335    grp_lut_div3_chunk_fu_131_ap_return_1[1]
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.053     6.388 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.388    ap_return[2]
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_7_i_i_reg_439_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_7_i_i_reg_439_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.948ns (16.903%)  route 4.660ns (83.097%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.367     5.709    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.762 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.465     6.227    grp_lut_div3_chunk_fu_131_ap_return_1[0]
    SLICE_X27Y58         LUT6 (Prop_lut6_I1_O)        0.053     6.280 r  ap_return[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.280    ap_return[0]
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_7_i_i_reg_439_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_7_i_i_reg_444_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.948ns (16.993%)  route 4.631ns (83.007%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.363     5.705    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.758 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.440     6.198    grp_lut_div3_chunk_fu_131_ap_return_1[1]
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.053     6.251 r  r_V_ret_7_i_i_reg_444[0]_i_1/O
                         net (fo=1, routed)           0.000     6.251    grp_lut_div3_chunk_fu_137_ap_return_1[0]
    SLICE_X26Y58         FDRE                                         r  r_V_ret_7_i_i_reg_444_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X26Y58         FDRE                                         r  r_V_ret_7_i_i_reg_444_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    r_V_ret_7_i_i_reg_444_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_7_i_i_reg_439_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.948ns (16.996%)  route 4.630ns (83.004%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.363     5.705    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.758 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.439     6.197    grp_lut_div3_chunk_fu_131_ap_return_1[1]
    SLICE_X27Y58         LUT5 (Prop_lut5_I0_O)        0.053     6.250 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.250    ap_return[3]
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_7_i_i_reg_439_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret_7_i_i_reg_444_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.948ns (16.996%)  route 4.630ns (83.004%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.363     5.705    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.758 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.439     6.197    grp_lut_div3_chunk_fu_131_ap_return_1[1]
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.053     6.250 r  r_V_ret_7_i_i_reg_444[1]_i_1/O
                         net (fo=1, routed)           0.000     6.250    grp_lut_div3_chunk_fu_137_ap_return_1[1]
    SLICE_X26Y58         FDRE                                         r  r_V_ret_7_i_i_reg_444_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X26Y58         FDRE                                         r  r_V_ret_7_i_i_reg_444_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    r_V_ret_7_i_i_reg_444_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_7_i_i_reg_439_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.948ns (17.326%)  route 4.524ns (82.674%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.367     5.709    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.762 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.328     6.091    grp_lut_div3_chunk_fu_131_ap_return_1[0]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.053     6.144 r  ap_return[1]_INST_0/O
                         net (fo=1, routed)           0.000     6.144    ap_return[1]
    SLICE_X26Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X26Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_7_i_i_reg_439_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_6_i_i_reg_434_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.895ns (16.845%)  route 4.418ns (83.155%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.591     5.932    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.985 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.985    ap_return[4]
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_6_i_i_reg_434_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_6_i_i_reg_434_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.895ns (16.884%)  route 4.406ns (83.116%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.578     5.920    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.053     5.973 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.973    ap_return[6]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.034    10.637    q_chunk_V_0_6_i_i_reg_434_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_6_i_i_reg_434_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.895ns (17.012%)  route 4.366ns (82.988%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.341     5.289    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.342 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.538     5.880    grp_lut_div3_chunk_fu_125_ap_return_1[1]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.053     5.933 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.933    ap_return[5]
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.034    10.637    q_chunk_V_0_6_i_i_reg_434_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_6_i_i_reg_434_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.895ns (17.250%)  route 4.293ns (82.750%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.672     0.672    ap_clk
    SLICE_X24Y61         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.683     1.601    ap_done
    SLICE_X25Y58         LUT3 (Prop_lut3_I2_O)        0.161     1.762 r  ap_return[30]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     2.547    d_V[3]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.170     2.717 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.583     3.300    grp_lut_div3_chunk_fu_94_ap_return_1[1]
    SLICE_X25Y59         LUT6 (Prop_lut6_I0_O)        0.053     3.353 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.429     3.782    grp_lut_div3_chunk_fu_101_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.835 r  ap_return[19]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     4.414    grp_lut_div3_chunk_fu_107_ap_return_1[1]
    SLICE_X24Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.427     4.895    grp_lut_div3_chunk_fu_113_ap_return_1[1]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.948 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.337     5.285    grp_lut_div3_chunk_fu_119_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.338 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.470     5.807    grp_lut_div3_chunk_fu_125_ap_return_1[0]
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.053     5.860 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.860    ap_return[7]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.638    10.638    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_0_6_i_i_reg_434_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  4.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 p_Result_13_10_i_i_reg_464_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_3_i_i_reg_419_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.367%)  route 0.061ns (29.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X22Y60         FDRE                                         r  p_Result_13_10_i_i_reg_464_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Result_13_10_i_i_reg_464_reg[2]/Q
                         net (fo=2, routed)           0.061     0.463    p_Result_13_10_i_i_reg_464[2]
    SLICE_X23Y60         LUT6 (Prop_lut6_I5_O)        0.028     0.491 r  ap_return[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.491    ap_return[18]
    SLICE_X23Y60         FDRE                                         r  q_chunk_V_0_3_i_i_reg_419_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X23Y60         FDRE                                         r  q_chunk_V_0_3_i_i_reg_419_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_3_i_i_reg_419_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 p_Result_13_8_i_i_reg_449_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_i_i_reg_404_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.155ns (64.119%)  route 0.087ns (35.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X25Y58         FDRE                                         r  p_Result_13_8_i_i_reg_449_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_13_8_i_i_reg_449_reg[3]/Q
                         net (fo=2, routed)           0.087     0.461    p_Result_13_8_i_i_reg_449[3]
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.064     0.525 r  ap_return[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.525    ap_return[31]
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_i_i_reg_404_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 r_V_ret_7_i_i_reg_444_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_i_i_reg_404_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.091%)  route 0.118ns (47.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X26Y58         FDRE                                         r  r_V_ret_7_i_i_reg_444_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_ret_7_i_i_reg_444_reg[0]/Q
                         net (fo=4, routed)           0.118     0.501    r_V_ret_7_i_i_reg_444[0]
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.028     0.529 r  ap_return[29]_INST_0/O
                         net (fo=1, routed)           0.000     0.529    ap_return[29]
    SLICE_X24Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X24Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_0_i_i_reg_404_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Result_13_8_i_i_reg_449_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_i_i_reg_404_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.484%)  route 0.142ns (52.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X25Y58         FDRE                                         r  p_Result_13_8_i_i_reg_449_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_13_8_i_i_reg_449_reg[2]/Q
                         net (fo=2, routed)           0.142     0.525    p_Result_13_8_i_i_reg_449[2]
    SLICE_X25Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.553 r  ap_return[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.553    ap_return[30]
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_0_i_i_reg_404_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_0_i_i_reg_404_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 p_Result_13_13_i_i_reg_479_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_6_i_i_reg_434_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.100%)  route 0.144ns (52.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X28Y59         FDRE                                         r  p_Result_13_13_i_i_reg_479_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_13_13_i_i_reg_479_reg[2]/Q
                         net (fo=2, routed)           0.144     0.527    p_Result_13_13_i_i_reg_479[2]
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.028     0.555 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.555    ap_return[6]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_0_6_i_i_reg_434_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_0_6_i_i_reg_434_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 p_Result_13_11_i_i_reg_469_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_4_i_i_reg_424_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.157ns (55.308%)  route 0.127ns (44.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X26Y59         FDRE                                         r  p_Result_13_11_i_i_reg_469_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_13_11_i_i_reg_469_reg[2]/Q
                         net (fo=2, routed)           0.127     0.501    p_Result_13_11_i_i_reg_469[2]
    SLICE_X26Y59         LUT6 (Prop_lut6_I5_O)        0.066     0.567 r  ap_return[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.567    ap_return[14]
    SLICE_X26Y59         FDRE                                         r  q_chunk_V_0_4_i_i_reg_424_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X26Y59         FDRE                                         r  q_chunk_V_0_4_i_i_reg_424_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y59         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_4_i_i_reg_424_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 p_Result_13_10_i_i_reg_464_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_3_i_i_reg_419_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.157ns (55.065%)  route 0.128ns (44.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X23Y60         FDRE                                         r  p_Result_13_10_i_i_reg_464_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_13_10_i_i_reg_464_reg[3]/Q
                         net (fo=2, routed)           0.128     0.502    p_Result_13_10_i_i_reg_464[3]
    SLICE_X23Y60         LUT5 (Prop_lut5_I4_O)        0.066     0.568 r  ap_return[19]_INST_0/O
                         net (fo=1, routed)           0.000     0.568    ap_return[19]
    SLICE_X23Y60         FDRE                                         r  q_chunk_V_0_3_i_i_reg_419_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X23Y60         FDRE                                         r  q_chunk_V_0_3_i_i_reg_419_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_3_i_i_reg_419_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tmp_reg_484_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_7_i_i_reg_439_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.614%)  route 0.180ns (58.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X27Y58         FDRE                                         r  tmp_reg_484_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_reg_484_reg[2]/Q
                         net (fo=2, routed)           0.180     0.563    tmp_reg_484[2]
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.591 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.591    ap_return[2]
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X27Y58         FDRE                                         r  q_chunk_V_0_7_i_i_reg_439_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y58         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_7_i_i_reg_439_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 p_Result_13_i_i_4_reg_459_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_2_i_i_reg_414_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.273%)  route 0.182ns (58.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X21Y60         FDRE                                         r  p_Result_13_i_i_4_reg_459_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_13_i_i_4_reg_459_reg[2]/Q
                         net (fo=2, routed)           0.182     0.565    p_Result_13_i_i_4_reg_459[2]
    SLICE_X21Y60         LUT6 (Prop_lut6_I5_O)        0.028     0.593 r  ap_return[22]_INST_0/O
                         net (fo=1, routed)           0.000     0.593    ap_return[22]
    SLICE_X21Y60         FDRE                                         r  q_chunk_V_0_2_i_i_reg_414_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X21Y60         FDRE                                         r  q_chunk_V_0_2_i_i_reg_414_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_0_2_i_i_reg_414_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 p_Result_13_12_i_i_reg_474_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_i_i_reg_429_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.339%)  route 0.182ns (58.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.283     0.283    ap_clk
    SLICE_X26Y60         FDRE                                         r  p_Result_13_12_i_i_reg_474_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_13_12_i_i_reg_474_reg[2]/Q
                         net (fo=2, routed)           0.182     0.565    p_Result_13_12_i_i_reg_474[2]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.028     0.593 r  ap_return[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.593    ap_return[10]
    SLICE_X27Y60         FDRE                                         r  q_chunk_V_0_5_i_i_reg_429_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.298     0.298    ap_clk
    SLICE_X27Y60         FDRE                                         r  q_chunk_V_0_5_i_i_reg_429_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y60         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_0_5_i_i_reg_429_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X24Y61  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X22Y60  p_Result_13_10_i_i_reg_464_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y60  p_Result_13_10_i_i_reg_464_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X25Y59  p_Result_13_11_i_i_reg_469_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59  p_Result_13_11_i_i_reg_469_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X24Y59  p_Result_13_11_i_i_reg_469_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y60  p_Result_13_12_i_i_reg_474_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y60  p_Result_13_13_i_i_reg_479_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y59  p_Result_13_13_i_i_reg_479_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y59  p_Result_13_8_i_i_reg_449_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X24Y61  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y60  p_Result_13_10_i_i_reg_464_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y60  p_Result_13_10_i_i_reg_464_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X25Y59  p_Result_13_11_i_i_reg_469_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59  p_Result_13_11_i_i_reg_469_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X24Y59  p_Result_13_11_i_i_reg_469_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X28Y60  p_Result_13_12_i_i_reg_474_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X27Y60  p_Result_13_13_i_i_reg_479_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X28Y59  p_Result_13_13_i_i_reg_479_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y59  p_Result_13_8_i_i_reg_449_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X24Y61  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X24Y61  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y59  p_Result_13_10_i_i_reg_464_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y60  p_Result_13_10_i_i_reg_464_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y60  p_Result_13_10_i_i_reg_464_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X23Y60  p_Result_13_10_i_i_reg_464_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y59  p_Result_13_11_i_i_reg_469_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X26Y60  p_Result_13_11_i_i_reg_469_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X26Y59  p_Result_13_11_i_i_reg_469_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X24Y59  p_Result_13_11_i_i_reg_469_reg[3]/C



