============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  10:40:21 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)             launch                                          0 R 
U_crtl
  estado_atual_reg[0]/CP                                         0             0 R 
  estado_atual_reg[0]/Q        HS65_LS_DFPRQX9        4  15.7   72  +143     143 R 
  g201/A                                                              +0     143   
  g201/Z                       HS65_LS_AND2X35       15 131.3  113  +134     276 R 
U_crtl/inp_source 
g1101/A                                                               +0     277   
g1101/Z                        HS65_LS_IVX53          3  42.9   41   +62     338 F 
g1100/A                                                               +0     339   
g1100/Z                        HS65_LS_BFX213        11  96.4   20   +60     398 F 
g999/B                                                                +0     398   
g999/Z                         HS65_LS_NAND2X43       1  22.6   34   +22     420 R 
g862/B                                                                +0     421   
g862/Z                         HS65_LS_NAND2X57       8  64.1   45   +46     467 F 
U_inter/linha[4][4] 
  g539/A                                                              +0     467   
  g539/Z                       HS65_LS_BFX71          9  37.2   21   +64     531 F 
  PUs[0].U_F8_U_S11_add_41_16/B[7] 
    g326/B                                                            +0     531   
    g326/Z                     HS65_LS_NOR2X6         3  10.0   85   +60     591 R 
    g308/B                                                            +0     591   
    g308/Z                     HS65_LS_OA12X9         1  17.4   71  +124     715 R 
    g289/B                                                            +0     716   
    g289/Z                     HS65_LS_NAND3X38       4  20.3   44   +64     779 F 
    g3/B                                                              +0     779   
    g3/Z                       HS65_LS_AO12X18        1   4.6   22   +73     852 F 
    g349/B                                                            +0     852   
    g349/Z                     HS65_LS_AOI12X4        1   6.1   79   +54     906 R 
    g275/B                                                            +0     906   
    g275/Z                     HS65_LSS_XNOR2X6       1   5.0   62  +100    1007 R 
  PUs[0].U_F8_U_S11_add_41_16/Z[11] 
  g461/A                                                              +0    1007   
  g461/Z                       HS65_LS_IVX9           1   6.9   32   +46    1053 F 
  csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi/in_0[11] 
    g610/A0                                                           +0    1053   
    g610/S0                    HS65_LS_HA1X18         1   7.8   24  +108    1160 F 
    g599/A0                                                           +0    1160   
    g599/S0                    HS65_LS_FA1X9          2  11.4   53  +164    1325 F 
    g297/A                                                            +0    1325   
    g297/Z                     HS65_LS_IVX18          1   5.0   23   +29    1354 R 
    g278/B0                                                           +0    1354   
    g278/CO                    HS65_LS_HA1X9          1   9.3   48   +91    1446 R 
    g259/A                                                            +0    1446   
    g259/Z                     HS65_LS_OAI12X18       1  15.6   43   +51    1497 F 
    g258/A0                                                           +0    1497   
    g258/CO                    HS65_LS_FA1X27         1  15.6   34  +106    1603 F 
    g257/A0                                                           +0    1603   
    g257/CO                    HS65_LS_FA1X27         2  16.6   36  +102    1706 F 
    g254/P                                                            +0    1706   
    g254/Z                     HS65_LS_PAOI2X17       1   7.2   62   +43    1749 R 
    g620/A                                                            +0    1749   
    g620/Z                     HS65_LS_XNOR2X35       9  35.6   40  +122    1871 F 
  csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[1][9] 
clipping[1].U_clip/in_clip[9] 
  gte_592_34/A[9] 
    g114/E                                                            +0    1871   
    g114/Z                     HS65_LS_AO311X27       8  22.5   40  +114    1984 F 
  gte_592_34/Z 
  g32/B                                                               +0    1984   
  g32/Z                        HS65_LS_OR2X9          1   3.8   26   +78    2062 F 
clipping[1].U_clip/out_clip[4] 
reg_out_clip_reg[1][4]/D  <<<  HS65_LS_DFPRQX4                        +0    2063   
reg_out_clip_reg[1][4]/CP      setup                             0  +107    2170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)             capture                                      2270 R 
                               adjustments                          -100    2170   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[1][4]/D
