$date
	Wed Mar 30 23:13:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blocking_tb $end
$scope module blocking_tb $end
$var wire 1 ! a_i $end
$var wire 1 " a_o $end
$var wire 1 # b_i $end
$var wire 1 $ b_o $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
0%
0$
0#
1"
1!
$end
#5
1&
#10
0"
0'
1%
#20
0%
#30
1%
#40
0%
#50
1%
#60
0%
#70
1%
#80
0%
#90
1%
#100
0%
#105
