Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 19 13:46:15 2019
| Host         : Natthapong-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : z80_tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 363 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mem/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                 4150        0.157        0.000                      0                 4150        3.750        0.000                       0                  4131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.046        0.000                      0                 4150        0.157        0.000                      0                 4150        3.750        0.000                       0                  4131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_11520_11775_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.015ns (33.420%)  route 6.006ns (66.580%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.674    14.172    mem/mem_reg_11520_11775_0_0/D
    SLICE_X8Y7           RAMS64E                                      r  mem/mem_reg_11520_11775_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.449    14.790    mem/mem_reg_11520_11775_0_0/WCLK
    SLICE_X8Y7           RAMS64E                                      r  mem/mem_reg_11520_11775_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X8Y7           RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.218    mem/mem_reg_11520_11775_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_21248_21503_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 3.015ns (33.032%)  route 6.112ns (66.968%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.780    14.278    mem/mem_reg_21248_21503_0_0/D
    SLICE_X64Y31         RAMS64E                                      r  mem/mem_reg_21248_21503_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.509    14.850    mem/mem_reg_21248_21503_0_0/WCLK
    SLICE_X64Y31         RAMS64E                                      r  mem/mem_reg_21248_21503_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.364    mem/mem_reg_21248_21503_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_8448_8703_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 3.015ns (33.580%)  route 5.963ns (66.420%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.631    14.129    mem/mem_reg_8448_8703_0_0/D
    SLICE_X10Y4          RAMS64E                                      r  mem/mem_reg_8448_8703_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.451    14.792    mem/mem_reg_8448_8703_0_0/WCLK
    SLICE_X10Y4          RAMS64E                                      r  mem/mem_reg_8448_8703_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X10Y4          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.220    mem/mem_reg_8448_8703_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_22528_22783_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.015ns (33.120%)  route 6.088ns (66.880%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.755    14.254    mem/mem_reg_22528_22783_0_0/D
    SLICE_X64Y35         RAMS64E                                      r  mem/mem_reg_22528_22783_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.514    14.855    mem/mem_reg_22528_22783_0_0/WCLK
    SLICE_X64Y35         RAMS64E                                      r  mem/mem_reg_22528_22783_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.369    mem/mem_reg_22528_22783_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_22016_22271_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 3.015ns (33.180%)  route 6.072ns (66.820%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.739    14.237    mem/mem_reg_22016_22271_0_0/D
    SLICE_X64Y33         RAMS64E                                      r  mem/mem_reg_22016_22271_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.512    14.853    mem/mem_reg_22016_22271_0_0/WCLK
    SLICE_X64Y33         RAMS64E                                      r  mem/mem_reg_22016_22271_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.367    mem/mem_reg_22016_22271_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_10496_10751_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.015ns (33.897%)  route 5.880ns (66.103%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.547    14.045    mem/mem_reg_10496_10751_0_0/D
    SLICE_X12Y4          RAMS64E                                      r  mem/mem_reg_10496_10751_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.450    14.791    mem/mem_reg_10496_10751_0_0/WCLK
    SLICE_X12Y4          RAMS64E                                      r  mem/mem_reg_10496_10751_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X12Y4          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.219    mem/mem_reg_10496_10751_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_7168_7423_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 3.015ns (34.037%)  route 5.843ns (65.963%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.510    14.008    mem/mem_reg_7168_7423_0_0/D
    SLICE_X34Y2          RAMS64E                                      r  mem/mem_reg_7168_7423_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.445    14.786    mem/mem_reg_7168_7423_0_0/WCLK
    SLICE_X34Y2          RAMS64E                                      r  mem/mem_reg_7168_7423_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.214    mem/mem_reg_7168_7423_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_10752_11007_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 3.015ns (34.031%)  route 5.844ns (65.969%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.512    14.010    mem/mem_reg_10752_11007_0_0/D
    SLICE_X10Y8          RAMS64E                                      r  mem/mem_reg_10752_11007_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.450    14.791    mem/mem_reg_10752_11007_0_0/WCLK
    SLICE_X10Y8          RAMS64E                                      r  mem/mem_reg_10752_11007_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X10Y8          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.219    mem/mem_reg_10752_11007_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 mem/mem_reg_11776_12031_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_24320_24575_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.977ns (33.488%)  route 5.913ns (66.512%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.564     5.085    mem/mem_reg_11776_12031_3_3/WCLK
    SLICE_X42Y10         RAMS64E                                      r  mem/mem_reg_11776_12031_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.399 r  mem/mem_reg_11776_12031_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.399    mem/mem_reg_11776_12031_3_3/OC
    SLICE_X42Y10         MUXF7 (Prop_muxf7_I1_O)      0.247     6.646 r  mem/mem_reg_11776_12031_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.646    mem/mem_reg_11776_12031_3_3/O0
    SLICE_X42Y10         MUXF8 (Prop_muxf8_I0_O)      0.098     6.744 r  mem/mem_reg_11776_12031_3_3/F8/O
                         net (fo=1, routed)           0.988     7.732    mem/mem_reg_11776_12031_3_3_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I1_O)        0.319     8.051 r  mem/mem_reg_0_255_3_3_i_40/O
                         net (fo=1, routed)           0.000     8.051    mem/mem_reg_0_255_3_3_i_40_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     8.268 r  mem/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.000     8.268    mem/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X39Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     8.362 r  mem/mem_reg_0_255_3_3_i_9/O
                         net (fo=1, routed)           1.639    10.002    cpu/address_pins_/mem_reg_0_255_3_3_i_4_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.316    10.318 r  cpu/address_pins_/mem_reg_0_255_3_3_i_5/O
                         net (fo=1, routed)           0.398    10.716    cpu/address_pins_/mem_reg_0_255_3_3_i_5_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.840 r  cpu/address_pins_/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.433    11.273    cpu/data_pins_/mem_reg_0_255_3_3_i_1_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    11.397 r  cpu/data_pins_/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.402    11.799    cpu/data_pins_/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.923 r  cpu/data_pins_/mem_reg_0_255_3_3_i_1/O
                         net (fo=514, routed)         2.052    13.975    mem/mem_reg_24320_24575_3_3/D
    SLICE_X56Y70         RAMS64E                                      r  mem/mem_reg_24320_24575_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.432    14.773    mem/mem_reg_24320_24575_3_3/WCLK
    SLICE_X56Y70         RAMS64E                                      r  mem/mem_reg_24320_24575_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X56Y70         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.192    mem/mem_reg_24320_24575_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_23808_24063_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 3.015ns (33.573%)  route 5.965ns (66.427%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.629     5.150    mem/mem_reg_22272_22527_0_0/WCLK
    SLICE_X64Y32         RAMS64E                                      r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.464 r  mem/mem_reg_22272_22527_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.464    mem/mem_reg_22272_22527_0_0/OC
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     6.711 r  mem/mem_reg_22272_22527_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.711    mem/mem_reg_22272_22527_0_0/O0
    SLICE_X64Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     6.809 r  mem/mem_reg_22272_22527_0_0/F8/O
                         net (fo=1, routed)           1.659     8.468    mem/mem_reg_22272_22527_0_0_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.787 r  mem/mem_reg_0_255_0_0_i_86/O
                         net (fo=1, routed)           0.000     8.787    mem/mem_reg_0_255_0_0_i_86_n_0
    SLICE_X47Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.032 r  mem/mem_reg_0_255_0_0_i_57/O
                         net (fo=1, routed)           0.000     9.032    mem/mem_reg_0_255_0_0_i_57_n_0
    SLICE_X47Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.136 r  mem/mem_reg_0_255_0_0_i_41/O
                         net (fo=1, routed)           1.208    10.344    mem/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.316    10.660 r  mem/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.151    10.811    cpu/address_pins_/mem_reg_0_255_0_0_i_11
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.935 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.729    11.664    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.788 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.586    12.374    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.633    14.131    mem/mem_reg_23808_24063_0_0/D
    SLICE_X60Y29         RAMS64E                                      r  mem/mem_reg_23808_24063_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        1.507    14.848    mem/mem_reg_23808_24063_0_0/WCLK
    SLICE_X60Y29         RAMS64E                                      r  mem/mem_reg_23808_24063_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.348    mem/mem_reg_23808_24063_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.076     1.651    mem/vga_sync_unit/Q[5]
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  mem/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.696    mem/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X29Y78         FDCE (Hold_fdce_C_D)         0.092     1.539    mem/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.553     1.436    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  mem/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=10327, routed)       0.131     1.708    mem/vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.753 r  mem/vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.753    mem/vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.947    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.091     1.540    mem/vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.553     1.436    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  mem/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=10327, routed)       0.132     1.709    mem/vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  mem/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.754    mem/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.947    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.092     1.541    mem/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.594     1.477    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.787    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  genblk1[0].fdiv/clkDiv_i_1__18/O
                         net (fo=1, routed)           0.000     1.832    genblk1[0].fdiv/clkDiv_i_1__18_n_0
    SLICE_X65Y51         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.864     1.992    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.091     1.568    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.408%)  route 0.183ns (49.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.183     1.758    mem/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  mem/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.803    mem/vga_sync_unit/vsync_next
    SLICE_X28Y77         FDCE                                         r  mem/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.817     1.945    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y77         FDCE                                         r  mem/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X28Y77         FDCE (Hold_fdce_C_D)         0.092     1.539    mem/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.553     1.436    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  mem/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.180     1.757    mem/vga_sync_unit/h_count_reg_reg[9]_0[7]
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  mem/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    mem/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.947    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.092     1.528    mem/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.194     1.769    mem/vga_sync_unit/Q[3]
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  mem/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    mem/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X29Y78         FDCE (Hold_fdce_C_D)         0.092     1.526    mem/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mem/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.593     1.476    mem/genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  mem/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mem/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.232     1.849    mem/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X61Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  mem/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.894    mem/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  mem/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.863     1.990    mem/genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  mem/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.092     1.568    mem/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.781%)  route 0.249ns (57.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.249     1.824    mem/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X29Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  mem/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mem/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X29Y78         FDCE (Hold_fdce_C_D)         0.092     1.539    mem/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.184ns (42.050%)  route 0.254ns (57.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.254     1.829    mem/vga_sync_unit/Q[5]
    SLICE_X28Y78         LUT5 (Prop_lut5_I3_O)        0.043     1.872 r  mem/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    mem/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4130, routed)        0.819     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y78         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.512     1.434    
    SLICE_X28Y78         FDCE (Hold_fdce_C_D)         0.107     1.541    mem/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y80   mem/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y81   mem/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y80   mem/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y80   mem/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y80   mem/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y80   mem/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y80   mem/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y80   mem/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y80   mem/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    mem/mem_reg_12800_13055_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    mem/mem_reg_12800_13055_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y44   mem/mem_reg_19712_19967_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y44   mem/mem_reg_19712_19967_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y44   mem/mem_reg_19712_19967_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y44   mem/mem_reg_19712_19967_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_768_1023_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_768_1023_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y35   mem/mem_reg_16128_16383_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y35   mem/mem_reg_16128_16383_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   mem/mem_reg_12800_13055_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   mem/mem_reg_12800_13055_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   mem/mem_reg_12800_13055_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   mem/mem_reg_12800_13055_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y51   mem/mem_reg_26368_26623_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y22   mem/mem_reg_30208_30463_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y22   mem/mem_reg_30208_30463_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   mem/mem_reg_30208_30463_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   mem/mem_reg_30208_30463_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   mem/mem_reg_30208_30463_1_1/RAMS64E_C/CLK



