# systemverilog-homework

## Results

* **01_combinational_logic** - the first completed task on combinational logic
* **02_sequential_basics** - the second completed task on sequential basics
* **03_finite_state_machines** - the third completed task on finite state machines
