\section{Measured Performance}
The final implementation may acheive a clock frequency of 48.6 MHz according to the synthesis report from Xilinx ISE.
The clock frequency is not measured on an actual FPGA.
In exercise 1 the multi-cycle processor achieved a clock frequency of 46.4 MHz.
