#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 29 10:09:50 2024
# Process ID: 16620
# Current directory: C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.runs/synth_1
# Command line: vivado.exe -log Top_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl
# Log file: C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.runs/synth_1/Top_Module.vds
# Journal file: C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.566 ; gain = 48.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Top_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (1#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (2#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Top_Module.v:39]
INFO: [Synth 8-6157] synthesizing module 'four_one_Mux' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/four_one_Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_one_Mux' (3#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/four_one_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Slow_Clock' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Led_Blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Slow_Clock' (4#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Led_Blink.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_bit_counter' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/two_bit_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_counter' (5#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/two_bit_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_Seven_segment' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/BCD_Seven_segment.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/BCD_Seven_segment.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Seven_segment' (7#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/BCD_Seven_segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (8#1) [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Top_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.105 ; gain = 101.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.105 ; gain = 101.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.105 ; gain = 101.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/new/binarytobcd.xdc]
Finished Parsing XDC File [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/new/binarytobcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/new/binarytobcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1297.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.574 ; gain = 178.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.574 ; gain = 178.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.574 ; gain = 178.227
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'disp_reg' [C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/BCD_Seven_segment.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.574 ; gain = 178.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.574 ; gain = 178.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.172 ; gain = 191.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.246 ; gain = 191.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 210.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1337.109 ; gain = 217.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1337.109 ; gain = 141.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1337.109 ; gain = 217.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1353.840 ; gain = 234.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/junai/Verilog projects/Binary_to_BCD/Binary_to_BCD.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 10:10:33 2024...
