;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -7, @-20
	SLT 101, 105
	JMP -1, -1
	CMP 610, 51
	SUB 3, 20
	SPL @12, #400
	SUB @1, 0
	SUB @1, 0
	SPL 0, <2
	SPL 0, <2
	MOV -7, <-20
	SUB @127, 156
	SPL <121, 103
	SUB @197, 106
	SUB @121, 106
	SUB @0, @2
	SLT 161, 905
	MOV -7, <-20
	ADD 270, 60
	SUB -100, -510
	SUB 101, 105
	SUB @-127, 100
	SUB -207, <-120
	MOV -7, <-20
	CMP @127, @101
	CMP <-105, -180
	SPL 0, <2
	SUB @127, 146
	SUB 10, 51
	JMN -907, @-120
	SUB @-127, 100
	SUB -907, <-120
	SLT 101, 105
	SUB #22, @5
	ADD 10, 9
	JMP -7, @-20
	SUB #12, @400
	SUB #12, @400
	SPL @12, #400
	SUB #12, @400
	CMP <-105, -180
	SUB @127, 106
	SUB -100, -510
	MOV @0, @2
	SUB #72, @201
	MOV @0, @2
