Assume the following initial conditions: The outputs of all FFs, the clock, and the AND gate are 0;
the J and K inputs to FF1 are HIGH. The negative-going portion of the clock pulse will be used
throughout the explanation.
