
F4_TCP2Http.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007590  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08007720  08007720  00017720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007960  08007960  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007960  08007960  00017960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007968  08007968  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007968  08007968  00017968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007970  08007970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00002848  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028b8  200028b8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000159ed  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003673  00000000  00000000  00035a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d8  00000000  00000000  00039100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f50  00000000  00000000  0003a1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028407  00000000  00000000  0003b128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017854  00000000  00000000  0006352f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc2ba  00000000  00000000  0007ad83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015703d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004da8  00000000  00000000  00157090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007708 	.word	0x08007708

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007708 	.word	0x08007708

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800058a:	463b      	mov	r3, r7
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000596:	4b22      	ldr	r3, [pc, #136]	; (8000620 <MX_ADC1_Init+0x9c>)
 8000598:	4a22      	ldr	r2, [pc, #136]	; (8000624 <MX_ADC1_Init+0xa0>)
 800059a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800059c:	4b20      	ldr	r3, [pc, #128]	; (8000620 <MX_ADC1_Init+0x9c>)
 800059e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005a4:	4b1e      	ldr	r3, [pc, #120]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005aa:	4b1d      	ldr	r3, [pc, #116]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005b0:	4b1b      	ldr	r3, [pc, #108]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b6:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005be:	4b18      	ldr	r3, [pc, #96]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005c6:	4b16      	ldr	r3, [pc, #88]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ce:	4b14      	ldr	r3, [pc, #80]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005d4:	4b12      	ldr	r3, [pc, #72]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005da:	4b11      	ldr	r3, [pc, #68]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005dc:	2201      	movs	r2, #1
 80005de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005e8:	480d      	ldr	r0, [pc, #52]	; (8000620 <MX_ADC1_Init+0x9c>)
 80005ea:	f001 fc53 	bl	8001e94 <HAL_ADC_Init>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80005f4:	f000 fa72 	bl	8000adc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80005f8:	2306      	movs	r3, #6
 80005fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005fc:	2301      	movs	r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000604:	463b      	mov	r3, r7
 8000606:	4619      	mov	r1, r3
 8000608:	4805      	ldr	r0, [pc, #20]	; (8000620 <MX_ADC1_Init+0x9c>)
 800060a:	f001 fe0f 	bl	800222c <HAL_ADC_ConfigChannel>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000614:	f000 fa62 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	2000008c 	.word	0x2000008c
 8000624:	40012000 	.word	0x40012000

08000628 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08a      	sub	sp, #40	; 0x28
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000630:	f107 0314 	add.w	r3, r7, #20
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a2f      	ldr	r2, [pc, #188]	; (8000704 <HAL_ADC_MspInit+0xdc>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d157      	bne.n	80006fa <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	613b      	str	r3, [r7, #16]
 800064e:	4b2e      	ldr	r3, [pc, #184]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 8000650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000652:	4a2d      	ldr	r2, [pc, #180]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 8000654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000658:	6453      	str	r3, [r2, #68]	; 0x44
 800065a:	4b2b      	ldr	r3, [pc, #172]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 800065c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800065e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000662:	613b      	str	r3, [r7, #16]
 8000664:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	4b27      	ldr	r3, [pc, #156]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	4a26      	ldr	r2, [pc, #152]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6313      	str	r3, [r2, #48]	; 0x30
 8000676:	4b24      	ldr	r3, [pc, #144]	; (8000708 <HAL_ADC_MspInit+0xe0>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000682:	2340      	movs	r3, #64	; 0x40
 8000684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000686:	2303      	movs	r3, #3
 8000688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	4619      	mov	r1, r3
 8000694:	481d      	ldr	r0, [pc, #116]	; (800070c <HAL_ADC_MspInit+0xe4>)
 8000696:	f003 f81b 	bl	80036d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800069a:	4b1d      	ldr	r3, [pc, #116]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 800069c:	4a1d      	ldr	r2, [pc, #116]	; (8000714 <HAL_ADC_MspInit+0xec>)
 800069e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006ac:	4b18      	ldr	r3, [pc, #96]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006ba:	4b15      	ldr	r3, [pc, #84]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006c2:	4b13      	ldr	r3, [pc, #76]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006d2:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006d8:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006da:	2200      	movs	r2, #0
 80006dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006de:	480c      	ldr	r0, [pc, #48]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006e0:	f002 fbf4 	bl	8002ecc <HAL_DMA_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80006ea:	f000 f9f7 	bl	8000adc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a07      	ldr	r2, [pc, #28]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006f2:	639a      	str	r2, [r3, #56]	; 0x38
 80006f4:	4a06      	ldr	r2, [pc, #24]	; (8000710 <HAL_ADC_MspInit+0xe8>)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3728      	adds	r7, #40	; 0x28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40012000 	.word	0x40012000
 8000708:	40023800 	.word	0x40023800
 800070c:	40020000 	.word	0x40020000
 8000710:	200000d4 	.word	0x200000d4
 8000714:	40026410 	.word	0x40026410

08000718 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000726:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <MX_DAC_Init+0x4c>)
 8000728:	4a0f      	ldr	r2, [pc, #60]	; (8000768 <MX_DAC_Init+0x50>)
 800072a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800072c:	480d      	ldr	r0, [pc, #52]	; (8000764 <MX_DAC_Init+0x4c>)
 800072e:	f002 f92e 	bl	800298e <HAL_DAC_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000738:	f000 f9d0 	bl	8000adc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 800073c:	232c      	movs	r3, #44	; 0x2c
 800073e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000744:	463b      	mov	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	4619      	mov	r1, r3
 800074a:	4806      	ldr	r0, [pc, #24]	; (8000764 <MX_DAC_Init+0x4c>)
 800074c:	f002 fada 	bl	8002d04 <HAL_DAC_ConfigChannel>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000756:	f000 f9c1 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000134 	.word	0x20000134
 8000768:	40007400 	.word	0x40007400

0800076c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08a      	sub	sp, #40	; 0x28
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a33      	ldr	r2, [pc, #204]	; (8000858 <HAL_DAC_MspInit+0xec>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d15f      	bne.n	800084e <HAL_DAC_MspInit+0xe2>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
 8000792:	4b32      	ldr	r3, [pc, #200]	; (800085c <HAL_DAC_MspInit+0xf0>)
 8000794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000796:	4a31      	ldr	r2, [pc, #196]	; (800085c <HAL_DAC_MspInit+0xf0>)
 8000798:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800079c:	6413      	str	r3, [r2, #64]	; 0x40
 800079e:	4b2f      	ldr	r3, [pc, #188]	; (800085c <HAL_DAC_MspInit+0xf0>)
 80007a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	4b2b      	ldr	r3, [pc, #172]	; (800085c <HAL_DAC_MspInit+0xf0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a2a      	ldr	r2, [pc, #168]	; (800085c <HAL_DAC_MspInit+0xf0>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b28      	ldr	r3, [pc, #160]	; (800085c <HAL_DAC_MspInit+0xf0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007c6:	2310      	movs	r3, #16
 80007c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ca:	2303      	movs	r3, #3
 80007cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4821      	ldr	r0, [pc, #132]	; (8000860 <HAL_DAC_MspInit+0xf4>)
 80007da:	f002 ff79 	bl	80036d0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80007de:	4b21      	ldr	r3, [pc, #132]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 80007e0:	4a21      	ldr	r2, [pc, #132]	; (8000868 <HAL_DAC_MspInit+0xfc>)
 80007e2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 80007e6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80007ea:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007ec:	4b1d      	ldr	r3, [pc, #116]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 80007ee:	2240      	movs	r2, #64	; 0x40
 80007f0:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007f2:	4b1c      	ldr	r3, [pc, #112]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80007f8:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 80007fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007fe:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000800:	4b18      	ldr	r3, [pc, #96]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 8000802:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000806:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000808:	4b16      	ldr	r3, [pc, #88]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 800080a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800080e:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_NORMAL;
 8000810:	4b14      	ldr	r3, [pc, #80]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8000816:	4b13      	ldr	r3, [pc, #76]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8000822:	4810      	ldr	r0, [pc, #64]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 8000824:	f002 fb52 	bl	8002ecc <HAL_DMA_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_DAC_MspInit+0xc6>
    {
      Error_Handler();
 800082e:	f000 f955 	bl	8000adc <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <HAL_DAC_MspInit+0xf8>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2101      	movs	r1, #1
 8000842:	2036      	movs	r0, #54	; 0x36
 8000844:	f002 f86d 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000848:	2036      	movs	r0, #54	; 0x36
 800084a:	f002 f886 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	; 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40007400 	.word	0x40007400
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000
 8000864:	20000148 	.word	0x20000148
 8000868:	40026088 	.word	0x40026088

0800086c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <MX_DMA_Init+0x58>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <MX_DMA_Init+0x58>)
 800087c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <MX_DMA_Init+0x58>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <MX_DMA_Init+0x58>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a0b      	ldr	r2, [pc, #44]	; (80008c4 <MX_DMA_Init+0x58>)
 8000898:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_DMA_Init+0x58>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	2038      	movs	r0, #56	; 0x38
 80008b0:	f002 f837 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008b4:	2038      	movs	r0, #56	; 0x38
 80008b6:	f002 f850 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800

080008c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	4b1e      	ldr	r3, [pc, #120]	; (800094c <MX_GPIO_Init+0x84>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a1d      	ldr	r2, [pc, #116]	; (800094c <MX_GPIO_Init+0x84>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b1b      	ldr	r3, [pc, #108]	; (800094c <MX_GPIO_Init+0x84>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	4b17      	ldr	r3, [pc, #92]	; (800094c <MX_GPIO_Init+0x84>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a16      	ldr	r2, [pc, #88]	; (800094c <MX_GPIO_Init+0x84>)
 80008f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
 80008fa:	4b14      	ldr	r3, [pc, #80]	; (800094c <MX_GPIO_Init+0x84>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <MX_GPIO_Init+0x84>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a0f      	ldr	r2, [pc, #60]	; (800094c <MX_GPIO_Init+0x84>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <MX_GPIO_Init+0x84>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	4b09      	ldr	r3, [pc, #36]	; (800094c <MX_GPIO_Init+0x84>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a08      	ldr	r2, [pc, #32]	; (800094c <MX_GPIO_Init+0x84>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b06      	ldr	r3, [pc, #24]	; (800094c <MX_GPIO_Init+0x84>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

}
 800093e:	bf00      	nop
 8000940:	3714      	adds	r7, #20
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800

08000950 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000956:	f001 fa07 	bl	8001d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800095a:	f000 f855 	bl	8000a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095e:	f7ff ffb3 	bl	80008c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000962:	f7ff ff83 	bl	800086c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000966:	f000 fc8d 	bl	8001284 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800096a:	f000 fcb5 	bl	80012d8 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800096e:	f000 fbbb 	bl	80010e8 <MX_TIM6_Init>
  MX_ADC1_Init();
 8000972:	f7ff fe07 	bl	8000584 <MX_ADC1_Init>
  MX_DAC_Init();
 8000976:	f7ff fecf 	bl	8000718 <MX_DAC_Init>
  MX_TIM3_Init();
 800097a:	f000 fb19 	bl	8000fb0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800097e:	f000 fb65 	bl	800104c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000982:	f000 fc55 	bl	8001230 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  for(i=0;i<75;i++){
 8000986:	2300      	movs	r3, #0
 8000988:	80fb      	strh	r3, [r7, #6]
 800098a:	e023      	b.n	80009d4 <main+0x84>
	  if(i<39)
 800098c:	88fb      	ldrh	r3, [r7, #6]
 800098e:	2b26      	cmp	r3, #38	; 0x26
 8000990:	d80c      	bhi.n	80009ac <main+0x5c>
	  {
		  trig[i]=75*i;
 8000992:	88fa      	ldrh	r2, [r7, #6]
 8000994:	88fb      	ldrh	r3, [r7, #6]
 8000996:	4619      	mov	r1, r3
 8000998:	0089      	lsls	r1, r1, #2
 800099a:	440b      	add	r3, r1
 800099c:	4619      	mov	r1, r3
 800099e:	0109      	lsls	r1, r1, #4
 80009a0:	1acb      	subs	r3, r1, r3
 80009a2:	b299      	uxth	r1, r3
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <main+0xa8>)
 80009a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80009aa:	e010      	b.n	80009ce <main+0x7e>
	  }
	  else
	  {
		  trig[i]=2550-75*(i-40);
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	461a      	mov	r2, r3
 80009b0:	0092      	lsls	r2, r2, #2
 80009b2:	4413      	add	r3, r2
 80009b4:	461a      	mov	r2, r3
 80009b6:	0112      	lsls	r2, r2, #4
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	425b      	negs	r3, r3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	88fa      	ldrh	r2, [r7, #6]
 80009c0:	f503 53ad 	add.w	r3, r3, #5536	; 0x15a0
 80009c4:	330e      	adds	r3, #14
 80009c6:	b299      	uxth	r1, r3
 80009c8:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <main+0xa8>)
 80009ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for(i=0;i<75;i++){
 80009ce:	88fb      	ldrh	r3, [r7, #6]
 80009d0:	3301      	adds	r3, #1
 80009d2:	80fb      	strh	r3, [r7, #6]
 80009d4:	88fb      	ldrh	r3, [r7, #6]
 80009d6:	2b4a      	cmp	r3, #74	; 0x4a
 80009d8:	d9d8      	bls.n	800098c <main+0x3c>
	  }
  }
  HAL_TIM_Base_Start(&htim3);//adc
 80009da:	4808      	ldr	r0, [pc, #32]	; (80009fc <main+0xac>)
 80009dc:	f003 fcfc 	bl	80043d8 <HAL_TIM_Base_Start>
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcx, 400);
  //dac-dma
  HAL_TIM_Base_Start(&htim4);
 80009e0:	4807      	ldr	r0, [pc, #28]	; (8000a00 <main+0xb0>)
 80009e2:	f003 fcf9 	bl	80043d8 <HAL_TIM_Base_Start>
//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,(uint32_t *)trig, 80 , DAC_ALIGN_12B_R);
  extern void MineMain();
  MineMain();
 80009e6:	f000 fe21 	bl	800162c <MineMain>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("uart2");
 80009ea:	4806      	ldr	r0, [pc, #24]	; (8000a04 <main+0xb4>)
 80009ec:	f005 fcac 	bl	8006348 <iprintf>
	  HAL_Delay(100);
 80009f0:	2064      	movs	r0, #100	; 0x64
 80009f2:	f001 fa2b 	bl	8001e4c <HAL_Delay>
	  printf("uart2");
 80009f6:	e7f8      	b.n	80009ea <main+0x9a>
 80009f8:	200001a8 	.word	0x200001a8
 80009fc:	20000688 	.word	0x20000688
 8000a00:	200006d0 	.word	0x200006d0
 8000a04:	08007720 	.word	0x08007720

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b094      	sub	sp, #80	; 0x50
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	f107 0320 	add.w	r3, r7, #32
 8000a12:	2230      	movs	r2, #48	; 0x30
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f005 fc8e 	bl	8006338 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	4b28      	ldr	r3, [pc, #160]	; (8000ad4 <SystemClock_Config+0xcc>)
 8000a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a34:	4a27      	ldr	r2, [pc, #156]	; (8000ad4 <SystemClock_Config+0xcc>)
 8000a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3c:	4b25      	ldr	r3, [pc, #148]	; (8000ad4 <SystemClock_Config+0xcc>)
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a44:	60bb      	str	r3, [r7, #8]
 8000a46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a48:	2300      	movs	r3, #0
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	4b22      	ldr	r3, [pc, #136]	; (8000ad8 <SystemClock_Config+0xd0>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a21      	ldr	r2, [pc, #132]	; (8000ad8 <SystemClock_Config+0xd0>)
 8000a52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a56:	6013      	str	r3, [r2, #0]
 8000a58:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <SystemClock_Config+0xd0>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a64:	2302      	movs	r3, #2
 8000a66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a6c:	2310      	movs	r3, #16
 8000a6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a70:	2302      	movs	r3, #2
 8000a72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a74:	2300      	movs	r3, #0
 8000a76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a78:	2308      	movs	r3, #8
 8000a7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a7c:	23a8      	movs	r3, #168	; 0xa8
 8000a7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a80:	2302      	movs	r3, #2
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a84:	2304      	movs	r3, #4
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a88:	f107 0320 	add.w	r3, r7, #32
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f002 ffbb 	bl	8003a08 <HAL_RCC_OscConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a98:	f000 f820 	bl	8000adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000aa8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000aac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ab2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	2105      	movs	r1, #5
 8000aba:	4618      	mov	r0, r3
 8000abc:	f003 fa1c 	bl	8003ef8 <HAL_RCC_ClockConfig>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ac6:	f000 f809 	bl	8000adc <Error_Handler>
  }
}
 8000aca:	bf00      	nop
 8000acc:	3750      	adds	r7, #80	; 0x50
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40007000 	.word	0x40007000

08000adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae0:	b672      	cpsid	i
}
 8000ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <Error_Handler+0x8>
	...

08000ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <HAL_MspInit+0x4c>)
 8000af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000afc:	6453      	str	r3, [r2, #68]	; 0x44
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b18:	6413      	str	r3, [r2, #64]	; 0x40
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x4c>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <NMI_Handler+0x4>

08000b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <HardFault_Handler+0x4>

08000b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <MemManage_Handler+0x4>

08000b4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <BusFault_Handler+0x4>

08000b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <UsageFault_Handler+0x4>

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b68:	f001 f950 	bl	8001e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b76:	4819      	ldr	r0, [pc, #100]	; (8000bdc <USART2_IRQHandler+0x6c>)
 8000b78:	f004 fa7a 	bl	8005070 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  if(res=='1')
 8000b7c:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <USART2_IRQHandler+0x70>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b31      	cmp	r3, #49	; 0x31
 8000b82:	d114      	bne.n	8000bae <USART2_IRQHandler+0x3e>
  {
	  printf("\r\n");
 8000b84:	4817      	ldr	r0, [pc, #92]	; (8000be4 <USART2_IRQHandler+0x74>)
 8000b86:	f005 fc65 	bl	8006454 <puts>
	  HAL_DAC_Stop_DMA(&hdac, DAC1_CHANNEL_1);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4816      	ldr	r0, [pc, #88]	; (8000be8 <USART2_IRQHandler+0x78>)
 8000b8e:	f001 ffef 	bl	8002b70 <HAL_DAC_Stop_DMA>
	  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,(uint32_t *)trig,79 , DAC_ALIGN_12B_R);
 8000b92:	2300      	movs	r3, #0
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	234f      	movs	r3, #79	; 0x4f
 8000b98:	4a14      	ldr	r2, [pc, #80]	; (8000bec <USART2_IRQHandler+0x7c>)
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4812      	ldr	r0, [pc, #72]	; (8000be8 <USART2_IRQHandler+0x78>)
 8000b9e:	f001 ff19 	bl	80029d4 <HAL_DAC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcx, 10);
 8000ba2:	220a      	movs	r2, #10
 8000ba4:	4912      	ldr	r1, [pc, #72]	; (8000bf0 <USART2_IRQHandler+0x80>)
 8000ba6:	4813      	ldr	r0, [pc, #76]	; (8000bf4 <USART2_IRQHandler+0x84>)
 8000ba8:	f001 f9b8 	bl	8001f1c <HAL_ADC_Start_DMA>
 8000bac:	e00d      	b.n	8000bca <USART2_IRQHandler+0x5a>

  }
  else if(res=='0')
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <USART2_IRQHandler+0x70>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b30      	cmp	r3, #48	; 0x30
 8000bb4:	d109      	bne.n	8000bca <USART2_IRQHandler+0x5a>
  {
	  printf("\r\n");
 8000bb6:	4810      	ldr	r0, [pc, #64]	; (8000bf8 <USART2_IRQHandler+0x88>)
 8000bb8:	f005 fc4c 	bl	8006454 <puts>
	  HAL_DAC_Stop_DMA(&hdac, DAC1_CHANNEL_1);
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	480a      	ldr	r0, [pc, #40]	; (8000be8 <USART2_IRQHandler+0x78>)
 8000bc0:	f001 ffd6 	bl	8002b70 <HAL_DAC_Stop_DMA>
	  HAL_ADC_Stop_DMA(&hadc1);
 8000bc4:	480b      	ldr	r0, [pc, #44]	; (8000bf4 <USART2_IRQHandler+0x84>)
 8000bc6:	f001 fab9 	bl	800213c <HAL_ADC_Stop_DMA>
  }
  else if(res == '2'){

//	  __HAL_TIM_ENABLE(&htim4);
  }
  HAL_UART_Receive_IT(&huart2, &res, 1);
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4904      	ldr	r1, [pc, #16]	; (8000be0 <USART2_IRQHandler+0x70>)
 8000bce:	4803      	ldr	r0, [pc, #12]	; (8000bdc <USART2_IRQHandler+0x6c>)
 8000bd0:	f004 f96f 	bl	8004eb2 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000760 	.word	0x20000760
 8000be0:	2000088c 	.word	0x2000088c
 8000be4:	08007728 	.word	0x08007728
 8000be8:	20000134 	.word	0x20000134
 8000bec:	200001a8 	.word	0x200001a8
 8000bf0:	20000248 	.word	0x20000248
 8000bf4:	2000008c 	.word	0x2000008c
 8000bf8:	08007738 	.word	0x08007738

08000bfc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000c00:	4802      	ldr	r0, [pc, #8]	; (8000c0c <USART3_IRQHandler+0x10>)
 8000c02:	f004 fa35 	bl	8005070 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */


  /* USER CODE END USART3_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	200007a4 	.word	0x200007a4

08000c10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8000c14:	4803      	ldr	r0, [pc, #12]	; (8000c24 <TIM6_DAC_IRQHandler+0x14>)
 8000c16:	f001 fff3 	bl	8002c00 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8000c1a:	4803      	ldr	r0, [pc, #12]	; (8000c28 <TIM6_DAC_IRQHandler+0x18>)
 8000c1c:	f003 fc9e 	bl	800455c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000134 	.word	0x20000134
 8000c28:	20000718 	.word	0x20000718

08000c2c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c2e:	b0c7      	sub	sp, #284	; 0x11c
 8000c30:	af26      	add	r7, sp, #152	; 0x98
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c32:	487c      	ldr	r0, [pc, #496]	; (8000e24 <DMA2_Stream0_IRQHandler+0x1f8>)
 8000c34:	f002 fae2 	bl	80031fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  arm_mean_q15(adcx, 10, &result);
 8000c38:	4a7b      	ldr	r2, [pc, #492]	; (8000e28 <DMA2_Stream0_IRQHandler+0x1fc>)
 8000c3a:	210a      	movs	r1, #10
 8000c3c:	487b      	ldr	r0, [pc, #492]	; (8000e2c <DMA2_Stream0_IRQHandler+0x200>)
 8000c3e:	f000 fc9e 	bl	800157e <arm_mean_q15>
  data[count++] =result*330/4096;
 8000c42:	4b79      	ldr	r3, [pc, #484]	; (8000e28 <DMA2_Stream0_IRQHandler+0x1fc>)
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	461a      	mov	r2, r3
 8000c48:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 8000c4c:	fb02 f303 	mul.w	r3, r2, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	da01      	bge.n	8000c58 <DMA2_Stream0_IRQHandler+0x2c>
 8000c54:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8000c58:	131b      	asrs	r3, r3, #12
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	4b74      	ldr	r3, [pc, #464]	; (8000e30 <DMA2_Stream0_IRQHandler+0x204>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	b2d1      	uxtb	r1, r2
 8000c64:	4a72      	ldr	r2, [pc, #456]	; (8000e30 <DMA2_Stream0_IRQHandler+0x204>)
 8000c66:	7011      	strb	r1, [r2, #0]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	b281      	uxth	r1, r0
 8000c6c:	4b71      	ldr	r3, [pc, #452]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c6e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  if(count==40)
 8000c72:	4b6f      	ldr	r3, [pc, #444]	; (8000e30 <DMA2_Stream0_IRQHandler+0x204>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b28      	cmp	r3, #40	; 0x28
 8000c78:	f040 80d0 	bne.w	8000e1c <DMA2_Stream0_IRQHandler+0x1f0>
  {
	  sprintf(chartdata,"[%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d]",data[0],data[1],data[2],data[3],data[4],data[5],data[6],data[7],data[8],data[9],data[10],data[11],data[12],data[13],data[14],data[15],data[16],data[17],data[18],data[19],data[20],data[21],data[22],data[23],data[24],data[25],data[26],data[27],data[28],data[29],data[30],data[31],data[32],data[33],data[34],data[35],data[36],data[37],data[38],data[39]);
 8000c7c:	4b6d      	ldr	r3, [pc, #436]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c7e:	881b      	ldrh	r3, [r3, #0]
 8000c80:	469c      	mov	ip, r3
 8000c82:	4b6c      	ldr	r3, [pc, #432]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c84:	885b      	ldrh	r3, [r3, #2]
 8000c86:	469e      	mov	lr, r3
 8000c88:	4b6a      	ldr	r3, [pc, #424]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c8a:	889b      	ldrh	r3, [r3, #4]
 8000c8c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000c8e:	4b69      	ldr	r3, [pc, #420]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c90:	88db      	ldrh	r3, [r3, #6]
 8000c92:	67bb      	str	r3, [r7, #120]	; 0x78
 8000c94:	4b67      	ldr	r3, [pc, #412]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c96:	891b      	ldrh	r3, [r3, #8]
 8000c98:	677b      	str	r3, [r7, #116]	; 0x74
 8000c9a:	4b66      	ldr	r3, [pc, #408]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000c9c:	895b      	ldrh	r3, [r3, #10]
 8000c9e:	673b      	str	r3, [r7, #112]	; 0x70
 8000ca0:	4b64      	ldr	r3, [pc, #400]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000ca2:	899b      	ldrh	r3, [r3, #12]
 8000ca4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000ca6:	4b63      	ldr	r3, [pc, #396]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000ca8:	89db      	ldrh	r3, [r3, #14]
 8000caa:	66bb      	str	r3, [r7, #104]	; 0x68
 8000cac:	4b61      	ldr	r3, [pc, #388]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cae:	8a1b      	ldrh	r3, [r3, #16]
 8000cb0:	667b      	str	r3, [r7, #100]	; 0x64
 8000cb2:	4b60      	ldr	r3, [pc, #384]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cb4:	8a5b      	ldrh	r3, [r3, #18]
 8000cb6:	663b      	str	r3, [r7, #96]	; 0x60
 8000cb8:	4b5e      	ldr	r3, [pc, #376]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cba:	8a9b      	ldrh	r3, [r3, #20]
 8000cbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000cbe:	4b5d      	ldr	r3, [pc, #372]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cc0:	8adb      	ldrh	r3, [r3, #22]
 8000cc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8000cc4:	4b5b      	ldr	r3, [pc, #364]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cc6:	8b1b      	ldrh	r3, [r3, #24]
 8000cc8:	657b      	str	r3, [r7, #84]	; 0x54
 8000cca:	4b5a      	ldr	r3, [pc, #360]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000ccc:	8b5b      	ldrh	r3, [r3, #26]
 8000cce:	653b      	str	r3, [r7, #80]	; 0x50
 8000cd0:	4b58      	ldr	r3, [pc, #352]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cd2:	8b9b      	ldrh	r3, [r3, #28]
 8000cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000cd6:	4b57      	ldr	r3, [pc, #348]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cd8:	8bdb      	ldrh	r3, [r3, #30]
 8000cda:	64bb      	str	r3, [r7, #72]	; 0x48
 8000cdc:	4b55      	ldr	r3, [pc, #340]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cde:	8c1b      	ldrh	r3, [r3, #32]
 8000ce0:	647b      	str	r3, [r7, #68]	; 0x44
 8000ce2:	4b54      	ldr	r3, [pc, #336]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000ce4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000ce6:	643b      	str	r3, [r7, #64]	; 0x40
 8000ce8:	4b52      	ldr	r3, [pc, #328]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000cec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cee:	4b51      	ldr	r3, [pc, #324]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000cf2:	63bb      	str	r3, [r7, #56]	; 0x38
 8000cf4:	4b4f      	ldr	r3, [pc, #316]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8000cfa:	4b4e      	ldr	r3, [pc, #312]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cfe:	633b      	str	r3, [r7, #48]	; 0x30
 8000d00:	4b4c      	ldr	r3, [pc, #304]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000d04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d06:	4b4b      	ldr	r3, [pc, #300]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d0c:	4b49      	ldr	r3, [pc, #292]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d0e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
 8000d12:	4b48      	ldr	r3, [pc, #288]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d14:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000d16:	623b      	str	r3, [r7, #32]
 8000d18:	4b46      	ldr	r3, [pc, #280]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d1a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	4b45      	ldr	r3, [pc, #276]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8000d22:	61bb      	str	r3, [r7, #24]
 8000d24:	4b43      	ldr	r3, [pc, #268]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d26:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8000d28:	617b      	str	r3, [r7, #20]
 8000d2a:	4b42      	ldr	r3, [pc, #264]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d2c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	4b40      	ldr	r3, [pc, #256]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d32:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b3f      	ldr	r3, [pc, #252]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	4b3d      	ldr	r3, [pc, #244]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	4b3b      	ldr	r3, [pc, #236]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d46:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000d4a:	461e      	mov	r6, r3
 8000d4c:	4b39      	ldr	r3, [pc, #228]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d52:	461d      	mov	r5, r3
 8000d54:	4b37      	ldr	r3, [pc, #220]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8000d5a:	461c      	mov	r4, r3
 8000d5c:	4b35      	ldr	r3, [pc, #212]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d5e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8000d62:	4618      	mov	r0, r3
 8000d64:	4b33      	ldr	r3, [pc, #204]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d66:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4b31      	ldr	r3, [pc, #196]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d6e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8000d72:	461a      	mov	r2, r3
 8000d74:	4b2f      	ldr	r3, [pc, #188]	; (8000e34 <DMA2_Stream0_IRQHandler+0x208>)
 8000d76:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8000d7a:	9325      	str	r3, [sp, #148]	; 0x94
 8000d7c:	9224      	str	r2, [sp, #144]	; 0x90
 8000d7e:	9123      	str	r1, [sp, #140]	; 0x8c
 8000d80:	9022      	str	r0, [sp, #136]	; 0x88
 8000d82:	9421      	str	r4, [sp, #132]	; 0x84
 8000d84:	9520      	str	r5, [sp, #128]	; 0x80
 8000d86:	961f      	str	r6, [sp, #124]	; 0x7c
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	921e      	str	r2, [sp, #120]	; 0x78
 8000d8c:	68ba      	ldr	r2, [r7, #8]
 8000d8e:	921d      	str	r2, [sp, #116]	; 0x74
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	921c      	str	r2, [sp, #112]	; 0x70
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	921b      	str	r2, [sp, #108]	; 0x6c
 8000d98:	697a      	ldr	r2, [r7, #20]
 8000d9a:	921a      	str	r2, [sp, #104]	; 0x68
 8000d9c:	69ba      	ldr	r2, [r7, #24]
 8000d9e:	9219      	str	r2, [sp, #100]	; 0x64
 8000da0:	69fa      	ldr	r2, [r7, #28]
 8000da2:	9218      	str	r2, [sp, #96]	; 0x60
 8000da4:	6a3a      	ldr	r2, [r7, #32]
 8000da6:	9217      	str	r2, [sp, #92]	; 0x5c
 8000da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000daa:	9216      	str	r2, [sp, #88]	; 0x58
 8000dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000dae:	9215      	str	r2, [sp, #84]	; 0x54
 8000db0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000db2:	9214      	str	r2, [sp, #80]	; 0x50
 8000db4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000db6:	9213      	str	r2, [sp, #76]	; 0x4c
 8000db8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000dba:	9212      	str	r2, [sp, #72]	; 0x48
 8000dbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000dbe:	9211      	str	r2, [sp, #68]	; 0x44
 8000dc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000dc2:	9210      	str	r2, [sp, #64]	; 0x40
 8000dc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000dc6:	920f      	str	r2, [sp, #60]	; 0x3c
 8000dc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000dca:	920e      	str	r2, [sp, #56]	; 0x38
 8000dcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000dce:	920d      	str	r2, [sp, #52]	; 0x34
 8000dd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000dd2:	920c      	str	r2, [sp, #48]	; 0x30
 8000dd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000dd6:	920b      	str	r2, [sp, #44]	; 0x2c
 8000dd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000dda:	920a      	str	r2, [sp, #40]	; 0x28
 8000ddc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000dde:	9209      	str	r2, [sp, #36]	; 0x24
 8000de0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000de2:	9208      	str	r2, [sp, #32]
 8000de4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000de6:	9207      	str	r2, [sp, #28]
 8000de8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000dea:	9206      	str	r2, [sp, #24]
 8000dec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000dee:	9205      	str	r2, [sp, #20]
 8000df0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000df2:	9204      	str	r2, [sp, #16]
 8000df4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000df6:	9203      	str	r2, [sp, #12]
 8000df8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000dfa:	9202      	str	r2, [sp, #8]
 8000dfc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000dfe:	9201      	str	r2, [sp, #4]
 8000e00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	4673      	mov	r3, lr
 8000e06:	4662      	mov	r2, ip
 8000e08:	490b      	ldr	r1, [pc, #44]	; (8000e38 <DMA2_Stream0_IRQHandler+0x20c>)
 8000e0a:	480c      	ldr	r0, [pc, #48]	; (8000e3c <DMA2_Stream0_IRQHandler+0x210>)
 8000e0c:	f005 fb2a 	bl	8006464 <siprintf>
	  count=0;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <DMA2_Stream0_IRQHandler+0x204>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
	  HAL_ADC_Stop_DMA(&hadc1);
 8000e16:	480a      	ldr	r0, [pc, #40]	; (8000e40 <DMA2_Stream0_IRQHandler+0x214>)
 8000e18:	f001 f990 	bl	800213c <HAL_ADC_Stop_DMA>
  }
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000e1c:	bf00      	nop
 8000e1e:	3784      	adds	r7, #132	; 0x84
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e24:	200000d4 	.word	0x200000d4
 8000e28:	20000568 	.word	0x20000568
 8000e2c:	20000248 	.word	0x20000248
 8000e30:	2000056a 	.word	0x2000056a
 8000e34:	2000056c 	.word	0x2000056c
 8000e38:	08007748 	.word	0x08007748
 8000e3c:	200005bc 	.word	0x200005bc
 8000e40:	2000008c 	.word	0x2000008c

08000e44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	e00a      	b.n	8000e6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e56:	f3af 8000 	nop.w
 8000e5a:	4601      	mov	r1, r0
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	1c5a      	adds	r2, r3, #1
 8000e60:	60ba      	str	r2, [r7, #8]
 8000e62:	b2ca      	uxtb	r2, r1
 8000e64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf0      	blt.n	8000e56 <_read+0x12>
	}

return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e009      	b.n	8000ea4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	1c5a      	adds	r2, r3, #1
 8000e94:	60ba      	str	r2, [r7, #8]
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 f9b7 	bl	800120c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	697a      	ldr	r2, [r7, #20]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	dbf1      	blt.n	8000e90 <_write+0x12>
	}
	return len;
 8000eac:	687b      	ldr	r3, [r7, #4]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <_close>:

int _close(int file)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
	return -1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b083      	sub	sp, #12
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
 8000ed6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ede:	605a      	str	r2, [r3, #4]
	return 0;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <_isatty>:

int _isatty(int file)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
	return 1;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
	return 0;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
	...

08000f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f28:	4a14      	ldr	r2, [pc, #80]	; (8000f7c <_sbrk+0x5c>)
 8000f2a:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <_sbrk+0x60>)
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f34:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <_sbrk+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <_sbrk+0x64>)
 8000f3e:	4a12      	ldr	r2, [pc, #72]	; (8000f88 <_sbrk+0x68>)
 8000f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f42:	4b10      	ldr	r3, [pc, #64]	; (8000f84 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d207      	bcs.n	8000f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f50:	f005 f9c8 	bl	80062e4 <__errno>
 8000f54:	4603      	mov	r3, r0
 8000f56:	220c      	movs	r2, #12
 8000f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e009      	b.n	8000f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f66:	4b07      	ldr	r3, [pc, #28]	; (8000f84 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a05      	ldr	r2, [pc, #20]	; (8000f84 <_sbrk+0x64>)
 8000f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f72:	68fb      	ldr	r3, [r7, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20020000 	.word	0x20020000
 8000f80:	00000400 	.word	0x00000400
 8000f84:	20000684 	.word	0x20000684
 8000f88:	200028b8 	.word	0x200028b8

08000f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <SystemInit+0x20>)
 8000f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <SystemInit+0x20>)
 8000f98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fcc:	4b1d      	ldr	r3, [pc, #116]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fce:	4a1e      	ldr	r2, [pc, #120]	; (8001048 <MX_TIM3_Init+0x98>)
 8000fd0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000fd2:	4b1c      	ldr	r3, [pc, #112]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fd4:	2253      	movs	r2, #83	; 0x53
 8000fd6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd8:	4b1a      	ldr	r3, [pc, #104]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8000fde:	4b19      	ldr	r3, [pc, #100]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fe0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000fe4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe6:	4b17      	ldr	r3, [pc, #92]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fec:	4b15      	ldr	r3, [pc, #84]	; (8001044 <MX_TIM3_Init+0x94>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ff2:	4814      	ldr	r0, [pc, #80]	; (8001044 <MX_TIM3_Init+0x94>)
 8000ff4:	f003 f9a0 	bl	8004338 <HAL_TIM_Base_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000ffe:	f7ff fd6d 	bl	8000adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001006:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	4619      	mov	r1, r3
 800100e:	480d      	ldr	r0, [pc, #52]	; (8001044 <MX_TIM3_Init+0x94>)
 8001010:	f003 fbac 	bl	800476c <HAL_TIM_ConfigClockSource>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800101a:	f7ff fd5f 	bl	8000adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800101e:	2320      	movs	r3, #32
 8001020:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <MX_TIM3_Init+0x94>)
 800102c:	f003 fdd2 	bl	8004bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001036:	f7ff fd51 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000688 	.word	0x20000688
 8001048:	40000400 	.word	0x40000400

0800104c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001052:	f107 0308 	add.w	r3, r7, #8
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001060:	463b      	mov	r3, r7
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001068:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <MX_TIM4_Init+0x94>)
 800106a:	4a1e      	ldr	r2, [pc, #120]	; (80010e4 <MX_TIM4_Init+0x98>)
 800106c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 800106e:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <MX_TIM4_Init+0x94>)
 8001070:	f240 3247 	movw	r2, #839	; 0x347
 8001074:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001076:	4b1a      	ldr	r3, [pc, #104]	; (80010e0 <MX_TIM4_Init+0x94>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <MX_TIM4_Init+0x94>)
 800107e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001082:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001084:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <MX_TIM4_Init+0x94>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <MX_TIM4_Init+0x94>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <MX_TIM4_Init+0x94>)
 8001092:	f003 f951 	bl	8004338 <HAL_TIM_Base_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800109c:	f7ff fd1e 	bl	8000adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	4619      	mov	r1, r3
 80010ac:	480c      	ldr	r0, [pc, #48]	; (80010e0 <MX_TIM4_Init+0x94>)
 80010ae:	f003 fb5d 	bl	800476c <HAL_TIM_ConfigClockSource>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80010b8:	f7ff fd10 	bl	8000adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80010bc:	2320      	movs	r3, #32
 80010be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <MX_TIM4_Init+0x94>)
 80010ca:	f003 fd83 	bl	8004bd4 <HAL_TIMEx_MasterConfigSynchronization>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80010d4:	f7ff fd02 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200006d0 	.word	0x200006d0
 80010e4:	40000800 	.word	0x40000800

080010e8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ee:	463b      	mov	r3, r7
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80010f6:	4b19      	ldr	r3, [pc, #100]	; (800115c <MX_TIM6_Init+0x74>)
 80010f8:	4a19      	ldr	r2, [pc, #100]	; (8001160 <MX_TIM6_Init+0x78>)
 80010fa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80010fc:	4b17      	ldr	r3, [pc, #92]	; (800115c <MX_TIM6_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <MX_TIM6_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001108:	4b14      	ldr	r3, [pc, #80]	; (800115c <MX_TIM6_Init+0x74>)
 800110a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800110e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <MX_TIM6_Init+0x74>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001116:	4811      	ldr	r0, [pc, #68]	; (800115c <MX_TIM6_Init+0x74>)
 8001118:	f003 f90e 	bl	8004338 <HAL_TIM_Base_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001122:	f7ff fcdb 	bl	8000adc <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8001126:	2108      	movs	r1, #8
 8001128:	480c      	ldr	r0, [pc, #48]	; (800115c <MX_TIM6_Init+0x74>)
 800112a:	f003 f9bd 	bl	80044a8 <HAL_TIM_OnePulse_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 8001134:	f7ff fcd2 	bl	8000adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001140:	463b      	mov	r3, r7
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	; (800115c <MX_TIM6_Init+0x74>)
 8001146:	f003 fd45 	bl	8004bd4 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 8001150:	f7ff fcc4 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000718 	.word	0x20000718
 8001160:	40001000 	.word	0x40001000

08001164 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a22      	ldr	r2, [pc, #136]	; (80011fc <HAL_TIM_Base_MspInit+0x98>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d10e      	bne.n	8001194 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
 800117a:	4b21      	ldr	r3, [pc, #132]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	4a20      	ldr	r2, [pc, #128]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 8001180:	f043 0302 	orr.w	r3, r3, #2
 8001184:	6413      	str	r3, [r2, #64]	; 0x40
 8001186:	4b1e      	ldr	r3, [pc, #120]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001192:	e02e      	b.n	80011f2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM4)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a1a      	ldr	r2, [pc, #104]	; (8001204 <HAL_TIM_Base_MspInit+0xa0>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d10e      	bne.n	80011bc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	4b17      	ldr	r3, [pc, #92]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	4a16      	ldr	r2, [pc, #88]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011a8:	f043 0304 	orr.w	r3, r3, #4
 80011ac:	6413      	str	r3, [r2, #64]	; 0x40
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
}
 80011ba:	e01a      	b.n	80011f2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM6)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a11      	ldr	r2, [pc, #68]	; (8001208 <HAL_TIM_Base_MspInit+0xa4>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d115      	bne.n	80011f2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011d0:	f043 0310 	orr.w	r3, r3, #16
 80011d4:	6413      	str	r3, [r2, #64]	; 0x40
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <HAL_TIM_Base_MspInit+0x9c>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011da:	f003 0310 	and.w	r3, r3, #16
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2101      	movs	r1, #1
 80011e6:	2036      	movs	r0, #54	; 0x36
 80011e8:	f001 fb9b 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011ec:	2036      	movs	r0, #54	; 0x36
 80011ee:	f001 fbb4 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 80011f2:	bf00      	nop
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40000400 	.word	0x40000400
 8001200:	40023800 	.word	0x40023800
 8001204:	40000800 	.word	0x40000800
 8001208:	40001000 	.word	0x40001000

0800120c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8001214:	1d39      	adds	r1, r7, #4
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	2201      	movs	r2, #1
 800121c:	4803      	ldr	r0, [pc, #12]	; (800122c <__io_putchar+0x20>)
 800121e:	f003 fdb6 	bl	8004d8e <HAL_UART_Transmit>
    return ch;
 8001222:	687b      	ldr	r3, [r7, #4]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000760 	.word	0x20000760

08001230 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001236:	4a12      	ldr	r2, [pc, #72]	; (8001280 <MX_USART2_UART_Init+0x50>)
 8001238:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <MX_USART2_UART_Init+0x4c>)
 800123c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001240:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_USART2_UART_Init+0x4c>)
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001256:	220c      	movs	r2, #12
 8001258:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <MX_USART2_UART_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001262:	2200      	movs	r2, #0
 8001264:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_USART2_UART_Init+0x4c>)
 8001268:	f003 fd44 	bl	8004cf4 <HAL_UART_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001272:	f7ff fc33 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000760 	.word	0x20000760
 8001280:	40004400 	.word	0x40004400

08001284 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 800128a:	4a12      	ldr	r2, [pc, #72]	; (80012d4 <MX_USART3_UART_Init+0x50>)
 800128c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800128e:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 8001290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001294:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 80012aa:	220c      	movs	r2, #12
 80012ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012ba:	4805      	ldr	r0, [pc, #20]	; (80012d0 <MX_USART3_UART_Init+0x4c>)
 80012bc:	f003 fd1a 	bl	8004cf4 <HAL_UART_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80012c6:	f7ff fc09 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200007a4 	.word	0x200007a4
 80012d4:	40004800 	.word	0x40004800

080012d8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <MX_USART6_UART_Init+0x50>)
 80012e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 80012fe:	220c      	movs	r2, #12
 8001300:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 800130a:	2200      	movs	r2, #0
 800130c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_USART6_UART_Init+0x4c>)
 8001310:	f003 fcf0 	bl	8004cf4 <HAL_UART_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800131a:	f7ff fbdf 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200007e8 	.word	0x200007e8
 8001328:	40011400 	.word	0x40011400

0800132c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08e      	sub	sp, #56	; 0x38
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a6f      	ldr	r2, [pc, #444]	; (8001508 <HAL_UART_MspInit+0x1dc>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d134      	bne.n	80013b8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	623b      	str	r3, [r7, #32]
 8001352:	4b6e      	ldr	r3, [pc, #440]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001356:	4a6d      	ldr	r2, [pc, #436]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800135c:	6413      	str	r3, [r2, #64]	; 0x40
 800135e:	4b6b      	ldr	r3, [pc, #428]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	623b      	str	r3, [r7, #32]
 8001368:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
 800136e:	4b67      	ldr	r3, [pc, #412]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	4a66      	ldr	r2, [pc, #408]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6313      	str	r3, [r2, #48]	; 0x30
 800137a:	4b64      	ldr	r3, [pc, #400]	; (800150c <HAL_UART_MspInit+0x1e0>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	61fb      	str	r3, [r7, #28]
 8001384:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001386:	230c      	movs	r3, #12
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138a:	2302      	movs	r3, #2
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001392:	2303      	movs	r3, #3
 8001394:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001396:	2307      	movs	r3, #7
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139e:	4619      	mov	r1, r3
 80013a0:	485b      	ldr	r0, [pc, #364]	; (8001510 <HAL_UART_MspInit+0x1e4>)
 80013a2:	f002 f995 	bl	80036d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2100      	movs	r1, #0
 80013aa:	2026      	movs	r0, #38	; 0x26
 80013ac:	f001 fab9 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013b0:	2026      	movs	r0, #38	; 0x26
 80013b2:	f001 fad2 	bl	800295a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80013b6:	e0a2      	b.n	80014fe <HAL_UART_MspInit+0x1d2>
  else if(uartHandle->Instance==USART3)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a55      	ldr	r2, [pc, #340]	; (8001514 <HAL_UART_MspInit+0x1e8>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d135      	bne.n	800142e <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	61bb      	str	r3, [r7, #24]
 80013c6:	4b51      	ldr	r3, [pc, #324]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	4a50      	ldr	r2, [pc, #320]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013d0:	6413      	str	r3, [r2, #64]	; 0x40
 80013d2:	4b4e      	ldr	r3, [pc, #312]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	4b4a      	ldr	r3, [pc, #296]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	4a49      	ldr	r2, [pc, #292]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	6313      	str	r3, [r2, #48]	; 0x30
 80013ee:	4b47      	ldr	r3, [pc, #284]	; (800150c <HAL_UART_MspInit+0x1e0>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001400:	2302      	movs	r3, #2
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800140c:	2307      	movs	r3, #7
 800140e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	4619      	mov	r1, r3
 8001416:	4840      	ldr	r0, [pc, #256]	; (8001518 <HAL_UART_MspInit+0x1ec>)
 8001418:	f002 f95a 	bl	80036d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800141c:	2200      	movs	r2, #0
 800141e:	2100      	movs	r1, #0
 8001420:	2027      	movs	r0, #39	; 0x27
 8001422:	f001 fa7e 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001426:	2027      	movs	r0, #39	; 0x27
 8001428:	f001 fa97 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 800142c:	e067      	b.n	80014fe <HAL_UART_MspInit+0x1d2>
  else if(uartHandle->Instance==USART6)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a3a      	ldr	r2, [pc, #232]	; (800151c <HAL_UART_MspInit+0x1f0>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d162      	bne.n	80014fe <HAL_UART_MspInit+0x1d2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	4b33      	ldr	r3, [pc, #204]	; (800150c <HAL_UART_MspInit+0x1e0>)
 800143e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001440:	4a32      	ldr	r2, [pc, #200]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001442:	f043 0320 	orr.w	r3, r3, #32
 8001446:	6453      	str	r3, [r2, #68]	; 0x44
 8001448:	4b30      	ldr	r3, [pc, #192]	; (800150c <HAL_UART_MspInit+0x1e0>)
 800144a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144c:	f003 0320 	and.w	r3, r3, #32
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	4b2c      	ldr	r3, [pc, #176]	; (800150c <HAL_UART_MspInit+0x1e0>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145c:	4a2b      	ldr	r2, [pc, #172]	; (800150c <HAL_UART_MspInit+0x1e0>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	6313      	str	r3, [r2, #48]	; 0x30
 8001464:	4b29      	ldr	r3, [pc, #164]	; (800150c <HAL_UART_MspInit+0x1e0>)
 8001466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001470:	23c0      	movs	r3, #192	; 0xc0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001474:	2302      	movs	r3, #2
 8001476:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147c:	2303      	movs	r3, #3
 800147e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001480:	2308      	movs	r3, #8
 8001482:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001488:	4619      	mov	r1, r3
 800148a:	4825      	ldr	r0, [pc, #148]	; (8001520 <HAL_UART_MspInit+0x1f4>)
 800148c:	f002 f920 	bl	80036d0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001490:	4b24      	ldr	r3, [pc, #144]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 8001492:	4a25      	ldr	r2, [pc, #148]	; (8001528 <HAL_UART_MspInit+0x1fc>)
 8001494:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001496:	4b23      	ldr	r3, [pc, #140]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 8001498:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800149c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800149e:	4b21      	ldr	r3, [pc, #132]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a4:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014aa:	4b1e      	ldr	r3, [pc, #120]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014b0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80014be:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014c4:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014c6:	4b17      	ldr	r3, [pc, #92]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80014d2:	4814      	ldr	r0, [pc, #80]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014d4:	f001 fcfa 	bl	8002ecc <HAL_DMA_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_UART_MspInit+0x1b6>
      Error_Handler();
 80014de:	f7ff fafd 	bl	8000adc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a0f      	ldr	r2, [pc, #60]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014e6:	639a      	str	r2, [r3, #56]	; 0x38
 80014e8:	4a0e      	ldr	r2, [pc, #56]	; (8001524 <HAL_UART_MspInit+0x1f8>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2100      	movs	r1, #0
 80014f2:	2047      	movs	r0, #71	; 0x47
 80014f4:	f001 fa15 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80014f8:	2047      	movs	r0, #71	; 0x47
 80014fa:	f001 fa2e 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 80014fe:	bf00      	nop
 8001500:	3738      	adds	r7, #56	; 0x38
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40004400 	.word	0x40004400
 800150c:	40023800 	.word	0x40023800
 8001510:	40020000 	.word	0x40020000
 8001514:	40004800 	.word	0x40004800
 8001518:	40020400 	.word	0x40020400
 800151c:	40011400 	.word	0x40011400
 8001520:	40020800 	.word	0x40020800
 8001524:	2000082c 	.word	0x2000082c
 8001528:	40026428 	.word	0x40026428

0800152c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800152c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001564 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001530:	480d      	ldr	r0, [pc, #52]	; (8001568 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001532:	490e      	ldr	r1, [pc, #56]	; (800156c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001534:	4a0e      	ldr	r2, [pc, #56]	; (8001570 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001538:	e002      	b.n	8001540 <LoopCopyDataInit>

0800153a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800153a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800153c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153e:	3304      	adds	r3, #4

08001540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001544:	d3f9      	bcc.n	800153a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001546:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001548:	4c0b      	ldr	r4, [pc, #44]	; (8001578 <LoopFillZerobss+0x26>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800154c:	e001      	b.n	8001552 <LoopFillZerobss>

0800154e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001550:	3204      	adds	r2, #4

08001552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001554:	d3fb      	bcc.n	800154e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001556:	f7ff fd19 	bl	8000f8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800155a:	f004 fec9 	bl	80062f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800155e:	f7ff f9f7 	bl	8000950 <main>
  bx  lr    
 8001562:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001564:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800156c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001570:	08007974 	.word	0x08007974
  ldr r2, =_sbss
 8001574:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001578:	200028b8 	.word	0x200028b8

0800157c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800157c:	e7fe      	b.n	800157c <ADC_IRQHandler>

0800157e <arm_mean_q15>:

void arm_mean_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult)
{
 800157e:	b480      	push	{r7}
 8001580:	b089      	sub	sp, #36	; 0x24
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
  q31_t sum = 0;                                 /* Temporary result storage */
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  q31_t in;

  /*loop Unrolling */
  blkCnt = blockSize >> 2U;
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	089b      	lsrs	r3, r3, #2
 8001592:	61bb      	str	r3, [r7, #24]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 8001594:	e026      	b.n	80015e4 <arm_mean_q15+0x66>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in = *__SIMD32(pSrc)++;
 8001596:	f107 020c 	add.w	r2, r7, #12
 800159a:	6813      	ldr	r3, [r2, #0]
 800159c:	1d19      	adds	r1, r3, #4
 800159e:	6011      	str	r1, [r2, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	617b      	str	r3, [r7, #20]
    sum += ((in << 16U) >> 16U);
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	041b      	lsls	r3, r3, #16
 80015a8:	141b      	asrs	r3, r3, #16
 80015aa:	69fa      	ldr	r2, [r7, #28]
 80015ac:	4413      	add	r3, r2
 80015ae:	61fb      	str	r3, [r7, #28]
    sum +=  (in >> 16U);
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	141b      	asrs	r3, r3, #16
 80015b4:	69fa      	ldr	r2, [r7, #28]
 80015b6:	4413      	add	r3, r2
 80015b8:	61fb      	str	r3, [r7, #28]
    in = *__SIMD32(pSrc)++;
 80015ba:	f107 020c 	add.w	r2, r7, #12
 80015be:	6813      	ldr	r3, [r2, #0]
 80015c0:	1d19      	adds	r1, r3, #4
 80015c2:	6011      	str	r1, [r2, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	617b      	str	r3, [r7, #20]
    sum += ((in << 16U) >> 16U);
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	041b      	lsls	r3, r3, #16
 80015cc:	141b      	asrs	r3, r3, #16
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	4413      	add	r3, r2
 80015d2:	61fb      	str	r3, [r7, #28]
    sum +=  (in >> 16U);
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	141b      	asrs	r3, r3, #16
 80015d8:	69fa      	ldr	r2, [r7, #28]
 80015da:	4413      	add	r3, r2
 80015dc:	61fb      	str	r3, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	3b01      	subs	r3, #1
 80015e2:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1d5      	bne.n	8001596 <arm_mean_q15+0x18>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4U;
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	f003 0303 	and.w	r3, r3, #3
 80015f0:	61bb      	str	r3, [r7, #24]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_DSP) */

  while (blkCnt > 0U)
 80015f2:	e00b      	b.n	800160c <arm_mean_q15+0x8e>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	1c9a      	adds	r2, r3, #2
 80015f8:	60fa      	str	r2, [r7, #12]
 80015fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015fe:	461a      	mov	r2, r3
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	4413      	add	r3, r2
 8001604:	61fb      	str	r3, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	3b01      	subs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f0      	bne.n	80015f4 <arm_mean_q15+0x76>
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store the result to the destination */
  *pResult = (q15_t) (sum / (q31_t)blockSize);
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	69fa      	ldr	r2, [r7, #28]
 8001616:	fb92 f3f3 	sdiv	r3, r2, r3
 800161a:	b21a      	sxth	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	801a      	strh	r2, [r3, #0]
}
 8001620:	bf00      	nop
 8001622:	3724      	adds	r7, #36	; 0x24
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <MineMain>:
using namespace ESP8266_Space;

uint8_t res;
extern char chartdata[200];
extern "C" void MineMain(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b0a0      	sub	sp, #128	; 0x80
 8001630:	af00      	add	r7, sp, #0
	char buf[128];

	wifi.init();
 8001632:	480a      	ldr	r0, [pc, #40]	; (800165c <MineMain+0x30>)
 8001634:	f000 facc 	bl	8001bd0 <_ZN7ESP82664initEv>
	wifi.sendNoAck((uint8_t *)"");
 8001638:	4909      	ldr	r1, [pc, #36]	; (8001660 <MineMain+0x34>)
 800163a:	4808      	ldr	r0, [pc, #32]	; (800165c <MineMain+0x30>)
 800163c:	f000 f99a 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
	HAL_UART_Receive_IT(&huart2, &res, 1);
 8001640:	2201      	movs	r2, #1
 8001642:	4908      	ldr	r1, [pc, #32]	; (8001664 <MineMain+0x38>)
 8001644:	4808      	ldr	r0, [pc, #32]	; (8001668 <MineMain+0x3c>)
 8001646:	f003 fc34 	bl	8004eb2 <HAL_UART_Receive_IT>
	for(;;) {
//		printf("uart3\r\n");
		wifi.sendNoAck((uint8_t *)chartdata);
 800164a:	4908      	ldr	r1, [pc, #32]	; (800166c <MineMain+0x40>)
 800164c:	4803      	ldr	r0, [pc, #12]	; (800165c <MineMain+0x30>)
 800164e:	f000 f991 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
//		wifi.sendNoAck((uint8_t*)"[1,2,3,4,5,6,7,8,9,0,1,2,3,4,5,6,7,8,9,0,1,2,3,4,5,6,7,8,9,0,1,2,3,4,5,6,7,8,9,0]");
//		wifi.sendNoAck((uint8_t*)"hello world\r\n");
		HAL_Delay(1000);
 8001652:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001656:	f000 fbf9 	bl	8001e4c <HAL_Delay>
		wifi.sendNoAck((uint8_t *)chartdata);
 800165a:	e7f6      	b.n	800164a <MineMain+0x1e>
 800165c:	20001094 	.word	0x20001094
 8001660:	080077c4 	.word	0x080077c4
 8001664:	2000088c 	.word	0x2000088c
 8001668:	20000760 	.word	0x20000760
 800166c:	200005bc 	.word	0x200005bc

08001670 <USART6_IRQHandler>:
#include "usart.h"
#include "esp8266.hpp"


extern "C" void USART6_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	wifi.RxCallback();
 8001674:	4802      	ldr	r0, [pc, #8]	; (8001680 <USART6_IRQHandler+0x10>)
 8001676:	f000 f88b 	bl	8001790 <_ZN7ESP826610RxCallbackEv>
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20001094 	.word	0x20001094

08001684 <_ZN8CPP_UARTC1EP20__UART_HandleTypeDef>:
private:
	char buffer[bufferSize];								/**/
public:
	UART_HandleTypeDef* huart;
	/**/
	CPP_UART(UART_HandleTypeDef* huart){
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
		this->huart = huart;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	};
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4618      	mov	r0, r3
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_ZN8CPP_UARTlsEPKc>:

	/*  --- const char * */
	void operator <<(const char *str)	{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
		int strSize = sprintf(buffer, "%s", str);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	4909      	ldr	r1, [pc, #36]	; (80016d8 <_ZN8CPP_UARTlsEPKc+0x34>)
 80016b4:	4618      	mov	r0, r3
 80016b6:	f004 fed5 	bl	8006464 <siprintf>
 80016ba:	60f8      	str	r0, [r7, #12]
		HAL_UART_Transmit(huart, (uint8_t*)buffer, strSize, 0xffffffff);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295
 80016cc:	f003 fb5f 	bl	8004d8e <HAL_UART_Transmit>
	}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	080077d0 	.word	0x080077d0

080016dc <_ZN8CPP_UARTlsEPc>:

	/*  --- char * */
	void operator <<(char *str)	{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
		int strSize = sprintf(buffer, "%s", str);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	4909      	ldr	r1, [pc, #36]	; (8001710 <_ZN8CPP_UARTlsEPc+0x34>)
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 feb9 	bl	8006464 <siprintf>
 80016f2:	60f8      	str	r0, [r7, #12]
		HAL_UART_Transmit(huart, (uint8_t*)buffer, strSize, 0xffffffff);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	b29a      	uxth	r2, r3
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
 8001704:	f003 fb43 	bl	8004d8e <HAL_UART_Transmit>
	}
 8001708:	bf00      	nop
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	080077d0 	.word	0x080077d0

08001714 <_ZN8CPP_UARTlsEPh>:

	void operator <<(uint8_t *str){
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
		int strSize = sprintf(buffer, "%s", (char*)str);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	4909      	ldr	r1, [pc, #36]	; (8001748 <_ZN8CPP_UARTlsEPh+0x34>)
 8001724:	4618      	mov	r0, r3
 8001726:	f004 fe9d 	bl	8006464 <siprintf>
 800172a:	60f8      	str	r0, [r7, #12]
		HAL_UART_Transmit(huart, (uint8_t*)buffer, strSize, 0xffffffff);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	b29a      	uxth	r2, r3
 8001738:	f04f 33ff 	mov.w	r3, #4294967295
 800173c:	f003 fb27 	bl	8004d8e <HAL_UART_Transmit>
	}
 8001740:	bf00      	nop
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	080077d0 	.word	0x080077d0

0800174c <_ZN7ESP8266C1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDefP17TIM_HandleTypeDef>:
 * @            ESP8266)
 * @     dma_rx dma(circle)
 * @       htim OnePulse
 * @retval None
 **/
ESP8266::ESP8266(UART_HandleTypeDef* huart, DMA_HandleTypeDef *dma_rx, TIM_HandleTypeDef *htim)
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	603b      	str	r3, [r7, #0]
	:uart(huart)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff ff90 	bl	8001684 <_ZN8CPP_UARTC1EP20__UART_HandleTypeDef>
{
	this->dma_rx     = dma_rx;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
	this->tim        = htim;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
	this->uart_state = Idle;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	f883 280d 	strb.w	r2, [r3, #2061]	; 0x80d
	this->mode       = NOINIT;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 280c 	strb.w	r2, [r3, #2060]	; 0x80c
}
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <_ZN7ESP826610RxCallbackEv>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void ESP8266::RxCallback(){
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef*  huart = uart.huart; //ESP8266
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 800179e:	613b      	str	r3, [r7, #16]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0310 	and.w	r3, r3, #16
 80017aa:	2b10      	cmp	r3, #16
 80017ac:	bf0c      	ite	eq
 80017ae:	2301      	moveq	r3, #1
 80017b0:	2300      	movne	r3, #0
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	bf14      	ite	ne
 80017b8:	2301      	movne	r3, #1
 80017ba:	2300      	moveq	r3, #0
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d07f      	beq.n	80018c2 <_ZN7ESP826610RxCallbackEv+0x132>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	68bb      	ldr	r3, [r7, #8]
		HAL_UART_DMAStop(huart);          // DMA
 80017d8:	6938      	ldr	r0, [r7, #16]
 80017da:	f003 fbca 	bl	8004f72 <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(dma_rx); // 
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80017ec:	60fb      	str	r3, [r7, #12]
		int recv_start  = recv_end % RxBufferSize;                      // 
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	425a      	negs	r2, r3
 80017f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017f6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80017fa:	bf58      	it	pl
 80017fc:	4253      	negpl	r3, r2
 80017fe:	61fb      	str	r3, [r7, #28]
		while(RxBuffer[recv_start] == 0) { //
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	4413      	add	r3, r2
 8001806:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10a      	bne.n	8001826 <_ZN7ESP826610RxCallbackEv+0x96>
			recv_start = (recv_start + 1) % RxBufferSize;
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	3301      	adds	r3, #1
 8001814:	425a      	negs	r2, r3
 8001816:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800181a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800181e:	bf58      	it	pl
 8001820:	4253      	negpl	r3, r2
 8001822:	61fb      	str	r3, [r7, #28]
		while(RxBuffer[recv_start] == 0) { //
 8001824:	e7ec      	b.n	8001800 <_ZN7ESP826610RxCallbackEv+0x70>
		}
		int index = recv_start;
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	61bb      	str	r3, [r7, #24]
		int i;
		for(i=0; index != recv_end; i++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	429a      	cmp	r2, r3
 8001834:	d022      	beq.n	800187c <_ZN7ESP826610RxCallbackEv+0xec>
		{
			AckBuffer[i] = RxBuffer[index];
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	4413      	add	r3, r2
 800183c:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8001840:	7819      	ldrb	r1, [r3, #0]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	4413      	add	r3, r2
 8001848:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800184c:	330e      	adds	r3, #14
 800184e:	460a      	mov	r2, r1
 8001850:	701a      	strb	r2, [r3, #0]
			RxBuffer[index] = 0;
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	4413      	add	r3, r2
 8001858:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	3301      	adds	r3, #1
 8001864:	425a      	negs	r2, r3
 8001866:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800186a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800186e:	bf58      	it	pl
 8001870:	4253      	negpl	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
		for(i=0; index != recv_end; i++)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	3301      	adds	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	e7d8      	b.n	800182e <_ZN7ESP826610RxCallbackEv+0x9e>
		}
		AckBuffer[i] = 0; //
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	4413      	add	r3, r2
 8001882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001886:	330e      	adds	r3, #14
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]

		//
		test_uart << "\r\n:\r\n";
 800188c:	490f      	ldr	r1, [pc, #60]	; (80018cc <_ZN7ESP826610RxCallbackEv+0x13c>)
 800188e:	4810      	ldr	r0, [pc, #64]	; (80018d0 <_ZN7ESP826610RxCallbackEv+0x140>)
 8001890:	f7ff ff08 	bl	80016a4 <_ZN8CPP_UARTlsEPKc>
		test_uart << AckBuffer;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800189a:	330e      	adds	r3, #14
 800189c:	4619      	mov	r1, r3
 800189e:	480c      	ldr	r0, [pc, #48]	; (80018d0 <_ZN7ESP826610RxCallbackEv+0x140>)
 80018a0:	f7ff ff1c 	bl	80016dc <_ZN8CPP_UARTlsEPc>
		//if(uart_state == Idle) { //
		//for(;;); //TODO:
		//}

		/* DMA */
		__HAL_DMA_SET_COUNTER(dma_rx, 0);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2200      	movs	r2, #0
 80018ae:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)RxBuffer, RxBufferSize);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 80018b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018ba:	4619      	mov	r1, r3
 80018bc:	6938      	ldr	r0, [r7, #16]
 80018be:	f003 fb28 	bl	8004f12 <HAL_UART_Receive_DMA>
	}
}
 80018c2:	bf00      	nop
 80018c4:	3720      	adds	r7, #32
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	080077d4 	.word	0x080077d4
 80018d0:	20000890 	.word	0x20000890

080018d4 <_ZN7ESP826610setTimeoutEt>:
/**
 * @brief  ESP8266 
 * @note ms43,690
 * @retval None
 **/
void ESP8266::setTimeout(uint16_t ms){
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_AUTORELOAD(tim, ms*3/2);  //10ms ARR  10*3/2;
 80018e0:	887a      	ldrh	r2, [r7, #2]
 80018e2:	4613      	mov	r3, r2
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4413      	add	r3, r2
 80018e8:	0fda      	lsrs	r2, r3, #31
 80018ea:	4413      	add	r3, r2
 80018ec:	105b      	asrs	r3, r3, #1
 80018ee:	461a      	mov	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018fa:	887a      	ldrh	r2, [r7, #2]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	0fda      	lsrs	r2, r3, #31
 8001904:	4413      	add	r3, r2
 8001906:	105b      	asrs	r3, r3, #1
 8001908:	461a      	mov	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001910:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(tim, 1);          //CNT01
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2201      	movs	r2, #1
 800191c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(tim);                  //0
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0201 	orr.w	r2, r2, #1
 8001934:	601a      	str	r2, [r3, #0]
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_ZN7ESP82669isTimeoutEv>:
/**
 * @brief  ESP8266 
 * @note   setTimeout
 * @retval None
 **/
bool ESP8266::isTimeout(void){
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_COUNTER(tim) == 0){
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	2b00      	cmp	r3, #0
 8001956:	bf0c      	ite	eq
 8001958:	2301      	moveq	r3, #1
 800195a:	2300      	movne	r3, #0
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <_ZN7ESP82669isTimeoutEv+0x24>
		return true;
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <_ZN7ESP82669isTimeoutEv+0x26>
	}
	else {
		return false;
 8001966:	2300      	movs	r3, #0
	}
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_ZN7ESP82669sendNoAckEPh>:

/*
 *
 * */
void ESP8266::sendNoAck(uint8_t *str) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
	uart << str;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6839      	ldr	r1, [r7, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fec6 	bl	8001714 <_ZN8CPP_UARTlsEPh>
	//TODO: 
	if(!(str[0] == '\r' && str[1] == '\n')) {
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b0d      	cmp	r3, #13
 800198e:	d104      	bne.n	800199a <_ZN7ESP82669sendNoAckEPh+0x26>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	3301      	adds	r3, #1
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b0a      	cmp	r3, #10
 8001998:	d007      	beq.n	80019aa <_ZN7ESP82669sendNoAckEPh+0x36>
		test_uart << "\r\n:\r\n";
 800199a:	4906      	ldr	r1, [pc, #24]	; (80019b4 <_ZN7ESP82669sendNoAckEPh+0x40>)
 800199c:	4806      	ldr	r0, [pc, #24]	; (80019b8 <_ZN7ESP82669sendNoAckEPh+0x44>)
 800199e:	f7ff fe81 	bl	80016a4 <_ZN8CPP_UARTlsEPKc>
		test_uart << str;
 80019a2:	6839      	ldr	r1, [r7, #0]
 80019a4:	4804      	ldr	r0, [pc, #16]	; (80019b8 <_ZN7ESP82669sendNoAckEPh+0x44>)
 80019a6:	f7ff feb5 	bl	8001714 <_ZN8CPP_UARTlsEPh>
	}
	/////////////////
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	080077e0 	.word	0x080077e0
 80019b8:	20000890 	.word	0x20000890

080019bc <_ZN7ESP82664sendEPcPKct>:

result ESP8266::send(char *str,const char* response,uint16_t timeout){
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
 80019c8:	807b      	strh	r3, [r7, #2]
	/*  */
	sendNoAck((uint8_t*)str);
 80019ca:	68b9      	ldr	r1, [r7, #8]
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	f7ff ffd1 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>

	/*  */
	uart_state = Sent;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2202      	movs	r2, #2
 80019d6:	f883 280d 	strb.w	r2, [r3, #2061]	; 0x80d
	setTimeout(timeout); //
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	4619      	mov	r1, r3
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f7ff ff78 	bl	80018d4 <_ZN7ESP826610setTimeoutEt>
	while(!isTimeout() && !isResponded(response));
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff ffac 	bl	8001942 <_ZN7ESP82669isTimeoutEv>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f083 0301 	eor.w	r3, r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d00b      	beq.n	8001a0e <_ZN7ESP82664sendEPcPKct+0x52>
 80019f6:	6879      	ldr	r1, [r7, #4]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f8aa 	bl	8001b52 <_ZN7ESP826611isRespondedEPKc>
 80019fe:	4603      	mov	r3, r0
 8001a00:	f083 0301 	eor.w	r3, r3, #1
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <_ZN7ESP82664sendEPcPKct+0x52>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <_ZN7ESP82664sendEPcPKct+0x54>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d000      	beq.n	8001a16 <_ZN7ESP82664sendEPcPKct+0x5a>
 8001a14:	e7e6      	b.n	80019e4 <_ZN7ESP82664sendEPcPKct+0x28>
	uart_state = Idle;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 280d 	strb.w	r2, [r3, #2061]	; 0x80d

	/*  */
	if(isTimeout()) {
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f7ff ff8f 	bl	8001942 <_ZN7ESP82669isTimeoutEv>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <_ZN7ESP82664sendEPcPKct+0x72>
		return Timeout; //
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	e000      	b.n	8001a30 <_ZN7ESP82664sendEPcPKct+0x74>
	}
	else {
		return Success; //
 8001a2e:	2301      	movs	r3, #1
	}
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <_ZN7ESP82667sendCmdEPKcS1_t>:

result ESP8266::sendCmd(const char *str,const char* response,uint16_t timeout){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	807b      	strh	r3, [r7, #2]
	/*  */
	sendNoAck((uint8_t*)str);
 8001a46:	68b9      	ldr	r1, [r7, #8]
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f7ff ff93 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
	sendNoAck((uint8_t*)"\r\n");
 8001a4e:	491c      	ldr	r1, [pc, #112]	; (8001ac0 <_ZN7ESP82667sendCmdEPKcS1_t+0x88>)
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	f7ff ff8f 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>

	/*  */
	uart_state = Sent;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2202      	movs	r2, #2
 8001a5a:	f883 280d 	strb.w	r2, [r3, #2061]	; 0x80d
	setTimeout(timeout); //
 8001a5e:	887b      	ldrh	r3, [r7, #2]
 8001a60:	4619      	mov	r1, r3
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f7ff ff36 	bl	80018d4 <_ZN7ESP826610setTimeoutEt>
	while(!isTimeout() && !isResponded(response));
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f7ff ff6a 	bl	8001942 <_ZN7ESP82669isTimeoutEv>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f083 0301 	eor.w	r3, r3, #1
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d00b      	beq.n	8001a92 <_ZN7ESP82667sendCmdEPKcS1_t+0x5a>
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f000 f868 	bl	8001b52 <_ZN7ESP826611isRespondedEPKc>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f083 0301 	eor.w	r3, r3, #1
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <_ZN7ESP82667sendCmdEPKcS1_t+0x5a>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <_ZN7ESP82667sendCmdEPKcS1_t+0x5c>
 8001a92:	2300      	movs	r3, #0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d000      	beq.n	8001a9a <_ZN7ESP82667sendCmdEPKcS1_t+0x62>
 8001a98:	e7e6      	b.n	8001a68 <_ZN7ESP82667sendCmdEPKcS1_t+0x30>
	uart_state = Idle;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 280d 	strb.w	r2, [r3, #2061]	; 0x80d

	/*  */
	if(isResponded(response)) {
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f000 f854 	bl	8001b52 <_ZN7ESP826611isRespondedEPKc>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <_ZN7ESP82667sendCmdEPKcS1_t+0x7c>
		return Success;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e000      	b.n	8001ab6 <_ZN7ESP82667sendCmdEPKcS1_t+0x7e>
	}
	else {
		return Timeout; //
 8001ab4:	2302      	movs	r3, #2
	}
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	080077ec 	.word	0x080077ec

08001ac4 <_ZN7ESP82669quitTransEv>:

/**
 * @brief  
 * @retval None
 **/
void ESP8266::quitTrans(void) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	/*  "+++"  */
	sendNoAck((uint8_t*)"+"); delay(15);//(10ms)
 8001acc:	4911      	ldr	r1, [pc, #68]	; (8001b14 <_ZN7ESP82669quitTransEv+0x50>)
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ff50 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
 8001ad4:	210f      	movs	r1, #15
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f822 	bl	8001b20 <_ZN7ESP82665delayEt>
	sendNoAck((uint8_t*)"+"); delay(15);
 8001adc:	490d      	ldr	r1, [pc, #52]	; (8001b14 <_ZN7ESP82669quitTransEv+0x50>)
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ff48 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
 8001ae4:	210f      	movs	r1, #15
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f81a 	bl	8001b20 <_ZN7ESP82665delayEt>
	sendNoAck((uint8_t*)"+"); delay(500);
 8001aec:	4909      	ldr	r1, [pc, #36]	; (8001b14 <_ZN7ESP82669quitTransEv+0x50>)
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ff40 	bl	8001974 <_ZN7ESP82669sendNoAckEPh>
 8001af4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f811 	bl	8001b20 <_ZN7ESP82665delayEt>
	/*  */
	sendCmd("AT+CIPMODE=0", "OK", 200);
 8001afe:	23c8      	movs	r3, #200	; 0xc8
 8001b00:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <_ZN7ESP82669quitTransEv+0x54>)
 8001b02:	4906      	ldr	r1, [pc, #24]	; (8001b1c <_ZN7ESP82669quitTransEv+0x58>)
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ff97 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	080077f0 	.word	0x080077f0
 8001b18:	080077f4 	.word	0x080077f4
 8001b1c:	080077f8 	.word	0x080077f8

08001b20 <_ZN7ESP82665delayEt>:
/**
 * @brief  
 * @note   quitTrans
 * @retval None
 **/
void ESP8266::delay(uint16_t ms) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	807b      	strh	r3, [r7, #2]
	setTimeout(ms);
 8001b2c:	887b      	ldrh	r3, [r7, #2]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff fecf 	bl	80018d4 <_ZN7ESP826610setTimeoutEt>
	while(!isTimeout());
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff ff03 	bl	8001942 <_ZN7ESP82669isTimeoutEv>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f083 0301 	eor.w	r3, r3, #1
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d000      	beq.n	8001b4a <_ZN7ESP82665delayEt+0x2a>
 8001b48:	e7f5      	b.n	8001b36 <_ZN7ESP82665delayEt+0x16>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <_ZN7ESP826611isRespondedEPKc>:

/**
 * @brief  ESP8266
 * @retval 
 **/
bool ESP8266::isResponded(const char* response){
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b086      	sub	sp, #24
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	6039      	str	r1, [r7, #0]
	int responseLen = strlen(response);
 8001b5c:	6838      	ldr	r0, [r7, #0]
 8001b5e:	f7fe fb37 	bl	80001d0 <strlen>
 8001b62:	4603      	mov	r3, r0
 8001b64:	60fb      	str	r3, [r7, #12]
	int rxBufferLen = strlen(RxBuffer);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fb2f 	bl	80001d0 <strlen>
 8001b72:	4603      	mov	r3, r0
 8001b74:	60bb      	str	r3, [r7, #8]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	da1f      	bge.n	8001bc6 <_ZN7ESP826611isRespondedEPKc+0x74>
		if(RxBuffer[i] == response[j])	{
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8001b90:	781a      	ldrb	r2, [r3, #0]
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	6839      	ldr	r1, [r7, #0]
 8001b96:	440b      	add	r3, r1
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d10d      	bne.n	8001bba <_ZN7ESP826611isRespondedEPKc+0x68>
			if(++j == responseLen) { // 
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	bf0c      	ite	eq
 8001bac:	2301      	moveq	r3, #1
 8001bae:	2300      	movne	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <_ZN7ESP826611isRespondedEPKc+0x6c>
				return true;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e006      	b.n	8001bc8 <_ZN7ESP826611isRespondedEPKc+0x76>
			}
		}
		else {
			j = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	e7db      	b.n	8001b7e <_ZN7ESP826611isRespondedEPKc+0x2c>
		}
	}
	return false; //
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <_ZN7ESP82664initEv>:

/**
 * @brief  ESP8266 
 * @retval 
 **/
result ESP8266::init(){
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b0a6      	sub	sp, #152	; 0x98
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef*  huart = uart.huart; //ESP8266
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8001bde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	/* DMA */
	HAL_UART_Receive_DMA(huart, (uint8_t*)RxBuffer, RxBufferSize);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8001be8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bec:	4619      	mov	r1, r3
 8001bee:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001bf2:	f003 f98e 	bl	8004f12 <HAL_UART_Receive_DMA>
	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE); //
 8001bf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f042 0210 	orr.w	r2, r2, #16
 8001c08:	60da      	str	r2, [r3, #12]

	/*  */
	HAL_TIM_Base_Start(tim);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001c10:	4618      	mov	r0, r3
 8001c12:	f002 fbe1 	bl	80043d8 <HAL_TIM_Base_Start>
	HAL_TIM_OnePulse_Init(tim, TIM_OPMODE_SINGLE);                 // OnePulse 
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001c1c:	2108      	movs	r1, #8
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f002 fc42 	bl	80044a8 <HAL_TIM_OnePulse_Init>
	__HAL_TIM_SET_PRESCALER(tim, HAL_RCC_GetHCLKFreq()/3/1000-1);  // 56,000
 8001c24:	f002 fb54 	bl	80042d0 <HAL_RCC_GetHCLKFreq>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	4a27      	ldr	r2, [pc, #156]	; (8001cc8 <_ZN7ESP82664initEv+0xf8>)
 8001c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c30:	099a      	lsrs	r2, r3, #6
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	3a01      	subs	r2, #1
 8001c3c:	629a      	str	r2, [r3, #40]	; 0x28

	delay(100);
 8001c3e:	2164      	movs	r1, #100	; 0x64
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff ff6d 	bl	8001b20 <_ZN7ESP82665delayEt>
	
	
	
	char buf[128];
	quitTrans(); //
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7ff ff3c 	bl	8001ac4 <_ZN7ESP82669quitTransEv>
//	delay(5000);
//	sendCmd("AT+CWMODE=1" , "OK" , 4000); //STA
//	sendCmd("AT+RST"      , "OK" , 1000); //
//	delay(5000);
//	sendCmd("AT+CIPSTAMAC=\"18:fe:36:98:d3:1b\"", "OK", 100); // MAC 
	wifi.sendCmd("ATE0"        , "OK" , 100);  //
 8001c4c:	2364      	movs	r3, #100	; 0x64
 8001c4e:	4a1f      	ldr	r2, [pc, #124]	; (8001ccc <_ZN7ESP82664initEv+0xfc>)
 8001c50:	491f      	ldr	r1, [pc, #124]	; (8001cd0 <_ZN7ESP82664initEv+0x100>)
 8001c52:	4820      	ldr	r0, [pc, #128]	; (8001cd4 <_ZN7ESP82664initEv+0x104>)
 8001c54:	f7ff fef0 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>
	
	
	/* wifi */
	sprintf(buf,"AT+CWJAP=\"%s\",\"%s\"","dxxy16-402-1","dxxy16402");
 8001c58:	f107 000c 	add.w	r0, r7, #12
 8001c5c:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <_ZN7ESP82664initEv+0x108>)
 8001c5e:	4a1f      	ldr	r2, [pc, #124]	; (8001cdc <_ZN7ESP82664initEv+0x10c>)
 8001c60:	491f      	ldr	r1, [pc, #124]	; (8001ce0 <_ZN7ESP82664initEv+0x110>)
 8001c62:	f004 fbff 	bl	8006464 <siprintf>
	sendCmd(buf, "WIFI GOT IP", 15000); //AP
 8001c66:	f107 010c 	add.w	r1, r7, #12
 8001c6a:	f643 2398 	movw	r3, #15000	; 0x3a98
 8001c6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ce4 <_ZN7ESP82664initEv+0x114>)
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff fee1 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>
	send((char*)"", "OK"         , 2000); //AP
 8001c76:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c7a:	4a14      	ldr	r2, [pc, #80]	; (8001ccc <_ZN7ESP82664initEv+0xfc>)
 8001c7c:	491a      	ldr	r1, [pc, #104]	; (8001ce8 <_ZN7ESP82664initEv+0x118>)
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff fe9c 	bl	80019bc <_ZN7ESP82664sendEPcPKct>
	
	
	/*  */
	sendCmd("AT+CIPMODE=1", "OK", 200); //
 8001c84:	23c8      	movs	r3, #200	; 0xc8
 8001c86:	4a11      	ldr	r2, [pc, #68]	; (8001ccc <_ZN7ESP82664initEv+0xfc>)
 8001c88:	4918      	ldr	r1, [pc, #96]	; (8001cec <_ZN7ESP82664initEv+0x11c>)
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff fed4 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>

	/* PC */
	sprintf(buf,"AT+CIPSTART=\"%s\",\"%s\",%s", "TCP", "192.168.0.189", "9981");
 8001c90:	f107 000c 	add.w	r0, r7, #12
 8001c94:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <_ZN7ESP82664initEv+0x120>)
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <_ZN7ESP82664initEv+0x124>)
 8001c9a:	4a17      	ldr	r2, [pc, #92]	; (8001cf8 <_ZN7ESP82664initEv+0x128>)
 8001c9c:	4917      	ldr	r1, [pc, #92]	; (8001cfc <_ZN7ESP82664initEv+0x12c>)
 8001c9e:	f004 fbe1 	bl	8006464 <siprintf>
	sendCmd(buf, "OK", 15000);
 8001ca2:	f107 010c 	add.w	r1, r7, #12
 8001ca6:	f643 2398 	movw	r3, #15000	; 0x3a98
 8001caa:	4a08      	ldr	r2, [pc, #32]	; (8001ccc <_ZN7ESP82664initEv+0xfc>)
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff fec3 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>

	sendCmd("AT+CIPSEND"  , ">", 100); //
 8001cb2:	2364      	movs	r3, #100	; 0x64
 8001cb4:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <_ZN7ESP82664initEv+0x130>)
 8001cb6:	4913      	ldr	r1, [pc, #76]	; (8001d04 <_ZN7ESP82664initEv+0x134>)
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff febd 	bl	8001a38 <_ZN7ESP82667sendCmdEPKcS1_t>
//	for(;;) {
//		sendNoAck((uint8_t*)"hello world \r\n");
//		delay(1000);
//	}
	
	return Success;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3790      	adds	r7, #144	; 0x90
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	057619f1 	.word	0x057619f1
 8001ccc:	080077f4 	.word	0x080077f4
 8001cd0:	08007808 	.word	0x08007808
 8001cd4:	20001094 	.word	0x20001094
 8001cd8:	08007810 	.word	0x08007810
 8001cdc:	0800781c 	.word	0x0800781c
 8001ce0:	0800782c 	.word	0x0800782c
 8001ce4:	08007840 	.word	0x08007840
 8001ce8:	0800784c 	.word	0x0800784c
 8001cec:	08007850 	.word	0x08007850
 8001cf0:	08007890 	.word	0x08007890
 8001cf4:	08007860 	.word	0x08007860
 8001cf8:	08007870 	.word	0x08007870
 8001cfc:	08007874 	.word	0x08007874
 8001d00:	08007898 	.word	0x08007898
 8001d04:	0800789c 	.word	0x0800789c

08001d08 <_Z41__static_initialization_and_destruction_0ii>:
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d10e      	bne.n	8001d36 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d109      	bne.n	8001d36 <_Z41__static_initialization_and_destruction_0ii+0x2e>
CPP_UART test_uart = CPP_UART(&huart3);
 8001d22:	4907      	ldr	r1, [pc, #28]	; (8001d40 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001d24:	4807      	ldr	r0, [pc, #28]	; (8001d44 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001d26:	f7ff fcad 	bl	8001684 <_ZN8CPP_UARTC1EP20__UART_HandleTypeDef>
ESP8266 wifi = ESP8266(&huart6, &hdma_usart6_rx, &htim6);
 8001d2a:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001d2e:	4908      	ldr	r1, [pc, #32]	; (8001d50 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8001d30:	4808      	ldr	r0, [pc, #32]	; (8001d54 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8001d32:	f7ff fd0b 	bl	800174c <_ZN7ESP8266C1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDefP17TIM_HandleTypeDef>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200007a4 	.word	0x200007a4
 8001d44:	20000890 	.word	0x20000890
 8001d48:	20000718 	.word	0x20000718
 8001d4c:	2000082c 	.word	0x2000082c
 8001d50:	200007e8 	.word	0x200007e8
 8001d54:	20001094 	.word	0x20001094

08001d58 <_GLOBAL__sub_I_test_uart>:
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001d60:	2001      	movs	r0, #1
 8001d62:	f7ff ffd1 	bl	8001d08 <_Z41__static_initialization_and_destruction_0ii>
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_Init+0x40>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0d      	ldr	r2, [pc, #52]	; (8001da8 <HAL_Init+0x40>)
 8001d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <HAL_Init+0x40>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HAL_Init+0x40>)
 8001d7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <HAL_Init+0x40>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a07      	ldr	r2, [pc, #28]	; (8001da8 <HAL_Init+0x40>)
 8001d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d90:	2003      	movs	r0, #3
 8001d92:	f000 fdbb 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d96:	200f      	movs	r0, #15
 8001d98:	f000 f808 	bl	8001dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d9c:	f7fe fea4 	bl	8000ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023c00 	.word	0x40023c00

08001dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_InitTick+0x54>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <HAL_InitTick+0x58>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 fdd3 	bl	8002976 <HAL_SYSTICK_Config>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00e      	b.n	8001df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b0f      	cmp	r3, #15
 8001dde:	d80a      	bhi.n	8001df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de0:	2200      	movs	r2, #0
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	f04f 30ff 	mov.w	r0, #4294967295
 8001de8:	f000 fd9b 	bl	8002922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dec:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <HAL_InitTick+0x5c>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	e000      	b.n	8001df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000008 	.word	0x20000008
 8001e08:	20000004 	.word	0x20000004

08001e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <HAL_IncTick+0x20>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_IncTick+0x24>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <HAL_IncTick+0x24>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000008 	.word	0x20000008
 8001e30:	200028a4 	.word	0x200028a4

08001e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return uwTick;
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <HAL_GetTick+0x14>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	200028a4 	.word	0x200028a4

08001e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e54:	f7ff ffee 	bl	8001e34 <HAL_GetTick>
 8001e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e64:	d005      	beq.n	8001e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_Delay+0x44>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4413      	add	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e72:	bf00      	nop
 8001e74:	f7ff ffde 	bl	8001e34 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d8f7      	bhi.n	8001e74 <HAL_Delay+0x28>
  {
  }
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000008 	.word	0x20000008

08001e94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e033      	b.n	8001f12 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d109      	bne.n	8001ec6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7fe fbb8 	bl	8000628 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f003 0310 	and.w	r3, r3, #16
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d118      	bne.n	8001f04 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eda:	f023 0302 	bic.w	r3, r3, #2
 8001ede:	f043 0202 	orr.w	r2, r3, #2
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 fac2 	bl	8002470 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	f023 0303 	bic.w	r3, r3, #3
 8001efa:	f043 0201 	orr.w	r2, r3, #1
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	641a      	str	r2, [r3, #64]	; 0x40
 8001f02:	e001      	b.n	8001f08 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_Start_DMA+0x1e>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e0e9      	b.n	800210e <HAL_ADC_Start_DMA+0x1f2>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d018      	beq.n	8001f82 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f042 0201 	orr.w	r2, r2, #1
 8001f5e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f60:	4b6d      	ldr	r3, [pc, #436]	; (8002118 <HAL_ADC_Start_DMA+0x1fc>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a6d      	ldr	r2, [pc, #436]	; (800211c <HAL_ADC_Start_DMA+0x200>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	0c9a      	lsrs	r2, r3, #18
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4413      	add	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f74:	e002      	b.n	8001f7c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f9      	bne.n	8001f76 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f90:	d107      	bne.n	8001fa2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fa0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	f040 80a1 	bne.w	80020f4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fba:	f023 0301 	bic.w	r3, r3, #1
 8001fbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d007      	beq.n	8001fe4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fdc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ff0:	d106      	bne.n	8002000 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	f023 0206 	bic.w	r2, r3, #6
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	645a      	str	r2, [r3, #68]	; 0x44
 8001ffe:	e002      	b.n	8002006 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800200e:	4b44      	ldr	r3, [pc, #272]	; (8002120 <HAL_ADC_Start_DMA+0x204>)
 8002010:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002016:	4a43      	ldr	r2, [pc, #268]	; (8002124 <HAL_ADC_Start_DMA+0x208>)
 8002018:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800201e:	4a42      	ldr	r2, [pc, #264]	; (8002128 <HAL_ADC_Start_DMA+0x20c>)
 8002020:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002026:	4a41      	ldr	r2, [pc, #260]	; (800212c <HAL_ADC_Start_DMA+0x210>)
 8002028:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002032:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002042:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689a      	ldr	r2, [r3, #8]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002052:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	334c      	adds	r3, #76	; 0x4c
 800205e:	4619      	mov	r1, r3
 8002060:	68ba      	ldr	r2, [r7, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f000 ffe0 	bl	8003028 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	2b00      	cmp	r3, #0
 8002072:	d12a      	bne.n	80020ca <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a2d      	ldr	r2, [pc, #180]	; (8002130 <HAL_ADC_Start_DMA+0x214>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d015      	beq.n	80020aa <HAL_ADC_Start_DMA+0x18e>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a2c      	ldr	r2, [pc, #176]	; (8002134 <HAL_ADC_Start_DMA+0x218>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d105      	bne.n	8002094 <HAL_ADC_Start_DMA+0x178>
 8002088:	4b25      	ldr	r3, [pc, #148]	; (8002120 <HAL_ADC_Start_DMA+0x204>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00a      	beq.n	80020aa <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a27      	ldr	r2, [pc, #156]	; (8002138 <HAL_ADC_Start_DMA+0x21c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d136      	bne.n	800210c <HAL_ADC_Start_DMA+0x1f0>
 800209e:	4b20      	ldr	r3, [pc, #128]	; (8002120 <HAL_ADC_Start_DMA+0x204>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0310 	and.w	r3, r3, #16
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d130      	bne.n	800210c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d129      	bne.n	800210c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	e020      	b.n	800210c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a18      	ldr	r2, [pc, #96]	; (8002130 <HAL_ADC_Start_DMA+0x214>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d11b      	bne.n	800210c <HAL_ADC_Start_DMA+0x1f0>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d114      	bne.n	800210c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	e00b      	b.n	800210c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f8:	f043 0210 	orr.w	r2, r3, #16
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002104:	f043 0201 	orr.w	r2, r3, #1
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000000 	.word	0x20000000
 800211c:	431bde83 	.word	0x431bde83
 8002120:	40012300 	.word	0x40012300
 8002124:	08002669 	.word	0x08002669
 8002128:	08002723 	.word	0x08002723
 800212c:	0800273f 	.word	0x0800273f
 8002130:	40012000 	.word	0x40012000
 8002134:	40012100 	.word	0x40012100
 8002138:	40012200 	.word	0x40012200

0800213c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800214e:	2b01      	cmp	r3, #1
 8002150:	d101      	bne.n	8002156 <HAL_ADC_Stop_DMA+0x1a>
 8002152:	2302      	movs	r3, #2
 8002154:	e048      	b.n	80021e8 <HAL_ADC_Stop_DMA+0xac>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 0201 	bic.w	r2, r2, #1
 800216c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d130      	bne.n	80021de <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800218a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002190:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d10f      	bne.n	80021ba <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 ff9a 	bl	80030d8 <HAL_DMA_Abort>
 80021a4:	4603      	mov	r3, r0
 80021a6:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d005      	beq.n	80021ba <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80021c8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021d2:	f023 0301 	bic.w	r3, r3, #1
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
 8002242:	d101      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x1c>
 8002244:	2302      	movs	r3, #2
 8002246:	e105      	b.n	8002454 <HAL_ADC_ConfigChannel+0x228>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b09      	cmp	r3, #9
 8002256:	d925      	bls.n	80022a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68d9      	ldr	r1, [r3, #12]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	461a      	mov	r2, r3
 8002266:	4613      	mov	r3, r2
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	4413      	add	r3, r2
 800226c:	3b1e      	subs	r3, #30
 800226e:	2207      	movs	r2, #7
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43da      	mvns	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	400a      	ands	r2, r1
 800227c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68d9      	ldr	r1, [r3, #12]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	b29b      	uxth	r3, r3
 800228e:	4618      	mov	r0, r3
 8002290:	4603      	mov	r3, r0
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	4403      	add	r3, r0
 8002296:	3b1e      	subs	r3, #30
 8002298:	409a      	lsls	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	e022      	b.n	80022ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6919      	ldr	r1, [r3, #16]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	461a      	mov	r2, r3
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	2207      	movs	r2, #7
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43da      	mvns	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	400a      	ands	r2, r1
 80022c6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6919      	ldr	r1, [r3, #16]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	4618      	mov	r0, r3
 80022da:	4603      	mov	r3, r0
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	4403      	add	r3, r0
 80022e0:	409a      	lsls	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b06      	cmp	r3, #6
 80022f0:	d824      	bhi.n	800233c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	3b05      	subs	r3, #5
 8002304:	221f      	movs	r2, #31
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43da      	mvns	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	400a      	ands	r2, r1
 8002312:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	4618      	mov	r0, r3
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3b05      	subs	r3, #5
 800232e:	fa00 f203 	lsl.w	r2, r0, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	635a      	str	r2, [r3, #52]	; 0x34
 800233a:	e04c      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2b0c      	cmp	r3, #12
 8002342:	d824      	bhi.n	800238e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	3b23      	subs	r3, #35	; 0x23
 8002356:	221f      	movs	r2, #31
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	43da      	mvns	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	400a      	ands	r2, r1
 8002364:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	4618      	mov	r0, r3
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	3b23      	subs	r3, #35	; 0x23
 8002380:	fa00 f203 	lsl.w	r2, r0, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
 800238c:	e023      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	3b41      	subs	r3, #65	; 0x41
 80023a0:	221f      	movs	r2, #31
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	400a      	ands	r2, r1
 80023ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	3b41      	subs	r3, #65	; 0x41
 80023ca:	fa00 f203 	lsl.w	r2, r0, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023d6:	4b22      	ldr	r3, [pc, #136]	; (8002460 <HAL_ADC_ConfigChannel+0x234>)
 80023d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a21      	ldr	r2, [pc, #132]	; (8002464 <HAL_ADC_ConfigChannel+0x238>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d109      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x1cc>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b12      	cmp	r3, #18
 80023ea:	d105      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a19      	ldr	r2, [pc, #100]	; (8002464 <HAL_ADC_ConfigChannel+0x238>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d123      	bne.n	800244a <HAL_ADC_ConfigChannel+0x21e>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b10      	cmp	r3, #16
 8002408:	d003      	beq.n	8002412 <HAL_ADC_ConfigChannel+0x1e6>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2b11      	cmp	r3, #17
 8002410:	d11b      	bne.n	800244a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b10      	cmp	r3, #16
 8002424:	d111      	bne.n	800244a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <HAL_ADC_ConfigChannel+0x23c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <HAL_ADC_ConfigChannel+0x240>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	0c9a      	lsrs	r2, r3, #18
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800243c:	e002      	b.n	8002444 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	3b01      	subs	r3, #1
 8002442:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f9      	bne.n	800243e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	40012300 	.word	0x40012300
 8002464:	40012000 	.word	0x40012000
 8002468:	20000000 	.word	0x20000000
 800246c:	431bde83 	.word	0x431bde83

08002470 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002478:	4b79      	ldr	r3, [pc, #484]	; (8002660 <ADC_Init+0x1f0>)
 800247a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	431a      	orrs	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6859      	ldr	r1, [r3, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	021a      	lsls	r2, r3, #8
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6859      	ldr	r1, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6899      	ldr	r1, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002502:	4a58      	ldr	r2, [pc, #352]	; (8002664 <ADC_Init+0x1f4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d022      	beq.n	800254e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002516:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6899      	ldr	r1, [r3, #8]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002538:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6899      	ldr	r1, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	e00f      	b.n	800256e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800255c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800256c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 0202 	bic.w	r2, r2, #2
 800257c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6899      	ldr	r1, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7e1b      	ldrb	r3, [r3, #24]
 8002588:	005a      	lsls	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d01b      	beq.n	80025d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80025ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6859      	ldr	r1, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c6:	3b01      	subs	r3, #1
 80025c8:	035a      	lsls	r2, r3, #13
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	e007      	b.n	80025e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	3b01      	subs	r3, #1
 8002600:	051a      	lsls	r2, r3, #20
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6899      	ldr	r1, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002626:	025a      	lsls	r2, r3, #9
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800263e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6899      	ldr	r1, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	029a      	lsls	r2, r3, #10
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	609a      	str	r2, [r3, #8]
}
 8002654:	bf00      	nop
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	40012300 	.word	0x40012300
 8002664:	0f000001 	.word	0x0f000001

08002668 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002674:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800267e:	2b00      	cmp	r3, #0
 8002680:	d13c      	bne.n	80026fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d12b      	bne.n	80026f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d127      	bne.n	80026f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d006      	beq.n	80026c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d119      	bne.n	80026f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0220 	bic.w	r2, r2, #32
 80026ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d105      	bne.n	80026f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	f043 0201 	orr.w	r2, r3, #1
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7ff fd7b 	bl	80021f0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80026fa:	e00e      	b.n	800271a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f7ff fd85 	bl	8002218 <HAL_ADC_ErrorCallback>
}
 800270e:	e004      	b.n	800271a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	4798      	blx	r3
}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b084      	sub	sp, #16
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fd67 	bl	8002204 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	; 0x40
 8002750:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	f043 0204 	orr.w	r2, r3, #4
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f7ff fd5a 	bl	8002218 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002764:	bf00      	nop
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b04      	ldr	r3, [pc, #16]	; (80027cc <__NVIC_GetPriorityGrouping+0x18>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	f003 0307 	and.w	r3, r3, #7
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	db0b      	blt.n	80027fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	4907      	ldr	r1, [pc, #28]	; (8002808 <__NVIC_EnableIRQ+0x38>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2001      	movs	r0, #1
 80027f2:	fa00 f202 	lsl.w	r2, r0, r2
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000e100 	.word	0xe000e100

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	; (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	; (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	; 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	; 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	; (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff29 	bl	800276c <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff3e 	bl	80027b4 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff31 	bl	80027d0 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e014      	b.n	80029ca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	791b      	ldrb	r3, [r3, #4]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7fd fedb 	bl	800076c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2202      	movs	r2, #2
 80029ba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	795b      	ldrb	r3, [r3, #5]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d101      	bne.n	80029f6 <HAL_DAC_Start_DMA+0x22>
 80029f2:	2302      	movs	r3, #2
 80029f4:	e0ab      	b.n	8002b4e <HAL_DAC_Start_DMA+0x17a>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2201      	movs	r2, #1
 80029fa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2202      	movs	r2, #2
 8002a00:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d12f      	bne.n	8002a68 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	4a52      	ldr	r2, [pc, #328]	; (8002b58 <HAL_DAC_Start_DMA+0x184>)
 8002a0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	4a51      	ldr	r2, [pc, #324]	; (8002b5c <HAL_DAC_Start_DMA+0x188>)
 8002a16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4a50      	ldr	r2, [pc, #320]	; (8002b60 <HAL_DAC_Start_DMA+0x18c>)
 8002a1e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002a2e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d013      	beq.n	8002a5e <HAL_DAC_Start_DMA+0x8a>
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d845      	bhi.n	8002ac8 <HAL_DAC_Start_DMA+0xf4>
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <HAL_DAC_Start_DMA+0x76>
 8002a42:	6a3b      	ldr	r3, [r7, #32]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d005      	beq.n	8002a54 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002a48:	e03e      	b.n	8002ac8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	3308      	adds	r3, #8
 8002a50:	613b      	str	r3, [r7, #16]
        break;
 8002a52:	e03c      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	330c      	adds	r3, #12
 8002a5a:	613b      	str	r3, [r7, #16]
        break;
 8002a5c:	e037      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3310      	adds	r3, #16
 8002a64:	613b      	str	r3, [r7, #16]
        break;
 8002a66:	e032      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a3d      	ldr	r2, [pc, #244]	; (8002b64 <HAL_DAC_Start_DMA+0x190>)
 8002a6e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	4a3c      	ldr	r2, [pc, #240]	; (8002b68 <HAL_DAC_Start_DMA+0x194>)
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4a3b      	ldr	r2, [pc, #236]	; (8002b6c <HAL_DAC_Start_DMA+0x198>)
 8002a7e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a8e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d013      	beq.n	8002abe <HAL_DAC_Start_DMA+0xea>
 8002a96:	6a3b      	ldr	r3, [r7, #32]
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d817      	bhi.n	8002acc <HAL_DAC_Start_DMA+0xf8>
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_DAC_Start_DMA+0xd6>
 8002aa2:	6a3b      	ldr	r3, [r7, #32]
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d005      	beq.n	8002ab4 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002aa8:	e010      	b.n	8002acc <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	3314      	adds	r3, #20
 8002ab0:	613b      	str	r3, [r7, #16]
        break;
 8002ab2:	e00c      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	3318      	adds	r3, #24
 8002aba:	613b      	str	r3, [r7, #16]
        break;
 8002abc:	e007      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	331c      	adds	r3, #28
 8002ac4:	613b      	str	r3, [r7, #16]
        break;
 8002ac6:	e002      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        break;
 8002ac8:	bf00      	nop
 8002aca:	e000      	b.n	8002ace <HAL_DAC_Start_DMA+0xfa>
        break;
 8002acc:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d111      	bne.n	8002af8 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ae2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6898      	ldr	r0, [r3, #8]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	f000 fa9b 	bl	8003028 <HAL_DMA_Start_IT>
 8002af2:	4603      	mov	r3, r0
 8002af4:	75fb      	strb	r3, [r7, #23]
 8002af6:	e010      	b.n	8002b1a <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002b06:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	68d8      	ldr	r0, [r3, #12]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	f000 fa89 	bl	8003028 <HAL_DMA_Start_IT>
 8002b16:	4603      	mov	r3, r0
 8002b18:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002b20:	7dfb      	ldrb	r3, [r7, #23]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10c      	bne.n	8002b40 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6819      	ldr	r1, [r3, #0]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2201      	movs	r2, #1
 8002b34:	409a      	lsls	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e005      	b.n	8002b4c <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	f043 0204 	orr.w	r2, r3, #4
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002b4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3718      	adds	r7, #24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	08002da3 	.word	0x08002da3
 8002b5c:	08002dc5 	.word	0x08002dc5
 8002b60:	08002de1 	.word	0x08002de1
 8002b64:	08002e5f 	.word	0x08002e5f
 8002b68:	08002e81 	.word	0x08002e81
 8002b6c:	08002e9d 	.word	0x08002e9d

08002b70 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6819      	ldr	r1, [r3, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	f003 0310 	and.w	r3, r3, #16
 8002b86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43da      	mvns	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	400a      	ands	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6819      	ldr	r1, [r3, #0]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43da      	mvns	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10d      	bne.n	8002bd6 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 fa8a 	bl	80030d8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	e00c      	b.n	8002bf0 <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 fa7c 	bl	80030d8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002bee:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c16:	d120      	bne.n	8002c5a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c26:	d118      	bne.n	8002c5a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f043 0201 	orr.w	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c52:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f84b 	bl	8002cf0 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c68:	d120      	bne.n	8002cac <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c78:	d118      	bne.n	8002cac <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	f043 0202 	orr.w	r2, r3, #2
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002c94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002ca4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f8cf 	bl	8002e4a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8002cac:	bf00      	nop
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b087      	sub	sp, #28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	795b      	ldrb	r3, [r3, #5]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_DAC_ConfigChannel+0x18>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e03c      	b.n	8002d96 <HAL_DAC_ConfigChannel+0x92>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2202      	movs	r2, #2
 8002d26:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f003 0310 	and.w	r3, r3, #16
 8002d36:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	4013      	ands	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6819      	ldr	r1, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	22c0      	movs	r2, #192	; 0xc0
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	43da      	mvns	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	400a      	ands	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dae:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff ff7f 	bl	8002cb4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	711a      	strb	r2, [r3, #4]
}
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f7ff ff78 	bl	8002cc8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002dd8:	bf00      	nop
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	f043 0204 	orr.w	r2, r3, #4
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff ff6e 	bl	8002cdc <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2201      	movs	r2, #1
 8002e04:	711a      	strb	r2, [r3, #4]
}
 8002e06:	bf00      	nop
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f7ff ffce 	bl	8002e0e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2201      	movs	r2, #1
 8002e76:	711a      	strb	r2, [r3, #4]
}
 8002e78:	bf00      	nop
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff ffc7 	bl	8002e22 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e94:	bf00      	nop
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f043 0204 	orr.w	r2, r3, #4
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f7ff ffbd 	bl	8002e36 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	711a      	strb	r2, [r3, #4]
}
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ed8:	f7fe ffac 	bl	8001e34 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e099      	b.n	800301c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f08:	e00f      	b.n	8002f2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f0a:	f7fe ff93 	bl	8001e34 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b05      	cmp	r3, #5
 8002f16:	d908      	bls.n	8002f2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2203      	movs	r2, #3
 8002f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e078      	b.n	800301c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1e8      	bne.n	8002f0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	4b38      	ldr	r3, [pc, #224]	; (8003024 <HAL_DMA_Init+0x158>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d107      	bne.n	8002f94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f023 0307 	bic.w	r3, r3, #7
 8002faa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d117      	bne.n	8002fee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00e      	beq.n	8002fee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fb01 	bl	80035d8 <DMA_CheckFifoParam>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d008      	beq.n	8002fee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2240      	movs	r2, #64	; 0x40
 8002fe0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002fea:	2301      	movs	r3, #1
 8002fec:	e016      	b.n	800301c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fab8 	bl	800356c <DMA_CalcBaseAndBitshift>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003004:	223f      	movs	r2, #63	; 0x3f
 8003006:	409a      	lsls	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3718      	adds	r7, #24
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	f010803f 	.word	0xf010803f

08003028 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
 8003034:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800303e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_DMA_Start_IT+0x26>
 800304a:	2302      	movs	r3, #2
 800304c:	e040      	b.n	80030d0 <HAL_DMA_Start_IT+0xa8>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b01      	cmp	r3, #1
 8003060:	d12f      	bne.n	80030c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2202      	movs	r2, #2
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	68b9      	ldr	r1, [r7, #8]
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 fa4a 	bl	8003510 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003080:	223f      	movs	r2, #63	; 0x3f
 8003082:	409a      	lsls	r2, r3
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f042 0216 	orr.w	r2, r2, #22
 8003096:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0208 	orr.w	r2, r2, #8
 80030ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	e005      	b.n	80030ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030ca:	2302      	movs	r3, #2
 80030cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030e6:	f7fe fea5 	bl	8001e34 <HAL_GetTick>
 80030ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d008      	beq.n	800310a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2280      	movs	r2, #128	; 0x80
 80030fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e052      	b.n	80031b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0216 	bic.w	r2, r2, #22
 8003118:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695a      	ldr	r2, [r3, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003128:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d103      	bne.n	800313a <HAL_DMA_Abort+0x62>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003136:	2b00      	cmp	r3, #0
 8003138:	d007      	beq.n	800314a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0208 	bic.w	r2, r2, #8
 8003148:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800315a:	e013      	b.n	8003184 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800315c:	f7fe fe6a 	bl	8001e34 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b05      	cmp	r3, #5
 8003168:	d90c      	bls.n	8003184 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2203      	movs	r2, #3
 8003174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e015      	b.n	80031b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1e4      	bne.n	800315c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003196:	223f      	movs	r2, #63	; 0x3f
 8003198:	409a      	lsls	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d004      	beq.n	80031d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2280      	movs	r2, #128	; 0x80
 80031d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00c      	b.n	80031f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2205      	movs	r2, #5
 80031da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0201 	bic.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003208:	4b8e      	ldr	r3, [pc, #568]	; (8003444 <HAL_DMA_IRQHandler+0x248>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a8e      	ldr	r2, [pc, #568]	; (8003448 <HAL_DMA_IRQHandler+0x24c>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	0a9b      	lsrs	r3, r3, #10
 8003214:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003226:	2208      	movs	r2, #8
 8003228:	409a      	lsls	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4013      	ands	r3, r2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d01a      	beq.n	8003268 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0204 	bic.w	r2, r2, #4
 800324e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003254:	2208      	movs	r2, #8
 8003256:	409a      	lsls	r2, r3
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326c:	2201      	movs	r2, #1
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4013      	ands	r3, r2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d012      	beq.n	800329e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00b      	beq.n	800329e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800328a:	2201      	movs	r2, #1
 800328c:	409a      	lsls	r2, r3
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003296:	f043 0202 	orr.w	r2, r3, #2
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	2204      	movs	r2, #4
 80032a4:	409a      	lsls	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d012      	beq.n	80032d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00b      	beq.n	80032d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c0:	2204      	movs	r2, #4
 80032c2:	409a      	lsls	r2, r3
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032cc:	f043 0204 	orr.w	r2, r3, #4
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d8:	2210      	movs	r2, #16
 80032da:	409a      	lsls	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4013      	ands	r3, r2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d043      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d03c      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f6:	2210      	movs	r2, #16
 80032f8:	409a      	lsls	r2, r3
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d018      	beq.n	800333e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d108      	bne.n	800332c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d024      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	4798      	blx	r3
 800332a:	e01f      	b.n	800336c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	2b00      	cmp	r3, #0
 8003332:	d01b      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
 800333c:	e016      	b.n	800336c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d107      	bne.n	800335c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0208 	bic.w	r2, r2, #8
 800335a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003370:	2220      	movs	r2, #32
 8003372:	409a      	lsls	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 808f 	beq.w	800349c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 8087 	beq.w	800349c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003392:	2220      	movs	r2, #32
 8003394:	409a      	lsls	r2, r3
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	d136      	bne.n	8003414 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0216 	bic.w	r2, r2, #22
 80033b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d103      	bne.n	80033d6 <HAL_DMA_IRQHandler+0x1da>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0208 	bic.w	r2, r2, #8
 80033e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ea:	223f      	movs	r2, #63	; 0x3f
 80033ec:	409a      	lsls	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003406:	2b00      	cmp	r3, #0
 8003408:	d07e      	beq.n	8003508 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
        }
        return;
 8003412:	e079      	b.n	8003508 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d01d      	beq.n	800345e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10d      	bne.n	800344c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	2b00      	cmp	r3, #0
 8003436:	d031      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	4798      	blx	r3
 8003440:	e02c      	b.n	800349c <HAL_DMA_IRQHandler+0x2a0>
 8003442:	bf00      	nop
 8003444:	20000000 	.word	0x20000000
 8003448:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003450:	2b00      	cmp	r3, #0
 8003452:	d023      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	4798      	blx	r3
 800345c:	e01e      	b.n	800349c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10f      	bne.n	800348c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0210 	bic.w	r2, r2, #16
 800347a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d032      	beq.n	800350a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d022      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2205      	movs	r2, #5
 80034b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	3301      	adds	r3, #1
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d307      	bcc.n	80034e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f2      	bne.n	80034c8 <HAL_DMA_IRQHandler+0x2cc>
 80034e2:	e000      	b.n	80034e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80034e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	4798      	blx	r3
 8003506:	e000      	b.n	800350a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003508:	bf00      	nop
    }
  }
}
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800352c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b40      	cmp	r3, #64	; 0x40
 800353c:	d108      	bne.n	8003550 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800354e:	e007      	b.n	8003560 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	60da      	str	r2, [r3, #12]
}
 8003560:	bf00      	nop
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	3b10      	subs	r3, #16
 800357c:	4a14      	ldr	r2, [pc, #80]	; (80035d0 <DMA_CalcBaseAndBitshift+0x64>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	091b      	lsrs	r3, r3, #4
 8003584:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003586:	4a13      	ldr	r2, [pc, #76]	; (80035d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	461a      	mov	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b03      	cmp	r3, #3
 8003598:	d909      	bls.n	80035ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035a2:	f023 0303 	bic.w	r3, r3, #3
 80035a6:	1d1a      	adds	r2, r3, #4
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	659a      	str	r2, [r3, #88]	; 0x58
 80035ac:	e007      	b.n	80035be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035b6:	f023 0303 	bic.w	r3, r3, #3
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	aaaaaaab 	.word	0xaaaaaaab
 80035d4:	080078c0 	.word	0x080078c0

080035d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d11f      	bne.n	8003632 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b03      	cmp	r3, #3
 80035f6:	d856      	bhi.n	80036a6 <DMA_CheckFifoParam+0xce>
 80035f8:	a201      	add	r2, pc, #4	; (adr r2, 8003600 <DMA_CheckFifoParam+0x28>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	08003611 	.word	0x08003611
 8003604:	08003623 	.word	0x08003623
 8003608:	08003611 	.word	0x08003611
 800360c:	080036a7 	.word	0x080036a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d046      	beq.n	80036aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003620:	e043      	b.n	80036aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800362a:	d140      	bne.n	80036ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003630:	e03d      	b.n	80036ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800363a:	d121      	bne.n	8003680 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d837      	bhi.n	80036b2 <DMA_CheckFifoParam+0xda>
 8003642:	a201      	add	r2, pc, #4	; (adr r2, 8003648 <DMA_CheckFifoParam+0x70>)
 8003644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003648:	08003659 	.word	0x08003659
 800364c:	0800365f 	.word	0x0800365f
 8003650:	08003659 	.word	0x08003659
 8003654:	08003671 	.word	0x08003671
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
      break;
 800365c:	e030      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d025      	beq.n	80036b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800366e:	e022      	b.n	80036b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003674:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003678:	d11f      	bne.n	80036ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800367e:	e01c      	b.n	80036ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d903      	bls.n	800368e <DMA_CheckFifoParam+0xb6>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2b03      	cmp	r3, #3
 800368a:	d003      	beq.n	8003694 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800368c:	e018      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
      break;
 8003692:	e015      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003698:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00e      	beq.n	80036be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
      break;
 80036a4:	e00b      	b.n	80036be <DMA_CheckFifoParam+0xe6>
      break;
 80036a6:	bf00      	nop
 80036a8:	e00a      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e008      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036ae:	bf00      	nop
 80036b0:	e006      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
 80036b4:	e004      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036b6:	bf00      	nop
 80036b8:	e002      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ba:	bf00      	nop
 80036bc:	e000      	b.n	80036c0 <DMA_CheckFifoParam+0xe8>
      break;
 80036be:	bf00      	nop
    }
  } 
  
  return status; 
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop

080036d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b089      	sub	sp, #36	; 0x24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	e16b      	b.n	80039c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036ec:	2201      	movs	r2, #1
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4013      	ands	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	429a      	cmp	r2, r3
 8003706:	f040 815a 	bne.w	80039be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 0303 	and.w	r3, r3, #3
 8003712:	2b01      	cmp	r3, #1
 8003714:	d005      	beq.n	8003722 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800371e:	2b02      	cmp	r3, #2
 8003720:	d130      	bne.n	8003784 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	2203      	movs	r2, #3
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003758:	2201      	movs	r2, #1
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 0201 	and.w	r2, r3, #1
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f003 0303 	and.w	r3, r3, #3
 800378c:	2b03      	cmp	r3, #3
 800378e:	d017      	beq.n	80037c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	2203      	movs	r2, #3
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4013      	ands	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d123      	bne.n	8003814 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	08da      	lsrs	r2, r3, #3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3208      	adds	r2, #8
 80037d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	220f      	movs	r2, #15
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4313      	orrs	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	08da      	lsrs	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3208      	adds	r2, #8
 800380e:	69b9      	ldr	r1, [r7, #24]
 8003810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	2203      	movs	r2, #3
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f003 0203 	and.w	r2, r3, #3
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 80b4 	beq.w	80039be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003856:	2300      	movs	r3, #0
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	4b60      	ldr	r3, [pc, #384]	; (80039dc <HAL_GPIO_Init+0x30c>)
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	4a5f      	ldr	r2, [pc, #380]	; (80039dc <HAL_GPIO_Init+0x30c>)
 8003860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003864:	6453      	str	r3, [r2, #68]	; 0x44
 8003866:	4b5d      	ldr	r3, [pc, #372]	; (80039dc <HAL_GPIO_Init+0x30c>)
 8003868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003872:	4a5b      	ldr	r2, [pc, #364]	; (80039e0 <HAL_GPIO_Init+0x310>)
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3302      	adds	r3, #2
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	220f      	movs	r2, #15
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a52      	ldr	r2, [pc, #328]	; (80039e4 <HAL_GPIO_Init+0x314>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d02b      	beq.n	80038f6 <HAL_GPIO_Init+0x226>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a51      	ldr	r2, [pc, #324]	; (80039e8 <HAL_GPIO_Init+0x318>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d025      	beq.n	80038f2 <HAL_GPIO_Init+0x222>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a50      	ldr	r2, [pc, #320]	; (80039ec <HAL_GPIO_Init+0x31c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d01f      	beq.n	80038ee <HAL_GPIO_Init+0x21e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a4f      	ldr	r2, [pc, #316]	; (80039f0 <HAL_GPIO_Init+0x320>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d019      	beq.n	80038ea <HAL_GPIO_Init+0x21a>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a4e      	ldr	r2, [pc, #312]	; (80039f4 <HAL_GPIO_Init+0x324>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d013      	beq.n	80038e6 <HAL_GPIO_Init+0x216>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4d      	ldr	r2, [pc, #308]	; (80039f8 <HAL_GPIO_Init+0x328>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d00d      	beq.n	80038e2 <HAL_GPIO_Init+0x212>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4c      	ldr	r2, [pc, #304]	; (80039fc <HAL_GPIO_Init+0x32c>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d007      	beq.n	80038de <HAL_GPIO_Init+0x20e>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a4b      	ldr	r2, [pc, #300]	; (8003a00 <HAL_GPIO_Init+0x330>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d101      	bne.n	80038da <HAL_GPIO_Init+0x20a>
 80038d6:	2307      	movs	r3, #7
 80038d8:	e00e      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038da:	2308      	movs	r3, #8
 80038dc:	e00c      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038de:	2306      	movs	r3, #6
 80038e0:	e00a      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038e2:	2305      	movs	r3, #5
 80038e4:	e008      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038e6:	2304      	movs	r3, #4
 80038e8:	e006      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038ea:	2303      	movs	r3, #3
 80038ec:	e004      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e002      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <HAL_GPIO_Init+0x228>
 80038f6:	2300      	movs	r3, #0
 80038f8:	69fa      	ldr	r2, [r7, #28]
 80038fa:	f002 0203 	and.w	r2, r2, #3
 80038fe:	0092      	lsls	r2, r2, #2
 8003900:	4093      	lsls	r3, r2
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003908:	4935      	ldr	r1, [pc, #212]	; (80039e0 <HAL_GPIO_Init+0x310>)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	089b      	lsrs	r3, r3, #2
 800390e:	3302      	adds	r3, #2
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003916:	4b3b      	ldr	r3, [pc, #236]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	43db      	mvns	r3, r3
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	4013      	ands	r3, r2
 8003924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800393a:	4a32      	ldr	r2, [pc, #200]	; (8003a04 <HAL_GPIO_Init+0x334>)
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003940:	4b30      	ldr	r3, [pc, #192]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	43db      	mvns	r3, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003964:	4a27      	ldr	r2, [pc, #156]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800396a:	4b26      	ldr	r3, [pc, #152]	; (8003a04 <HAL_GPIO_Init+0x334>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	43db      	mvns	r3, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4013      	ands	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4313      	orrs	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800398e:	4a1d      	ldr	r2, [pc, #116]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003994:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	43db      	mvns	r3, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4013      	ands	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d003      	beq.n	80039b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039b8:	4a12      	ldr	r2, [pc, #72]	; (8003a04 <HAL_GPIO_Init+0x334>)
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	3301      	adds	r3, #1
 80039c2:	61fb      	str	r3, [r7, #28]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	2b0f      	cmp	r3, #15
 80039c8:	f67f ae90 	bls.w	80036ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039cc:	bf00      	nop
 80039ce:	bf00      	nop
 80039d0:	3724      	adds	r7, #36	; 0x24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40023800 	.word	0x40023800
 80039e0:	40013800 	.word	0x40013800
 80039e4:	40020000 	.word	0x40020000
 80039e8:	40020400 	.word	0x40020400
 80039ec:	40020800 	.word	0x40020800
 80039f0:	40020c00 	.word	0x40020c00
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40021400 	.word	0x40021400
 80039fc:	40021800 	.word	0x40021800
 8003a00:	40021c00 	.word	0x40021c00
 8003a04:	40013c00 	.word	0x40013c00

08003a08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e267      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d075      	beq.n	8003b12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a26:	4b88      	ldr	r3, [pc, #544]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d00c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a32:	4b85      	ldr	r3, [pc, #532]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d112      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3e:	4b82      	ldr	r3, [pc, #520]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a4a:	d10b      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d05b      	beq.n	8003b10 <HAL_RCC_OscConfig+0x108>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d157      	bne.n	8003b10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e242      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a6c:	d106      	bne.n	8003a7c <HAL_RCC_OscConfig+0x74>
 8003a6e:	4b76      	ldr	r3, [pc, #472]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a75      	ldr	r2, [pc, #468]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	e01d      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x98>
 8003a86:	4b70      	ldr	r3, [pc, #448]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a6f      	ldr	r2, [pc, #444]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b6d      	ldr	r3, [pc, #436]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a6c      	ldr	r2, [pc, #432]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	e00b      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003aa0:	4b69      	ldr	r3, [pc, #420]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a68      	ldr	r2, [pc, #416]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	4b66      	ldr	r3, [pc, #408]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a65      	ldr	r2, [pc, #404]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d013      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe f9b8 	bl	8001e34 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe f9b4 	bl	8001e34 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b64      	cmp	r3, #100	; 0x64
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e207      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ada:	4b5b      	ldr	r3, [pc, #364]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xc0>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe f9a4 	bl	8001e34 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe f9a0 	bl	8001e34 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	; 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1f3      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b02:	4b51      	ldr	r3, [pc, #324]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0xe8>
 8003b0e:	e000      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d063      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b1e:	4b4a      	ldr	r3, [pc, #296]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2a:	4b47      	ldr	r3, [pc, #284]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d11c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b44      	ldr	r3, [pc, #272]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d116      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	4b41      	ldr	r3, [pc, #260]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e1c7      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b3b      	ldr	r3, [pc, #236]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4937      	ldr	r1, [pc, #220]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	e03a      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b78:	4b34      	ldr	r3, [pc, #208]	; (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe f959 	bl	8001e34 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe f955 	bl	8001e34 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1a8      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	4b2b      	ldr	r3, [pc, #172]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b28      	ldr	r3, [pc, #160]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4925      	ldr	r1, [pc, #148]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b24      	ldr	r3, [pc, #144]	; (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fe f938 	bl	8001e34 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe f934 	bl	8001e34 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e187      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	4b1b      	ldr	r3, [pc, #108]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d036      	beq.n	8003c60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfa:	4b15      	ldr	r3, [pc, #84]	; (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe f918 	bl	8001e34 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe f914 	bl	8001e34 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e167      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x200>
 8003c26:	e01b      	b.n	8003c60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c28:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe f901 	bl	8001e34 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e00e      	b.n	8003c54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe f8fd 	bl	8001e34 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d907      	bls.n	8003c54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e150      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	42470000 	.word	0x42470000
 8003c50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	4b88      	ldr	r3, [pc, #544]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ea      	bne.n	8003c36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8097 	beq.w	8003d9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c72:	4b81      	ldr	r3, [pc, #516]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	4b7d      	ldr	r3, [pc, #500]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	4a7c      	ldr	r2, [pc, #496]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8e:	4b7a      	ldr	r3, [pc, #488]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9e:	4b77      	ldr	r3, [pc, #476]	; (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003caa:	4b74      	ldr	r3, [pc, #464]	; (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a73      	ldr	r2, [pc, #460]	; (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe f8bd 	bl	8001e34 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fe f8b9 	bl	8001e34 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e10c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd0:	4b6a      	ldr	r3, [pc, #424]	; (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x2ea>
 8003ce4:	4b64      	ldr	r3, [pc, #400]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce8:	4a63      	ldr	r2, [pc, #396]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf0:	e01c      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x30c>
 8003cfa:	4b5f      	ldr	r3, [pc, #380]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfe:	4a5e      	ldr	r2, [pc, #376]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d00:	f043 0304 	orr.w	r3, r3, #4
 8003d04:	6713      	str	r3, [r2, #112]	; 0x70
 8003d06:	4b5c      	ldr	r3, [pc, #368]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0a:	4a5b      	ldr	r2, [pc, #364]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	6713      	str	r3, [r2, #112]	; 0x70
 8003d12:	e00b      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003d14:	4b58      	ldr	r3, [pc, #352]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	4a57      	ldr	r2, [pc, #348]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d20:	4b55      	ldr	r3, [pc, #340]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	4a54      	ldr	r2, [pc, #336]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d26:	f023 0304 	bic.w	r3, r3, #4
 8003d2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d015      	beq.n	8003d60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7fe f87e 	bl	8001e34 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d3c:	f7fe f87a 	bl	8001e34 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e0cb      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	4b49      	ldr	r3, [pc, #292]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0ee      	beq.n	8003d3c <HAL_RCC_OscConfig+0x334>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fe f868 	bl	8001e34 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe f864 	bl	8001e34 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0b5      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ee      	bne.n	8003d68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b39      	ldr	r3, [pc, #228]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d94:	4a38      	ldr	r2, [pc, #224]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80a1 	beq.w	8003ee8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003da6:	4b34      	ldr	r3, [pc, #208]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d05c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d141      	bne.n	8003e3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b31      	ldr	r3, [pc, #196]	; (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f838 	bl	8001e34 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe f834 	bl	8001e34 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e087      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b27      	ldr	r3, [pc, #156]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	019b      	lsls	r3, r3, #6
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	041b      	lsls	r3, r3, #16
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	491b      	ldr	r1, [pc, #108]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e10:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fe f80d 	bl	8001e34 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e1e:	f7fe f809 	bl	8001e34 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e05c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e30:	4b11      	ldr	r3, [pc, #68]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x416>
 8003e3c:	e054      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e3e:	4b10      	ldr	r3, [pc, #64]	; (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fd fff6 	bl	8001e34 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7fd fff2 	bl	8001e34 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e045      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5e:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f0      	bne.n	8003e4c <HAL_RCC_OscConfig+0x444>
 8003e6a:	e03d      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e038      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	40007000 	.word	0x40007000
 8003e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	; (8003ef4 <HAL_RCC_OscConfig+0x4ec>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d028      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d121      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d11a      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d111      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d107      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3718      	adds	r7, #24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40023800 	.word	0x40023800

08003ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e0cc      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f0c:	4b68      	ldr	r3, [pc, #416]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d90c      	bls.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1a:	4b65      	ldr	r3, [pc, #404]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b63      	ldr	r3, [pc, #396]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0b8      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d020      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f4c:	4b59      	ldr	r3, [pc, #356]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	4a58      	ldr	r2, [pc, #352]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f64:	4b53      	ldr	r3, [pc, #332]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a52      	ldr	r2, [pc, #328]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f70:	4b50      	ldr	r3, [pc, #320]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	494d      	ldr	r1, [pc, #308]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d044      	beq.n	8004018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	4b47      	ldr	r3, [pc, #284]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d119      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e07f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d003      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb6:	4b3f      	ldr	r3, [pc, #252]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e06f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc6:	4b3b      	ldr	r3, [pc, #236]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e067      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fd6:	4b37      	ldr	r3, [pc, #220]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f023 0203 	bic.w	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4934      	ldr	r1, [pc, #208]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fe8:	f7fd ff24 	bl	8001e34 <HAL_GetTick>
 8003fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fee:	e00a      	b.n	8004006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff0:	f7fd ff20 	bl	8001e34 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e04f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	4b2b      	ldr	r3, [pc, #172]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 020c 	and.w	r2, r3, #12
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	429a      	cmp	r2, r3
 8004016:	d1eb      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004018:	4b25      	ldr	r3, [pc, #148]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	429a      	cmp	r2, r3
 8004024:	d20c      	bcs.n	8004040 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004026:	4b22      	ldr	r3, [pc, #136]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800402e:	4b20      	ldr	r3, [pc, #128]	; (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e032      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d008      	beq.n	800405e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800404c:	4b19      	ldr	r3, [pc, #100]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4916      	ldr	r1, [pc, #88]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0308 	and.w	r3, r3, #8
 8004066:	2b00      	cmp	r3, #0
 8004068:	d009      	beq.n	800407e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800406a:	4b12      	ldr	r3, [pc, #72]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	490e      	ldr	r1, [pc, #56]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800407e:	f000 f821 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 8004082:	4602      	mov	r2, r0
 8004084:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	091b      	lsrs	r3, r3, #4
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	490a      	ldr	r1, [pc, #40]	; (80040b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004090:	5ccb      	ldrb	r3, [r1, r3]
 8004092:	fa22 f303 	lsr.w	r3, r2, r3
 8004096:	4a09      	ldr	r2, [pc, #36]	; (80040bc <HAL_RCC_ClockConfig+0x1c4>)
 8004098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800409a:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <HAL_RCC_ClockConfig+0x1c8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fd fe84 	bl	8001dac <HAL_InitTick>

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40023c00 	.word	0x40023c00
 80040b4:	40023800 	.word	0x40023800
 80040b8:	080078a8 	.word	0x080078a8
 80040bc:	20000000 	.word	0x20000000
 80040c0:	20000004 	.word	0x20000004

080040c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040c8:	b094      	sub	sp, #80	; 0x50
 80040ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	647b      	str	r3, [r7, #68]	; 0x44
 80040d0:	2300      	movs	r3, #0
 80040d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040d4:	2300      	movs	r3, #0
 80040d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040dc:	4b79      	ldr	r3, [pc, #484]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 030c 	and.w	r3, r3, #12
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d00d      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x40>
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	f200 80e1 	bhi.w	80042b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <HAL_RCC_GetSysClockFreq+0x34>
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d003      	beq.n	80040fe <HAL_RCC_GetSysClockFreq+0x3a>
 80040f6:	e0db      	b.n	80042b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040f8:	4b73      	ldr	r3, [pc, #460]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80040fc:	e0db      	b.n	80042b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040fe:	4b73      	ldr	r3, [pc, #460]	; (80042cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004100:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004102:	e0d8      	b.n	80042b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004104:	4b6f      	ldr	r3, [pc, #444]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800410c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800410e:	4b6d      	ldr	r3, [pc, #436]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d063      	beq.n	80041e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800411a:	4b6a      	ldr	r3, [pc, #424]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	099b      	lsrs	r3, r3, #6
 8004120:	2200      	movs	r2, #0
 8004122:	63bb      	str	r3, [r7, #56]	; 0x38
 8004124:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800412c:	633b      	str	r3, [r7, #48]	; 0x30
 800412e:	2300      	movs	r3, #0
 8004130:	637b      	str	r3, [r7, #52]	; 0x34
 8004132:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004136:	4622      	mov	r2, r4
 8004138:	462b      	mov	r3, r5
 800413a:	f04f 0000 	mov.w	r0, #0
 800413e:	f04f 0100 	mov.w	r1, #0
 8004142:	0159      	lsls	r1, r3, #5
 8004144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004148:	0150      	lsls	r0, r2, #5
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4621      	mov	r1, r4
 8004150:	1a51      	subs	r1, r2, r1
 8004152:	6139      	str	r1, [r7, #16]
 8004154:	4629      	mov	r1, r5
 8004156:	eb63 0301 	sbc.w	r3, r3, r1
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	f04f 0200 	mov.w	r2, #0
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004168:	4659      	mov	r1, fp
 800416a:	018b      	lsls	r3, r1, #6
 800416c:	4651      	mov	r1, sl
 800416e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004172:	4651      	mov	r1, sl
 8004174:	018a      	lsls	r2, r1, #6
 8004176:	4651      	mov	r1, sl
 8004178:	ebb2 0801 	subs.w	r8, r2, r1
 800417c:	4659      	mov	r1, fp
 800417e:	eb63 0901 	sbc.w	r9, r3, r1
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800418e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004192:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004196:	4690      	mov	r8, r2
 8004198:	4699      	mov	r9, r3
 800419a:	4623      	mov	r3, r4
 800419c:	eb18 0303 	adds.w	r3, r8, r3
 80041a0:	60bb      	str	r3, [r7, #8]
 80041a2:	462b      	mov	r3, r5
 80041a4:	eb49 0303 	adc.w	r3, r9, r3
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 0300 	mov.w	r3, #0
 80041b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041b6:	4629      	mov	r1, r5
 80041b8:	024b      	lsls	r3, r1, #9
 80041ba:	4621      	mov	r1, r4
 80041bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041c0:	4621      	mov	r1, r4
 80041c2:	024a      	lsls	r2, r1, #9
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ca:	2200      	movs	r2, #0
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041d4:	f7fc f854 	bl	8000280 <__aeabi_uldivmod>
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
 80041dc:	4613      	mov	r3, r2
 80041de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041e0:	e058      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041e2:	4b38      	ldr	r3, [pc, #224]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	099b      	lsrs	r3, r3, #6
 80041e8:	2200      	movs	r2, #0
 80041ea:	4618      	mov	r0, r3
 80041ec:	4611      	mov	r1, r2
 80041ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041f2:	623b      	str	r3, [r7, #32]
 80041f4:	2300      	movs	r3, #0
 80041f6:	627b      	str	r3, [r7, #36]	; 0x24
 80041f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041fc:	4642      	mov	r2, r8
 80041fe:	464b      	mov	r3, r9
 8004200:	f04f 0000 	mov.w	r0, #0
 8004204:	f04f 0100 	mov.w	r1, #0
 8004208:	0159      	lsls	r1, r3, #5
 800420a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800420e:	0150      	lsls	r0, r2, #5
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	4641      	mov	r1, r8
 8004216:	ebb2 0a01 	subs.w	sl, r2, r1
 800421a:	4649      	mov	r1, r9
 800421c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800422c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004230:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004234:	ebb2 040a 	subs.w	r4, r2, sl
 8004238:	eb63 050b 	sbc.w	r5, r3, fp
 800423c:	f04f 0200 	mov.w	r2, #0
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	00eb      	lsls	r3, r5, #3
 8004246:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800424a:	00e2      	lsls	r2, r4, #3
 800424c:	4614      	mov	r4, r2
 800424e:	461d      	mov	r5, r3
 8004250:	4643      	mov	r3, r8
 8004252:	18e3      	adds	r3, r4, r3
 8004254:	603b      	str	r3, [r7, #0]
 8004256:	464b      	mov	r3, r9
 8004258:	eb45 0303 	adc.w	r3, r5, r3
 800425c:	607b      	str	r3, [r7, #4]
 800425e:	f04f 0200 	mov.w	r2, #0
 8004262:	f04f 0300 	mov.w	r3, #0
 8004266:	e9d7 4500 	ldrd	r4, r5, [r7]
 800426a:	4629      	mov	r1, r5
 800426c:	028b      	lsls	r3, r1, #10
 800426e:	4621      	mov	r1, r4
 8004270:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004274:	4621      	mov	r1, r4
 8004276:	028a      	lsls	r2, r1, #10
 8004278:	4610      	mov	r0, r2
 800427a:	4619      	mov	r1, r3
 800427c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800427e:	2200      	movs	r2, #0
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	61fa      	str	r2, [r7, #28]
 8004284:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004288:	f7fb fffa 	bl	8000280 <__aeabi_uldivmod>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4613      	mov	r3, r2
 8004292:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004294:	4b0b      	ldr	r3, [pc, #44]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	0c1b      	lsrs	r3, r3, #16
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	3301      	adds	r3, #1
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80042a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042ae:	e002      	b.n	80042b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042b0:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80042b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3750      	adds	r7, #80	; 0x50
 80042bc:	46bd      	mov	sp, r7
 80042be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042c2:	bf00      	nop
 80042c4:	40023800 	.word	0x40023800
 80042c8:	00f42400 	.word	0x00f42400
 80042cc:	007a1200 	.word	0x007a1200

080042d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d4:	4b03      	ldr	r3, [pc, #12]	; (80042e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042d6:	681b      	ldr	r3, [r3, #0]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	20000000 	.word	0x20000000

080042e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042ec:	f7ff fff0 	bl	80042d0 <HAL_RCC_GetHCLKFreq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4b05      	ldr	r3, [pc, #20]	; (8004308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	0a9b      	lsrs	r3, r3, #10
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	4903      	ldr	r1, [pc, #12]	; (800430c <HAL_RCC_GetPCLK1Freq+0x24>)
 80042fe:	5ccb      	ldrb	r3, [r1, r3]
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004304:	4618      	mov	r0, r3
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40023800 	.word	0x40023800
 800430c:	080078b8 	.word	0x080078b8

08004310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004314:	f7ff ffdc 	bl	80042d0 <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b05      	ldr	r3, [pc, #20]	; (8004330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	0b5b      	lsrs	r3, r3, #13
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4903      	ldr	r1, [pc, #12]	; (8004334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40023800 	.word	0x40023800
 8004334:	080078b8 	.word	0x080078b8

08004338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e041      	b.n	80043ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d106      	bne.n	8004364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fc ff00 	bl	8001164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3304      	adds	r3, #4
 8004374:	4619      	mov	r1, r3
 8004376:	4610      	mov	r0, r2
 8004378:	f000 faf2 	bl	8004960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
	...

080043d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d001      	beq.n	80043f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e046      	b.n	800447e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a23      	ldr	r2, [pc, #140]	; (800448c <HAL_TIM_Base_Start+0xb4>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d022      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440a:	d01d      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a1f      	ldr	r2, [pc, #124]	; (8004490 <HAL_TIM_Base_Start+0xb8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d018      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a1e      	ldr	r2, [pc, #120]	; (8004494 <HAL_TIM_Base_Start+0xbc>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d013      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1c      	ldr	r2, [pc, #112]	; (8004498 <HAL_TIM_Base_Start+0xc0>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d00e      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a1b      	ldr	r2, [pc, #108]	; (800449c <HAL_TIM_Base_Start+0xc4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d009      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a19      	ldr	r2, [pc, #100]	; (80044a0 <HAL_TIM_Base_Start+0xc8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d004      	beq.n	8004448 <HAL_TIM_Base_Start+0x70>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a18      	ldr	r2, [pc, #96]	; (80044a4 <HAL_TIM_Base_Start+0xcc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d111      	bne.n	800446c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b06      	cmp	r3, #6
 8004458:	d010      	beq.n	800447c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0201 	orr.w	r2, r2, #1
 8004468:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446a:	e007      	b.n	800447c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40010000 	.word	0x40010000
 8004490:	40000400 	.word	0x40000400
 8004494:	40000800 	.word	0x40000800
 8004498:	40000c00 	.word	0x40000c00
 800449c:	40010400 	.word	0x40010400
 80044a0:	40014000 	.word	0x40014000
 80044a4:	40001800 	.word	0x40001800

080044a8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e041      	b.n	8004540 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d106      	bne.n	80044d6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f839 	bl	8004548 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2202      	movs	r2, #2
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	3304      	adds	r3, #4
 80044e6:	4619      	mov	r1, r3
 80044e8:	4610      	mov	r0, r2
 80044ea:	f000 fa39 	bl	8004960 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0208 	bic.w	r2, r2, #8
 80044fc:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6819      	ldr	r1, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b02      	cmp	r3, #2
 8004570:	d122      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b02      	cmp	r3, #2
 800457e:	d11b      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0202 	mvn.w	r2, #2
 8004588:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f9bf 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 80045a4:	e005      	b.n	80045b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f9b1 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f9c2 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	f003 0304 	and.w	r3, r3, #4
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d122      	bne.n	800460c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d11b      	bne.n	800460c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0204 	mvn.w	r2, #4
 80045dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2202      	movs	r2, #2
 80045e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f995 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 80045f8:	e005      	b.n	8004606 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f987 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 f998 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b08      	cmp	r3, #8
 8004618:	d122      	bne.n	8004660 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f003 0308 	and.w	r3, r3, #8
 8004624:	2b08      	cmp	r3, #8
 8004626:	d11b      	bne.n	8004660 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0208 	mvn.w	r2, #8
 8004630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2204      	movs	r2, #4
 8004636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f96b 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 800464c:	e005      	b.n	800465a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f95d 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 f96e 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f003 0310 	and.w	r3, r3, #16
 800466a:	2b10      	cmp	r3, #16
 800466c:	d122      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f003 0310 	and.w	r3, r3, #16
 8004678:	2b10      	cmp	r3, #16
 800467a:	d11b      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0210 	mvn.w	r2, #16
 8004684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2208      	movs	r2, #8
 800468a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004696:	2b00      	cmp	r3, #0
 8004698:	d003      	beq.n	80046a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f941 	bl	8004922 <HAL_TIM_IC_CaptureCallback>
 80046a0:	e005      	b.n	80046ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f933 	bl	800490e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f944 	bl	8004936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d10e      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d107      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f06f 0201 	mvn.w	r2, #1
 80046d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f90d 	bl	80048fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ea:	2b80      	cmp	r3, #128	; 0x80
 80046ec:	d10e      	bne.n	800470c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046f8:	2b80      	cmp	r3, #128	; 0x80
 80046fa:	d107      	bne.n	800470c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 faea 	bl	8004ce0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004716:	2b40      	cmp	r3, #64	; 0x40
 8004718:	d10e      	bne.n	8004738 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004724:	2b40      	cmp	r3, #64	; 0x40
 8004726:	d107      	bne.n	8004738 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f909 	bl	800494a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	f003 0320 	and.w	r3, r3, #32
 8004742:	2b20      	cmp	r3, #32
 8004744:	d10e      	bne.n	8004764 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	2b20      	cmp	r3, #32
 8004752:	d107      	bne.n	8004764 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f06f 0220 	mvn.w	r2, #32
 800475c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 fab4 	bl	8004ccc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004764:	bf00      	nop
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_TIM_ConfigClockSource+0x1c>
 8004784:	2302      	movs	r3, #2
 8004786:	e0b4      	b.n	80048f2 <HAL_TIM_ConfigClockSource+0x186>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c0:	d03e      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xd4>
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047c6:	f200 8087 	bhi.w	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ce:	f000 8086 	beq.w	80048de <HAL_TIM_ConfigClockSource+0x172>
 80047d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047d6:	d87f      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047d8:	2b70      	cmp	r3, #112	; 0x70
 80047da:	d01a      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0xa6>
 80047dc:	2b70      	cmp	r3, #112	; 0x70
 80047de:	d87b      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e0:	2b60      	cmp	r3, #96	; 0x60
 80047e2:	d050      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x11a>
 80047e4:	2b60      	cmp	r3, #96	; 0x60
 80047e6:	d877      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e8:	2b50      	cmp	r3, #80	; 0x50
 80047ea:	d03c      	beq.n	8004866 <HAL_TIM_ConfigClockSource+0xfa>
 80047ec:	2b50      	cmp	r3, #80	; 0x50
 80047ee:	d873      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f0:	2b40      	cmp	r3, #64	; 0x40
 80047f2:	d058      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x13a>
 80047f4:	2b40      	cmp	r3, #64	; 0x40
 80047f6:	d86f      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b30      	cmp	r3, #48	; 0x30
 80047fa:	d064      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 80047fc:	2b30      	cmp	r3, #48	; 0x30
 80047fe:	d86b      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b20      	cmp	r3, #32
 8004802:	d060      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004804:	2b20      	cmp	r3, #32
 8004806:	d867      	bhi.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d05c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 800480c:	2b10      	cmp	r3, #16
 800480e:	d05a      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004810:	e062      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6899      	ldr	r1, [r3, #8]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f000 f9b7 	bl	8004b94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004834:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e04f      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6899      	ldr	r1, [r3, #8]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f000 f9a0 	bl	8004b94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689a      	ldr	r2, [r3, #8]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004862:	609a      	str	r2, [r3, #8]
      break;
 8004864:	e03c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6818      	ldr	r0, [r3, #0]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	6859      	ldr	r1, [r3, #4]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	461a      	mov	r2, r3
 8004874:	f000 f914 	bl	8004aa0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2150      	movs	r1, #80	; 0x50
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f96d 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 8004884:	e02c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	461a      	mov	r2, r3
 8004894:	f000 f933 	bl	8004afe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2160      	movs	r1, #96	; 0x60
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f95d 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 80048a4:	e01c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 f8f4 	bl	8004aa0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2140      	movs	r1, #64	; 0x40
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f94d 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 80048c4:	e00c      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4619      	mov	r1, r3
 80048d0:	4610      	mov	r0, r2
 80048d2:	f000 f944 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 80048d6:	e003      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
      break;
 80048dc:	e000      	b.n	80048e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b083      	sub	sp, #12
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
	...

08004960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a40      	ldr	r2, [pc, #256]	; (8004a74 <TIM_Base_SetConfig+0x114>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d013      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800497e:	d00f      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a3d      	ldr	r2, [pc, #244]	; (8004a78 <TIM_Base_SetConfig+0x118>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d00b      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a3c      	ldr	r2, [pc, #240]	; (8004a7c <TIM_Base_SetConfig+0x11c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a3b      	ldr	r2, [pc, #236]	; (8004a80 <TIM_Base_SetConfig+0x120>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a3a      	ldr	r2, [pc, #232]	; (8004a84 <TIM_Base_SetConfig+0x124>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d108      	bne.n	80049b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a2f      	ldr	r2, [pc, #188]	; (8004a74 <TIM_Base_SetConfig+0x114>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d02b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c0:	d027      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a2c      	ldr	r2, [pc, #176]	; (8004a78 <TIM_Base_SetConfig+0x118>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d023      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a2b      	ldr	r2, [pc, #172]	; (8004a7c <TIM_Base_SetConfig+0x11c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d01f      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a2a      	ldr	r2, [pc, #168]	; (8004a80 <TIM_Base_SetConfig+0x120>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d01b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a29      	ldr	r2, [pc, #164]	; (8004a84 <TIM_Base_SetConfig+0x124>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d017      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a28      	ldr	r2, [pc, #160]	; (8004a88 <TIM_Base_SetConfig+0x128>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d013      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a27      	ldr	r2, [pc, #156]	; (8004a8c <TIM_Base_SetConfig+0x12c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00f      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a26      	ldr	r2, [pc, #152]	; (8004a90 <TIM_Base_SetConfig+0x130>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00b      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a25      	ldr	r2, [pc, #148]	; (8004a94 <TIM_Base_SetConfig+0x134>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d007      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a24      	ldr	r2, [pc, #144]	; (8004a98 <TIM_Base_SetConfig+0x138>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d003      	beq.n	8004a12 <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a23      	ldr	r2, [pc, #140]	; (8004a9c <TIM_Base_SetConfig+0x13c>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d108      	bne.n	8004a24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a0a      	ldr	r2, [pc, #40]	; (8004a74 <TIM_Base_SetConfig+0x114>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d003      	beq.n	8004a58 <TIM_Base_SetConfig+0xf8>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a0c      	ldr	r2, [pc, #48]	; (8004a84 <TIM_Base_SetConfig+0x124>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d103      	bne.n	8004a60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691a      	ldr	r2, [r3, #16]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	615a      	str	r2, [r3, #20]
}
 8004a66:	bf00      	nop
 8004a68:	3714      	adds	r7, #20
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40010000 	.word	0x40010000
 8004a78:	40000400 	.word	0x40000400
 8004a7c:	40000800 	.word	0x40000800
 8004a80:	40000c00 	.word	0x40000c00
 8004a84:	40010400 	.word	0x40010400
 8004a88:	40014000 	.word	0x40014000
 8004a8c:	40014400 	.word	0x40014400
 8004a90:	40014800 	.word	0x40014800
 8004a94:	40001800 	.word	0x40001800
 8004a98:	40001c00 	.word	0x40001c00
 8004a9c:	40002000 	.word	0x40002000

08004aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f023 0201 	bic.w	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f023 030a 	bic.w	r3, r3, #10
 8004adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b087      	sub	sp, #28
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	f023 0210 	bic.w	r2, r3, #16
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	031b      	lsls	r3, r3, #12
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	621a      	str	r2, [r3, #32]
}
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b085      	sub	sp, #20
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	f043 0307 	orr.w	r3, r3, #7
 8004b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	609a      	str	r2, [r3, #8]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b087      	sub	sp, #28
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	021a      	lsls	r2, r3, #8
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	609a      	str	r2, [r3, #8]
}
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d101      	bne.n	8004bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004be8:	2302      	movs	r3, #2
 8004bea:	e05a      	b.n	8004ca2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a21      	ldr	r2, [pc, #132]	; (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d022      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c38:	d01d      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a1d      	ldr	r2, [pc, #116]	; (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d018      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a1b      	ldr	r2, [pc, #108]	; (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d013      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a1a      	ldr	r2, [pc, #104]	; (8004cbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00e      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a18      	ldr	r2, [pc, #96]	; (8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d009      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a17      	ldr	r2, [pc, #92]	; (8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d004      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a15      	ldr	r2, [pc, #84]	; (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d10c      	bne.n	8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40010000 	.word	0x40010000
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	40000800 	.word	0x40000800
 8004cbc:	40000c00 	.word	0x40000c00
 8004cc0:	40010400 	.word	0x40010400
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	40001800 	.word	0x40001800

08004ccc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e03f      	b.n	8004d86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fc fb06 	bl	800132c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2224      	movs	r2, #36	; 0x24
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f001 f85f 	bl	8005dfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2220      	movs	r2, #32
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b08a      	sub	sp, #40	; 0x28
 8004d92:	af02      	add	r7, sp, #8
 8004d94:	60f8      	str	r0, [r7, #12]
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	603b      	str	r3, [r7, #0]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b20      	cmp	r3, #32
 8004dac:	d17c      	bne.n	8004ea8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d002      	beq.n	8004dba <HAL_UART_Transmit+0x2c>
 8004db4:	88fb      	ldrh	r3, [r7, #6]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e075      	b.n	8004eaa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_UART_Transmit+0x3e>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e06e      	b.n	8004eaa <HAL_UART_Transmit+0x11c>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2221      	movs	r2, #33	; 0x21
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004de2:	f7fd f827 	bl	8001e34 <HAL_GetTick>
 8004de6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	88fa      	ldrh	r2, [r7, #6]
 8004dec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	88fa      	ldrh	r2, [r7, #6]
 8004df2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dfc:	d108      	bne.n	8004e10 <HAL_UART_Transmit+0x82>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d104      	bne.n	8004e10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e06:	2300      	movs	r3, #0
 8004e08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	e003      	b.n	8004e18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e20:	e02a      	b.n	8004e78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 fcd9 	bl	80057e4 <UART_WaitOnFlagUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e036      	b.n	8004eaa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10b      	bne.n	8004e5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	881b      	ldrh	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	3302      	adds	r3, #2
 8004e56:	61bb      	str	r3, [r7, #24]
 8004e58:	e007      	b.n	8004e6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	781a      	ldrb	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	3301      	adds	r3, #1
 8004e68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1cf      	bne.n	8004e22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	2140      	movs	r1, #64	; 0x40
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f000 fca9 	bl	80057e4 <UART_WaitOnFlagUntilTimeout>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d001      	beq.n	8004e9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e006      	b.n	8004eaa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	e000      	b.n	8004eaa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ea8:	2302      	movs	r3, #2
  }
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3720      	adds	r7, #32
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b084      	sub	sp, #16
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b20      	cmp	r3, #32
 8004eca:	d11d      	bne.n	8004f08 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <HAL_UART_Receive_IT+0x26>
 8004ed2:	88fb      	ldrh	r3, [r7, #6]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e016      	b.n	8004f0a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_UART_Receive_IT+0x38>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e00f      	b.n	8004f0a <HAL_UART_Receive_IT+0x58>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	461a      	mov	r2, r3
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 fcde 	bl	80058c0 <UART_Start_Receive_IT>
 8004f04:	4603      	mov	r3, r0
 8004f06:	e000      	b.n	8004f0a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b084      	sub	sp, #16
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	60f8      	str	r0, [r7, #12]
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b20      	cmp	r3, #32
 8004f2a:	d11d      	bne.n	8004f68 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <HAL_UART_Receive_DMA+0x26>
 8004f32:	88fb      	ldrh	r3, [r7, #6]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e016      	b.n	8004f6a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d101      	bne.n	8004f4a <HAL_UART_Receive_DMA+0x38>
 8004f46:	2302      	movs	r3, #2
 8004f48:	e00f      	b.n	8004f6a <HAL_UART_Receive_DMA+0x58>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004f58:	88fb      	ldrh	r3, [r7, #6]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	68b9      	ldr	r1, [r7, #8]
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fcec 	bl	800593c <UART_Start_Receive_DMA>
 8004f64:	4603      	mov	r3, r0
 8004f66:	e000      	b.n	8004f6a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f68:	2302      	movs	r3, #2
  }
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b090      	sub	sp, #64	; 0x40
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f88:	2b80      	cmp	r3, #128	; 0x80
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b21      	cmp	r3, #33	; 0x21
 8004f9e:	d128      	bne.n	8004ff2 <HAL_UART_DMAStop+0x80>
 8004fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d025      	beq.n	8004ff2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3314      	adds	r3, #20
 8004fac:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	623b      	str	r3, [r7, #32]
   return(result);
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3314      	adds	r3, #20
 8004fc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fc6:	633a      	str	r2, [r7, #48]	; 0x30
 8004fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e5      	bne.n	8004fa6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d004      	beq.n	8004fec <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fe f876 	bl	80030d8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 fd43 	bl	8005a78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffc:	2b40      	cmp	r3, #64	; 0x40
 8004ffe:	bf0c      	ite	eq
 8005000:	2301      	moveq	r3, #1
 8005002:	2300      	movne	r3, #0
 8005004:	b2db      	uxtb	r3, r3
 8005006:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b22      	cmp	r3, #34	; 0x22
 8005012:	d128      	bne.n	8005066 <HAL_UART_DMAStop+0xf4>
 8005014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005016:	2b00      	cmp	r3, #0
 8005018:	d025      	beq.n	8005066 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3314      	adds	r3, #20
 8005020:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	60fb      	str	r3, [r7, #12]
   return(result);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005030:	637b      	str	r3, [r7, #52]	; 0x34
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3314      	adds	r3, #20
 8005038:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800503a:	61fa      	str	r2, [r7, #28]
 800503c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503e:	69b9      	ldr	r1, [r7, #24]
 8005040:	69fa      	ldr	r2, [r7, #28]
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	617b      	str	r3, [r7, #20]
   return(result);
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1e5      	bne.n	800501a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	2b00      	cmp	r3, #0
 8005054:	d004      	beq.n	8005060 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	4618      	mov	r0, r3
 800505c:	f7fe f83c 	bl	80030d8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fd31 	bl	8005ac8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3740      	adds	r7, #64	; 0x40
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b0ba      	sub	sp, #232	; 0xe8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005096:	2300      	movs	r3, #0
 8005098:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800509c:	2300      	movs	r3, #0
 800509e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10f      	bne.n	80050d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ba:	f003 0320 	and.w	r3, r3, #32
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d009      	beq.n	80050d6 <HAL_UART_IRQHandler+0x66>
 80050c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050c6:	f003 0320 	and.w	r3, r3, #32
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 fdd9 	bl	8005c86 <UART_Receive_IT>
      return;
 80050d4:	e256      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 80de 	beq.w	800529c <HAL_UART_IRQHandler+0x22c>
 80050e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d106      	bne.n	80050fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80d1 	beq.w	800529c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <HAL_UART_IRQHandler+0xae>
 8005106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800510a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	f043 0201 	orr.w	r2, r3, #1
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800511e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005122:	f003 0304 	and.w	r3, r3, #4
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <HAL_UART_IRQHandler+0xd2>
 800512a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	f043 0202 	orr.w	r2, r3, #2
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00b      	beq.n	8005166 <HAL_UART_IRQHandler+0xf6>
 800514e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	f043 0204 	orr.w	r2, r3, #4
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d011      	beq.n	8005196 <HAL_UART_IRQHandler+0x126>
 8005172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005176:	f003 0320 	and.w	r3, r3, #32
 800517a:	2b00      	cmp	r3, #0
 800517c:	d105      	bne.n	800518a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800517e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518e:	f043 0208 	orr.w	r2, r3, #8
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 81ed 	beq.w	800557a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051a4:	f003 0320 	and.w	r3, r3, #32
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d008      	beq.n	80051be <HAL_UART_IRQHandler+0x14e>
 80051ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b0:	f003 0320 	and.w	r3, r3, #32
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fd64 	bl	8005c86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c8:	2b40      	cmp	r3, #64	; 0x40
 80051ca:	bf0c      	ite	eq
 80051cc:	2301      	moveq	r3, #1
 80051ce:	2300      	movne	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	f003 0308 	and.w	r3, r3, #8
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d103      	bne.n	80051ea <HAL_UART_IRQHandler+0x17a>
 80051e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d04f      	beq.n	800528a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fc6c 	bl	8005ac8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fa:	2b40      	cmp	r3, #64	; 0x40
 80051fc:	d141      	bne.n	8005282 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3314      	adds	r3, #20
 8005204:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005214:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800521c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3314      	adds	r3, #20
 8005226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800522a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800522e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1d9      	bne.n	80051fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524e:	2b00      	cmp	r3, #0
 8005250:	d013      	beq.n	800527a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005256:	4a7d      	ldr	r2, [pc, #500]	; (800544c <HAL_UART_IRQHandler+0x3dc>)
 8005258:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	4618      	mov	r0, r3
 8005260:	f7fd ffaa 	bl	80031b8 <HAL_DMA_Abort_IT>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d016      	beq.n	8005298 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005274:	4610      	mov	r0, r2
 8005276:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005278:	e00e      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f9a4 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005280:	e00a      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f9a0 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005288:	e006      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f99c 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005296:	e170      	b.n	800557a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005298:	bf00      	nop
    return;
 800529a:	e16e      	b.n	800557a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	f040 814a 	bne.w	800553a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052aa:	f003 0310 	and.w	r3, r3, #16
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8143 	beq.w	800553a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 813c 	beq.w	800553a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052c2:	2300      	movs	r3, #0
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60bb      	str	r3, [r7, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	60bb      	str	r3, [r7, #8]
 80052d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e2:	2b40      	cmp	r3, #64	; 0x40
 80052e4:	f040 80b4 	bne.w	8005450 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8140 	beq.w	800557e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005306:	429a      	cmp	r2, r3
 8005308:	f080 8139 	bcs.w	800557e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005312:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800531e:	f000 8088 	beq.w	8005432 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	330c      	adds	r3, #12
 8005328:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005330:	e853 3f00 	ldrex	r3, [r3]
 8005334:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005338:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800533c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005340:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	330c      	adds	r3, #12
 800534a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800534e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005352:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005356:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800535a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1d9      	bne.n	8005322 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3314      	adds	r3, #20
 8005374:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005378:	e853 3f00 	ldrex	r3, [r3]
 800537c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800537e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005380:	f023 0301 	bic.w	r3, r3, #1
 8005384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	3314      	adds	r3, #20
 800538e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005392:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005396:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005398:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800539a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1e1      	bne.n	800536e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3314      	adds	r3, #20
 80053b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053b4:	e853 3f00 	ldrex	r3, [r3]
 80053b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3314      	adds	r3, #20
 80053ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80053ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80053d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80053d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e3      	bne.n	80053aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2220      	movs	r2, #32
 80053e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	330c      	adds	r3, #12
 80053f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053fa:	e853 3f00 	ldrex	r3, [r3]
 80053fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005400:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005402:	f023 0310 	bic.w	r3, r3, #16
 8005406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	330c      	adds	r3, #12
 8005410:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005414:	65ba      	str	r2, [r7, #88]	; 0x58
 8005416:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005418:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800541a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800541c:	e841 2300 	strex	r3, r2, [r1]
 8005420:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1e3      	bne.n	80053f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	4618      	mov	r0, r3
 800542e:	f7fd fe53 	bl	80030d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800543a:	b29b      	uxth	r3, r3
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	b29b      	uxth	r3, r3
 8005440:	4619      	mov	r1, r3
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f8ca 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005448:	e099      	b.n	800557e <HAL_UART_IRQHandler+0x50e>
 800544a:	bf00      	nop
 800544c:	08005b8f 	.word	0x08005b8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005458:	b29b      	uxth	r3, r3
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005464:	b29b      	uxth	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 808b 	beq.w	8005582 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800546c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 8086 	beq.w	8005582 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	330c      	adds	r3, #12
 800547c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005488:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800548c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800549a:	647a      	str	r2, [r7, #68]	; 0x44
 800549c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e3      	bne.n	8005476 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3314      	adds	r3, #20
 80054b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	623b      	str	r3, [r7, #32]
   return(result);
 80054be:	6a3b      	ldr	r3, [r7, #32]
 80054c0:	f023 0301 	bic.w	r3, r3, #1
 80054c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3314      	adds	r3, #20
 80054ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80054d2:	633a      	str	r2, [r7, #48]	; 0x30
 80054d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e3      	bne.n	80054ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	330c      	adds	r3, #12
 80054fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	e853 3f00 	ldrex	r3, [r3]
 8005502:	60fb      	str	r3, [r7, #12]
   return(result);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0310 	bic.w	r3, r3, #16
 800550a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	330c      	adds	r3, #12
 8005514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005518:	61fa      	str	r2, [r7, #28]
 800551a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	69b9      	ldr	r1, [r7, #24]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	617b      	str	r3, [r7, #20]
   return(result);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e3      	bne.n	80054f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800552c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005530:	4619      	mov	r1, r3
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f852 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005538:	e023      	b.n	8005582 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800553a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800553e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005542:	2b00      	cmp	r3, #0
 8005544:	d009      	beq.n	800555a <HAL_UART_IRQHandler+0x4ea>
 8005546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800554a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fb2f 	bl	8005bb6 <UART_Transmit_IT>
    return;
 8005558:	e014      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800555a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00e      	beq.n	8005584 <HAL_UART_IRQHandler+0x514>
 8005566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800556a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d008      	beq.n	8005584 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fb6f 	bl	8005c56 <UART_EndTransmit_IT>
    return;
 8005578:	e004      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
    return;
 800557a:	bf00      	nop
 800557c:	e002      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
      return;
 800557e:	bf00      	nop
 8005580:	e000      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
      return;
 8005582:	bf00      	nop
  }
}
 8005584:	37e8      	adds	r7, #232	; 0xe8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop

0800558c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b09c      	sub	sp, #112	; 0x70
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560c:	2b00      	cmp	r3, #0
 800560e:	d172      	bne.n	80056f6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005612:	2200      	movs	r2, #0
 8005614:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	330c      	adds	r3, #12
 800561c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800562c:	66bb      	str	r3, [r7, #104]	; 0x68
 800562e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	330c      	adds	r3, #12
 8005634:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005636:	65ba      	str	r2, [r7, #88]	; 0x58
 8005638:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800563c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005644:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e5      	bne.n	8005616 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3314      	adds	r3, #20
 8005650:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005654:	e853 3f00 	ldrex	r3, [r3]
 8005658:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800565a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565c:	f023 0301 	bic.w	r3, r3, #1
 8005660:	667b      	str	r3, [r7, #100]	; 0x64
 8005662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3314      	adds	r3, #20
 8005668:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800566a:	647a      	str	r2, [r7, #68]	; 0x44
 800566c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005670:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e5      	bne.n	800564a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800567e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3314      	adds	r3, #20
 8005684:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	e853 3f00 	ldrex	r3, [r3]
 800568c:	623b      	str	r3, [r7, #32]
   return(result);
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005694:	663b      	str	r3, [r7, #96]	; 0x60
 8005696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3314      	adds	r3, #20
 800569c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800569e:	633a      	str	r2, [r7, #48]	; 0x30
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056a6:	e841 2300 	strex	r3, r2, [r1]
 80056aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1e5      	bne.n	800567e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80056b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d119      	bne.n	80056f6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	330c      	adds	r3, #12
 80056c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	e853 3f00 	ldrex	r3, [r3]
 80056d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f023 0310 	bic.w	r3, r3, #16
 80056d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	330c      	adds	r3, #12
 80056e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80056e2:	61fa      	str	r2, [r7, #28]
 80056e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e6:	69b9      	ldr	r1, [r7, #24]
 80056e8:	69fa      	ldr	r2, [r7, #28]
 80056ea:	e841 2300 	strex	r3, r2, [r1]
 80056ee:	617b      	str	r3, [r7, #20]
   return(result);
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1e5      	bne.n	80056c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d106      	bne.n	800570c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005700:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005702:	4619      	mov	r1, r3
 8005704:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005706:	f7ff ff69 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800570a:	e002      	b.n	8005712 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800570c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800570e:	f7ff ff47 	bl	80055a0 <HAL_UART_RxCpltCallback>
}
 8005712:	bf00      	nop
 8005714:	3770      	adds	r7, #112	; 0x70
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b084      	sub	sp, #16
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005726:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572c:	2b01      	cmp	r3, #1
 800572e:	d108      	bne.n	8005742 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005734:	085b      	lsrs	r3, r3, #1
 8005736:	b29b      	uxth	r3, r3
 8005738:	4619      	mov	r1, r3
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f7ff ff4e 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005740:	e002      	b.n	8005748 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff ff36 	bl	80055b4 <HAL_UART_RxHalfCpltCallback>
}
 8005748:	bf00      	nop
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005758:	2300      	movs	r3, #0
 800575a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005760:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576c:	2b80      	cmp	r3, #128	; 0x80
 800576e:	bf0c      	ite	eq
 8005770:	2301      	moveq	r3, #1
 8005772:	2300      	movne	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b21      	cmp	r3, #33	; 0x21
 8005782:	d108      	bne.n	8005796 <UART_DMAError+0x46>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d005      	beq.n	8005796 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2200      	movs	r2, #0
 800578e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005790:	68b8      	ldr	r0, [r7, #8]
 8005792:	f000 f971 	bl	8005a78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a0:	2b40      	cmp	r3, #64	; 0x40
 80057a2:	bf0c      	ite	eq
 80057a4:	2301      	moveq	r3, #1
 80057a6:	2300      	movne	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b22      	cmp	r3, #34	; 0x22
 80057b6:	d108      	bne.n	80057ca <UART_DMAError+0x7a>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d005      	beq.n	80057ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2200      	movs	r2, #0
 80057c2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80057c4:	68b8      	ldr	r0, [r7, #8]
 80057c6:	f000 f97f 	bl	8005ac8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ce:	f043 0210 	orr.w	r2, r3, #16
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057d6:	68b8      	ldr	r0, [r7, #8]
 80057d8:	f7ff fef6 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057dc:	bf00      	nop
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b090      	sub	sp, #64	; 0x40
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f4:	e050      	b.n	8005898 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fc:	d04c      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80057fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <UART_WaitOnFlagUntilTimeout+0x30>
 8005804:	f7fc fb16 	bl	8001e34 <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005810:	429a      	cmp	r2, r3
 8005812:	d241      	bcs.n	8005898 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	330c      	adds	r3, #12
 800581a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800582a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	330c      	adds	r3, #12
 8005832:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005834:	637a      	str	r2, [r7, #52]	; 0x34
 8005836:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800583a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800583c:	e841 2300 	strex	r3, r2, [r1]
 8005840:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e5      	bne.n	8005814 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	3314      	adds	r3, #20
 800584e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	e853 3f00 	ldrex	r3, [r3]
 8005856:	613b      	str	r3, [r7, #16]
   return(result);
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f023 0301 	bic.w	r3, r3, #1
 800585e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3314      	adds	r3, #20
 8005866:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005868:	623a      	str	r2, [r7, #32]
 800586a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586c:	69f9      	ldr	r1, [r7, #28]
 800586e:	6a3a      	ldr	r2, [r7, #32]
 8005870:	e841 2300 	strex	r3, r2, [r1]
 8005874:	61bb      	str	r3, [r7, #24]
   return(result);
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1e5      	bne.n	8005848 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e00f      	b.n	80058b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4013      	ands	r3, r2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	bf0c      	ite	eq
 80058a8:	2301      	moveq	r3, #1
 80058aa:	2300      	movne	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d09f      	beq.n	80057f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3740      	adds	r7, #64	; 0x40
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	88fa      	ldrh	r2, [r7, #6]
 80058d8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	88fa      	ldrh	r2, [r7, #6]
 80058de:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2222      	movs	r2, #34	; 0x22
 80058ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68da      	ldr	r2, [r3, #12]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	695a      	ldr	r2, [r3, #20]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f042 0201 	orr.w	r2, r2, #1
 800591c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f042 0220 	orr.w	r2, r2, #32
 800592c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b098      	sub	sp, #96	; 0x60
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	4613      	mov	r3, r2
 8005948:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	88fa      	ldrh	r2, [r7, #6]
 8005954:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2222      	movs	r2, #34	; 0x22
 8005960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005968:	4a40      	ldr	r2, [pc, #256]	; (8005a6c <UART_Start_Receive_DMA+0x130>)
 800596a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005970:	4a3f      	ldr	r2, [pc, #252]	; (8005a70 <UART_Start_Receive_DMA+0x134>)
 8005972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005978:	4a3e      	ldr	r2, [pc, #248]	; (8005a74 <UART_Start_Receive_DMA+0x138>)
 800597a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005980:	2200      	movs	r2, #0
 8005982:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005984:	f107 0308 	add.w	r3, r7, #8
 8005988:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3304      	adds	r3, #4
 8005994:	4619      	mov	r1, r3
 8005996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	88fb      	ldrh	r3, [r7, #6]
 800599c:	f7fd fb44 	bl	8003028 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80059a0:	2300      	movs	r3, #0
 80059a2:	613b      	str	r3, [r7, #16]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	613b      	str	r3, [r7, #16]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	613b      	str	r3, [r7, #16]
 80059b4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d019      	beq.n	80059fa <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	330c      	adds	r3, #12
 80059cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	330c      	adds	r3, #12
 80059e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059e6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80059e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80059ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80059f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e5      	bne.n	80059c6 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3314      	adds	r3, #20
 8005a00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	657b      	str	r3, [r7, #84]	; 0x54
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3314      	adds	r3, #20
 8005a18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a1a:	63ba      	str	r2, [r7, #56]	; 0x38
 8005a1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005a20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a22:	e841 2300 	strex	r3, r2, [r1]
 8005a26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1e5      	bne.n	80059fa <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3314      	adds	r3, #20
 8005a34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a44:	653b      	str	r3, [r7, #80]	; 0x50
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3314      	adds	r3, #20
 8005a4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005a4e:	627a      	str	r2, [r7, #36]	; 0x24
 8005a50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6a39      	ldr	r1, [r7, #32]
 8005a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e5      	bne.n	8005a2e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3760      	adds	r7, #96	; 0x60
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	080055f5 	.word	0x080055f5
 8005a70:	0800571b 	.word	0x0800571b
 8005a74:	08005751 	.word	0x08005751

08005a78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b089      	sub	sp, #36	; 0x24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	e853 3f00 	ldrex	r3, [r3]
 8005a8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005a96:	61fb      	str	r3, [r7, #28]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	330c      	adds	r3, #12
 8005a9e:	69fa      	ldr	r2, [r7, #28]
 8005aa0:	61ba      	str	r2, [r7, #24]
 8005aa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6979      	ldr	r1, [r7, #20]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	613b      	str	r3, [r7, #16]
   return(result);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e5      	bne.n	8005a80 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005abc:	bf00      	nop
 8005abe:	3724      	adds	r7, #36	; 0x24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b095      	sub	sp, #84	; 0x54
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	330c      	adds	r3, #12
 8005ad6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	330c      	adds	r3, #12
 8005aee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005af0:	643a      	str	r2, [r7, #64]	; 0x40
 8005af2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005af6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e5      	bne.n	8005ad0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3314      	adds	r3, #20
 8005b0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	e853 3f00 	ldrex	r3, [r3]
 8005b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f023 0301 	bic.w	r3, r3, #1
 8005b1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	3314      	adds	r3, #20
 8005b22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b2c:	e841 2300 	strex	r3, r2, [r1]
 8005b30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1e5      	bne.n	8005b04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d119      	bne.n	8005b74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f023 0310 	bic.w	r3, r3, #16
 8005b56:	647b      	str	r3, [r7, #68]	; 0x44
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	330c      	adds	r3, #12
 8005b5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b60:	61ba      	str	r2, [r7, #24]
 8005b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6979      	ldr	r1, [r7, #20]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e5      	bne.n	8005b40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b82:	bf00      	nop
 8005b84:	3754      	adds	r7, #84	; 0x54
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr

08005b8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f7ff fd0d 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b21      	cmp	r3, #33	; 0x21
 8005bc8:	d13e      	bne.n	8005c48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd2:	d114      	bne.n	8005bfe <UART_Transmit_IT+0x48>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d110      	bne.n	8005bfe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	881b      	ldrh	r3, [r3, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	1c9a      	adds	r2, r3, #2
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	621a      	str	r2, [r3, #32]
 8005bfc:	e008      	b.n	8005c10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	1c59      	adds	r1, r3, #1
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	6211      	str	r1, [r2, #32]
 8005c08:	781a      	ldrb	r2, [r3, #0]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10f      	bne.n	8005c44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68da      	ldr	r2, [r3, #12]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c44:	2300      	movs	r3, #0
 8005c46:	e000      	b.n	8005c4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c48:	2302      	movs	r3, #2
  }
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b082      	sub	sp, #8
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68da      	ldr	r2, [r3, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff fc88 	bl	800558c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b08c      	sub	sp, #48	; 0x30
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b22      	cmp	r3, #34	; 0x22
 8005c98:	f040 80ab 	bne.w	8005df2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca4:	d117      	bne.n	8005cd6 <UART_Receive_IT+0x50>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d113      	bne.n	8005cd6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cce:	1c9a      	adds	r2, r3, #2
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	629a      	str	r2, [r3, #40]	; 0x28
 8005cd4:	e026      	b.n	8005d24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cda:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ce8:	d007      	beq.n	8005cfa <UART_Receive_IT+0x74>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10a      	bne.n	8005d08 <UART_Receive_IT+0x82>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d106      	bne.n	8005d08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d04:	701a      	strb	r2, [r3, #0]
 8005d06:	e008      	b.n	8005d1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1e:	1c5a      	adds	r2, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4619      	mov	r1, r3
 8005d32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d15a      	bne.n	8005dee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0220 	bic.w	r2, r2, #32
 8005d46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	695a      	ldr	r2, [r3, #20]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0201 	bic.w	r2, r2, #1
 8005d66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d135      	bne.n	8005de4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	330c      	adds	r3, #12
 8005d84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f023 0310 	bic.w	r3, r3, #16
 8005d94:	627b      	str	r3, [r7, #36]	; 0x24
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d9e:	623a      	str	r2, [r7, #32]
 8005da0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da2:	69f9      	ldr	r1, [r7, #28]
 8005da4:	6a3a      	ldr	r2, [r7, #32]
 8005da6:	e841 2300 	strex	r3, r2, [r1]
 8005daa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e5      	bne.n	8005d7e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d10a      	bne.n	8005dd6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	60fb      	str	r3, [r7, #12]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	60fb      	str	r3, [r7, #12]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff fbfd 	bl	80055dc <HAL_UARTEx_RxEventCallback>
 8005de2:	e002      	b.n	8005dea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff fbdb 	bl	80055a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	e002      	b.n	8005df4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005dee:	2300      	movs	r3, #0
 8005df0:	e000      	b.n	8005df4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005df2:	2302      	movs	r3, #2
  }
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3730      	adds	r7, #48	; 0x30
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e00:	b0c0      	sub	sp, #256	; 0x100
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e18:	68d9      	ldr	r1, [r3, #12]
 8005e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	ea40 0301 	orr.w	r3, r0, r1
 8005e24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e54:	f021 010c 	bic.w	r1, r1, #12
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e62:	430b      	orrs	r3, r1
 8005e64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e76:	6999      	ldr	r1, [r3, #24]
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	ea40 0301 	orr.w	r3, r0, r1
 8005e82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b8f      	ldr	r3, [pc, #572]	; (80060c8 <UART_SetConfig+0x2cc>)
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d005      	beq.n	8005e9c <UART_SetConfig+0xa0>
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	4b8d      	ldr	r3, [pc, #564]	; (80060cc <UART_SetConfig+0x2d0>)
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d104      	bne.n	8005ea6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e9c:	f7fe fa38 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8005ea0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ea4:	e003      	b.n	8005eae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ea6:	f7fe fa1f 	bl	80042e8 <HAL_RCC_GetPCLK1Freq>
 8005eaa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb2:	69db      	ldr	r3, [r3, #28]
 8005eb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eb8:	f040 810c 	bne.w	80060d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ebc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ec6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005eca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ece:	4622      	mov	r2, r4
 8005ed0:	462b      	mov	r3, r5
 8005ed2:	1891      	adds	r1, r2, r2
 8005ed4:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ed6:	415b      	adcs	r3, r3
 8005ed8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005eda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ede:	4621      	mov	r1, r4
 8005ee0:	eb12 0801 	adds.w	r8, r2, r1
 8005ee4:	4629      	mov	r1, r5
 8005ee6:	eb43 0901 	adc.w	r9, r3, r1
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	f04f 0300 	mov.w	r3, #0
 8005ef2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ef6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005efa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005efe:	4690      	mov	r8, r2
 8005f00:	4699      	mov	r9, r3
 8005f02:	4623      	mov	r3, r4
 8005f04:	eb18 0303 	adds.w	r3, r8, r3
 8005f08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f0c:	462b      	mov	r3, r5
 8005f0e:	eb49 0303 	adc.w	r3, r9, r3
 8005f12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	18db      	adds	r3, r3, r3
 8005f2e:	653b      	str	r3, [r7, #80]	; 0x50
 8005f30:	4613      	mov	r3, r2
 8005f32:	eb42 0303 	adc.w	r3, r2, r3
 8005f36:	657b      	str	r3, [r7, #84]	; 0x54
 8005f38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f40:	f7fa f99e 	bl	8000280 <__aeabi_uldivmod>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4b61      	ldr	r3, [pc, #388]	; (80060d0 <UART_SetConfig+0x2d4>)
 8005f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	011c      	lsls	r4, r3, #4
 8005f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f56:	2200      	movs	r2, #0
 8005f58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f64:	4642      	mov	r2, r8
 8005f66:	464b      	mov	r3, r9
 8005f68:	1891      	adds	r1, r2, r2
 8005f6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f6c:	415b      	adcs	r3, r3
 8005f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f74:	4641      	mov	r1, r8
 8005f76:	eb12 0a01 	adds.w	sl, r2, r1
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	eb43 0b01 	adc.w	fp, r3, r1
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	f04f 0300 	mov.w	r3, #0
 8005f88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f94:	4692      	mov	sl, r2
 8005f96:	469b      	mov	fp, r3
 8005f98:	4643      	mov	r3, r8
 8005f9a:	eb1a 0303 	adds.w	r3, sl, r3
 8005f9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	eb4b 0303 	adc.w	r3, fp, r3
 8005fa8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fb8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	18db      	adds	r3, r3, r3
 8005fc4:	643b      	str	r3, [r7, #64]	; 0x40
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	eb42 0303 	adc.w	r3, r2, r3
 8005fcc:	647b      	str	r3, [r7, #68]	; 0x44
 8005fce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fd6:	f7fa f953 	bl	8000280 <__aeabi_uldivmod>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	4611      	mov	r1, r2
 8005fe0:	4b3b      	ldr	r3, [pc, #236]	; (80060d0 <UART_SetConfig+0x2d4>)
 8005fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8005fe6:	095b      	lsrs	r3, r3, #5
 8005fe8:	2264      	movs	r2, #100	; 0x64
 8005fea:	fb02 f303 	mul.w	r3, r2, r3
 8005fee:	1acb      	subs	r3, r1, r3
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ff6:	4b36      	ldr	r3, [pc, #216]	; (80060d0 <UART_SetConfig+0x2d4>)
 8005ff8:	fba3 2302 	umull	r2, r3, r3, r2
 8005ffc:	095b      	lsrs	r3, r3, #5
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006004:	441c      	add	r4, r3
 8006006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800600a:	2200      	movs	r2, #0
 800600c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006010:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006014:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006018:	4642      	mov	r2, r8
 800601a:	464b      	mov	r3, r9
 800601c:	1891      	adds	r1, r2, r2
 800601e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006020:	415b      	adcs	r3, r3
 8006022:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006024:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006028:	4641      	mov	r1, r8
 800602a:	1851      	adds	r1, r2, r1
 800602c:	6339      	str	r1, [r7, #48]	; 0x30
 800602e:	4649      	mov	r1, r9
 8006030:	414b      	adcs	r3, r1
 8006032:	637b      	str	r3, [r7, #52]	; 0x34
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006040:	4659      	mov	r1, fp
 8006042:	00cb      	lsls	r3, r1, #3
 8006044:	4651      	mov	r1, sl
 8006046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800604a:	4651      	mov	r1, sl
 800604c:	00ca      	lsls	r2, r1, #3
 800604e:	4610      	mov	r0, r2
 8006050:	4619      	mov	r1, r3
 8006052:	4603      	mov	r3, r0
 8006054:	4642      	mov	r2, r8
 8006056:	189b      	adds	r3, r3, r2
 8006058:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800605c:	464b      	mov	r3, r9
 800605e:	460a      	mov	r2, r1
 8006060:	eb42 0303 	adc.w	r3, r2, r3
 8006064:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006074:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006078:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800607c:	460b      	mov	r3, r1
 800607e:	18db      	adds	r3, r3, r3
 8006080:	62bb      	str	r3, [r7, #40]	; 0x28
 8006082:	4613      	mov	r3, r2
 8006084:	eb42 0303 	adc.w	r3, r2, r3
 8006088:	62fb      	str	r3, [r7, #44]	; 0x2c
 800608a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800608e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006092:	f7fa f8f5 	bl	8000280 <__aeabi_uldivmod>
 8006096:	4602      	mov	r2, r0
 8006098:	460b      	mov	r3, r1
 800609a:	4b0d      	ldr	r3, [pc, #52]	; (80060d0 <UART_SetConfig+0x2d4>)
 800609c:	fba3 1302 	umull	r1, r3, r3, r2
 80060a0:	095b      	lsrs	r3, r3, #5
 80060a2:	2164      	movs	r1, #100	; 0x64
 80060a4:	fb01 f303 	mul.w	r3, r1, r3
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	3332      	adds	r3, #50	; 0x32
 80060ae:	4a08      	ldr	r2, [pc, #32]	; (80060d0 <UART_SetConfig+0x2d4>)
 80060b0:	fba2 2303 	umull	r2, r3, r2, r3
 80060b4:	095b      	lsrs	r3, r3, #5
 80060b6:	f003 0207 	and.w	r2, r3, #7
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4422      	add	r2, r4
 80060c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060c4:	e105      	b.n	80062d2 <UART_SetConfig+0x4d6>
 80060c6:	bf00      	nop
 80060c8:	40011000 	.word	0x40011000
 80060cc:	40011400 	.word	0x40011400
 80060d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060d8:	2200      	movs	r2, #0
 80060da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060e6:	4642      	mov	r2, r8
 80060e8:	464b      	mov	r3, r9
 80060ea:	1891      	adds	r1, r2, r2
 80060ec:	6239      	str	r1, [r7, #32]
 80060ee:	415b      	adcs	r3, r3
 80060f0:	627b      	str	r3, [r7, #36]	; 0x24
 80060f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060f6:	4641      	mov	r1, r8
 80060f8:	1854      	adds	r4, r2, r1
 80060fa:	4649      	mov	r1, r9
 80060fc:	eb43 0501 	adc.w	r5, r3, r1
 8006100:	f04f 0200 	mov.w	r2, #0
 8006104:	f04f 0300 	mov.w	r3, #0
 8006108:	00eb      	lsls	r3, r5, #3
 800610a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800610e:	00e2      	lsls	r2, r4, #3
 8006110:	4614      	mov	r4, r2
 8006112:	461d      	mov	r5, r3
 8006114:	4643      	mov	r3, r8
 8006116:	18e3      	adds	r3, r4, r3
 8006118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800611c:	464b      	mov	r3, r9
 800611e:	eb45 0303 	adc.w	r3, r5, r3
 8006122:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006132:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006136:	f04f 0200 	mov.w	r2, #0
 800613a:	f04f 0300 	mov.w	r3, #0
 800613e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006142:	4629      	mov	r1, r5
 8006144:	008b      	lsls	r3, r1, #2
 8006146:	4621      	mov	r1, r4
 8006148:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800614c:	4621      	mov	r1, r4
 800614e:	008a      	lsls	r2, r1, #2
 8006150:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006154:	f7fa f894 	bl	8000280 <__aeabi_uldivmod>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4b60      	ldr	r3, [pc, #384]	; (80062e0 <UART_SetConfig+0x4e4>)
 800615e:	fba3 2302 	umull	r2, r3, r3, r2
 8006162:	095b      	lsrs	r3, r3, #5
 8006164:	011c      	lsls	r4, r3, #4
 8006166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800616a:	2200      	movs	r2, #0
 800616c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006170:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006174:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006178:	4642      	mov	r2, r8
 800617a:	464b      	mov	r3, r9
 800617c:	1891      	adds	r1, r2, r2
 800617e:	61b9      	str	r1, [r7, #24]
 8006180:	415b      	adcs	r3, r3
 8006182:	61fb      	str	r3, [r7, #28]
 8006184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006188:	4641      	mov	r1, r8
 800618a:	1851      	adds	r1, r2, r1
 800618c:	6139      	str	r1, [r7, #16]
 800618e:	4649      	mov	r1, r9
 8006190:	414b      	adcs	r3, r1
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	f04f 0200 	mov.w	r2, #0
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061a0:	4659      	mov	r1, fp
 80061a2:	00cb      	lsls	r3, r1, #3
 80061a4:	4651      	mov	r1, sl
 80061a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061aa:	4651      	mov	r1, sl
 80061ac:	00ca      	lsls	r2, r1, #3
 80061ae:	4610      	mov	r0, r2
 80061b0:	4619      	mov	r1, r3
 80061b2:	4603      	mov	r3, r0
 80061b4:	4642      	mov	r2, r8
 80061b6:	189b      	adds	r3, r3, r2
 80061b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061bc:	464b      	mov	r3, r9
 80061be:	460a      	mov	r2, r1
 80061c0:	eb42 0303 	adc.w	r3, r2, r3
 80061c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80061d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061e0:	4649      	mov	r1, r9
 80061e2:	008b      	lsls	r3, r1, #2
 80061e4:	4641      	mov	r1, r8
 80061e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ea:	4641      	mov	r1, r8
 80061ec:	008a      	lsls	r2, r1, #2
 80061ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061f2:	f7fa f845 	bl	8000280 <__aeabi_uldivmod>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4b39      	ldr	r3, [pc, #228]	; (80062e0 <UART_SetConfig+0x4e4>)
 80061fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006200:	095b      	lsrs	r3, r3, #5
 8006202:	2164      	movs	r1, #100	; 0x64
 8006204:	fb01 f303 	mul.w	r3, r1, r3
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	011b      	lsls	r3, r3, #4
 800620c:	3332      	adds	r3, #50	; 0x32
 800620e:	4a34      	ldr	r2, [pc, #208]	; (80062e0 <UART_SetConfig+0x4e4>)
 8006210:	fba2 2303 	umull	r2, r3, r2, r3
 8006214:	095b      	lsrs	r3, r3, #5
 8006216:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800621a:	441c      	add	r4, r3
 800621c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006220:	2200      	movs	r2, #0
 8006222:	673b      	str	r3, [r7, #112]	; 0x70
 8006224:	677a      	str	r2, [r7, #116]	; 0x74
 8006226:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800622a:	4642      	mov	r2, r8
 800622c:	464b      	mov	r3, r9
 800622e:	1891      	adds	r1, r2, r2
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	415b      	adcs	r3, r3
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800623a:	4641      	mov	r1, r8
 800623c:	1851      	adds	r1, r2, r1
 800623e:	6039      	str	r1, [r7, #0]
 8006240:	4649      	mov	r1, r9
 8006242:	414b      	adcs	r3, r1
 8006244:	607b      	str	r3, [r7, #4]
 8006246:	f04f 0200 	mov.w	r2, #0
 800624a:	f04f 0300 	mov.w	r3, #0
 800624e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006252:	4659      	mov	r1, fp
 8006254:	00cb      	lsls	r3, r1, #3
 8006256:	4651      	mov	r1, sl
 8006258:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800625c:	4651      	mov	r1, sl
 800625e:	00ca      	lsls	r2, r1, #3
 8006260:	4610      	mov	r0, r2
 8006262:	4619      	mov	r1, r3
 8006264:	4603      	mov	r3, r0
 8006266:	4642      	mov	r2, r8
 8006268:	189b      	adds	r3, r3, r2
 800626a:	66bb      	str	r3, [r7, #104]	; 0x68
 800626c:	464b      	mov	r3, r9
 800626e:	460a      	mov	r2, r1
 8006270:	eb42 0303 	adc.w	r3, r2, r3
 8006274:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	663b      	str	r3, [r7, #96]	; 0x60
 8006280:	667a      	str	r2, [r7, #100]	; 0x64
 8006282:	f04f 0200 	mov.w	r2, #0
 8006286:	f04f 0300 	mov.w	r3, #0
 800628a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800628e:	4649      	mov	r1, r9
 8006290:	008b      	lsls	r3, r1, #2
 8006292:	4641      	mov	r1, r8
 8006294:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006298:	4641      	mov	r1, r8
 800629a:	008a      	lsls	r2, r1, #2
 800629c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062a0:	f7f9 ffee 	bl	8000280 <__aeabi_uldivmod>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4b0d      	ldr	r3, [pc, #52]	; (80062e0 <UART_SetConfig+0x4e4>)
 80062aa:	fba3 1302 	umull	r1, r3, r3, r2
 80062ae:	095b      	lsrs	r3, r3, #5
 80062b0:	2164      	movs	r1, #100	; 0x64
 80062b2:	fb01 f303 	mul.w	r3, r1, r3
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	3332      	adds	r3, #50	; 0x32
 80062bc:	4a08      	ldr	r2, [pc, #32]	; (80062e0 <UART_SetConfig+0x4e4>)
 80062be:	fba2 2303 	umull	r2, r3, r2, r3
 80062c2:	095b      	lsrs	r3, r3, #5
 80062c4:	f003 020f 	and.w	r2, r3, #15
 80062c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4422      	add	r2, r4
 80062d0:	609a      	str	r2, [r3, #8]
}
 80062d2:	bf00      	nop
 80062d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062d8:	46bd      	mov	sp, r7
 80062da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062de:	bf00      	nop
 80062e0:	51eb851f 	.word	0x51eb851f

080062e4 <__errno>:
 80062e4:	4b01      	ldr	r3, [pc, #4]	; (80062ec <__errno+0x8>)
 80062e6:	6818      	ldr	r0, [r3, #0]
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	2000000c 	.word	0x2000000c

080062f0 <__libc_init_array>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	4d0d      	ldr	r5, [pc, #52]	; (8006328 <__libc_init_array+0x38>)
 80062f4:	4c0d      	ldr	r4, [pc, #52]	; (800632c <__libc_init_array+0x3c>)
 80062f6:	1b64      	subs	r4, r4, r5
 80062f8:	10a4      	asrs	r4, r4, #2
 80062fa:	2600      	movs	r6, #0
 80062fc:	42a6      	cmp	r6, r4
 80062fe:	d109      	bne.n	8006314 <__libc_init_array+0x24>
 8006300:	4d0b      	ldr	r5, [pc, #44]	; (8006330 <__libc_init_array+0x40>)
 8006302:	4c0c      	ldr	r4, [pc, #48]	; (8006334 <__libc_init_array+0x44>)
 8006304:	f001 fa00 	bl	8007708 <_init>
 8006308:	1b64      	subs	r4, r4, r5
 800630a:	10a4      	asrs	r4, r4, #2
 800630c:	2600      	movs	r6, #0
 800630e:	42a6      	cmp	r6, r4
 8006310:	d105      	bne.n	800631e <__libc_init_array+0x2e>
 8006312:	bd70      	pop	{r4, r5, r6, pc}
 8006314:	f855 3b04 	ldr.w	r3, [r5], #4
 8006318:	4798      	blx	r3
 800631a:	3601      	adds	r6, #1
 800631c:	e7ee      	b.n	80062fc <__libc_init_array+0xc>
 800631e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006322:	4798      	blx	r3
 8006324:	3601      	adds	r6, #1
 8006326:	e7f2      	b.n	800630e <__libc_init_array+0x1e>
 8006328:	08007968 	.word	0x08007968
 800632c:	08007968 	.word	0x08007968
 8006330:	08007968 	.word	0x08007968
 8006334:	08007970 	.word	0x08007970

08006338 <memset>:
 8006338:	4402      	add	r2, r0
 800633a:	4603      	mov	r3, r0
 800633c:	4293      	cmp	r3, r2
 800633e:	d100      	bne.n	8006342 <memset+0xa>
 8006340:	4770      	bx	lr
 8006342:	f803 1b01 	strb.w	r1, [r3], #1
 8006346:	e7f9      	b.n	800633c <memset+0x4>

08006348 <iprintf>:
 8006348:	b40f      	push	{r0, r1, r2, r3}
 800634a:	4b0a      	ldr	r3, [pc, #40]	; (8006374 <iprintf+0x2c>)
 800634c:	b513      	push	{r0, r1, r4, lr}
 800634e:	681c      	ldr	r4, [r3, #0]
 8006350:	b124      	cbz	r4, 800635c <iprintf+0x14>
 8006352:	69a3      	ldr	r3, [r4, #24]
 8006354:	b913      	cbnz	r3, 800635c <iprintf+0x14>
 8006356:	4620      	mov	r0, r4
 8006358:	f000 fa7e 	bl	8006858 <__sinit>
 800635c:	ab05      	add	r3, sp, #20
 800635e:	9a04      	ldr	r2, [sp, #16]
 8006360:	68a1      	ldr	r1, [r4, #8]
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	4620      	mov	r0, r4
 8006366:	f000 fde3 	bl	8006f30 <_vfiprintf_r>
 800636a:	b002      	add	sp, #8
 800636c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006370:	b004      	add	sp, #16
 8006372:	4770      	bx	lr
 8006374:	2000000c 	.word	0x2000000c

08006378 <_puts_r>:
 8006378:	b570      	push	{r4, r5, r6, lr}
 800637a:	460e      	mov	r6, r1
 800637c:	4605      	mov	r5, r0
 800637e:	b118      	cbz	r0, 8006388 <_puts_r+0x10>
 8006380:	6983      	ldr	r3, [r0, #24]
 8006382:	b90b      	cbnz	r3, 8006388 <_puts_r+0x10>
 8006384:	f000 fa68 	bl	8006858 <__sinit>
 8006388:	69ab      	ldr	r3, [r5, #24]
 800638a:	68ac      	ldr	r4, [r5, #8]
 800638c:	b913      	cbnz	r3, 8006394 <_puts_r+0x1c>
 800638e:	4628      	mov	r0, r5
 8006390:	f000 fa62 	bl	8006858 <__sinit>
 8006394:	4b2c      	ldr	r3, [pc, #176]	; (8006448 <_puts_r+0xd0>)
 8006396:	429c      	cmp	r4, r3
 8006398:	d120      	bne.n	80063dc <_puts_r+0x64>
 800639a:	686c      	ldr	r4, [r5, #4]
 800639c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800639e:	07db      	lsls	r3, r3, #31
 80063a0:	d405      	bmi.n	80063ae <_puts_r+0x36>
 80063a2:	89a3      	ldrh	r3, [r4, #12]
 80063a4:	0598      	lsls	r0, r3, #22
 80063a6:	d402      	bmi.n	80063ae <_puts_r+0x36>
 80063a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063aa:	f000 faf3 	bl	8006994 <__retarget_lock_acquire_recursive>
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	0719      	lsls	r1, r3, #28
 80063b2:	d51d      	bpl.n	80063f0 <_puts_r+0x78>
 80063b4:	6923      	ldr	r3, [r4, #16]
 80063b6:	b1db      	cbz	r3, 80063f0 <_puts_r+0x78>
 80063b8:	3e01      	subs	r6, #1
 80063ba:	68a3      	ldr	r3, [r4, #8]
 80063bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80063c0:	3b01      	subs	r3, #1
 80063c2:	60a3      	str	r3, [r4, #8]
 80063c4:	bb39      	cbnz	r1, 8006416 <_puts_r+0x9e>
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	da38      	bge.n	800643c <_puts_r+0xc4>
 80063ca:	4622      	mov	r2, r4
 80063cc:	210a      	movs	r1, #10
 80063ce:	4628      	mov	r0, r5
 80063d0:	f000 f868 	bl	80064a4 <__swbuf_r>
 80063d4:	3001      	adds	r0, #1
 80063d6:	d011      	beq.n	80063fc <_puts_r+0x84>
 80063d8:	250a      	movs	r5, #10
 80063da:	e011      	b.n	8006400 <_puts_r+0x88>
 80063dc:	4b1b      	ldr	r3, [pc, #108]	; (800644c <_puts_r+0xd4>)
 80063de:	429c      	cmp	r4, r3
 80063e0:	d101      	bne.n	80063e6 <_puts_r+0x6e>
 80063e2:	68ac      	ldr	r4, [r5, #8]
 80063e4:	e7da      	b.n	800639c <_puts_r+0x24>
 80063e6:	4b1a      	ldr	r3, [pc, #104]	; (8006450 <_puts_r+0xd8>)
 80063e8:	429c      	cmp	r4, r3
 80063ea:	bf08      	it	eq
 80063ec:	68ec      	ldreq	r4, [r5, #12]
 80063ee:	e7d5      	b.n	800639c <_puts_r+0x24>
 80063f0:	4621      	mov	r1, r4
 80063f2:	4628      	mov	r0, r5
 80063f4:	f000 f8a8 	bl	8006548 <__swsetup_r>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	d0dd      	beq.n	80063b8 <_puts_r+0x40>
 80063fc:	f04f 35ff 	mov.w	r5, #4294967295
 8006400:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006402:	07da      	lsls	r2, r3, #31
 8006404:	d405      	bmi.n	8006412 <_puts_r+0x9a>
 8006406:	89a3      	ldrh	r3, [r4, #12]
 8006408:	059b      	lsls	r3, r3, #22
 800640a:	d402      	bmi.n	8006412 <_puts_r+0x9a>
 800640c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800640e:	f000 fac2 	bl	8006996 <__retarget_lock_release_recursive>
 8006412:	4628      	mov	r0, r5
 8006414:	bd70      	pop	{r4, r5, r6, pc}
 8006416:	2b00      	cmp	r3, #0
 8006418:	da04      	bge.n	8006424 <_puts_r+0xac>
 800641a:	69a2      	ldr	r2, [r4, #24]
 800641c:	429a      	cmp	r2, r3
 800641e:	dc06      	bgt.n	800642e <_puts_r+0xb6>
 8006420:	290a      	cmp	r1, #10
 8006422:	d004      	beq.n	800642e <_puts_r+0xb6>
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	6022      	str	r2, [r4, #0]
 800642a:	7019      	strb	r1, [r3, #0]
 800642c:	e7c5      	b.n	80063ba <_puts_r+0x42>
 800642e:	4622      	mov	r2, r4
 8006430:	4628      	mov	r0, r5
 8006432:	f000 f837 	bl	80064a4 <__swbuf_r>
 8006436:	3001      	adds	r0, #1
 8006438:	d1bf      	bne.n	80063ba <_puts_r+0x42>
 800643a:	e7df      	b.n	80063fc <_puts_r+0x84>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	250a      	movs	r5, #10
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	6022      	str	r2, [r4, #0]
 8006444:	701d      	strb	r5, [r3, #0]
 8006446:	e7db      	b.n	8006400 <_puts_r+0x88>
 8006448:	080078ec 	.word	0x080078ec
 800644c:	0800790c 	.word	0x0800790c
 8006450:	080078cc 	.word	0x080078cc

08006454 <puts>:
 8006454:	4b02      	ldr	r3, [pc, #8]	; (8006460 <puts+0xc>)
 8006456:	4601      	mov	r1, r0
 8006458:	6818      	ldr	r0, [r3, #0]
 800645a:	f7ff bf8d 	b.w	8006378 <_puts_r>
 800645e:	bf00      	nop
 8006460:	2000000c 	.word	0x2000000c

08006464 <siprintf>:
 8006464:	b40e      	push	{r1, r2, r3}
 8006466:	b500      	push	{lr}
 8006468:	b09c      	sub	sp, #112	; 0x70
 800646a:	ab1d      	add	r3, sp, #116	; 0x74
 800646c:	9002      	str	r0, [sp, #8]
 800646e:	9006      	str	r0, [sp, #24]
 8006470:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006474:	4809      	ldr	r0, [pc, #36]	; (800649c <siprintf+0x38>)
 8006476:	9107      	str	r1, [sp, #28]
 8006478:	9104      	str	r1, [sp, #16]
 800647a:	4909      	ldr	r1, [pc, #36]	; (80064a0 <siprintf+0x3c>)
 800647c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006480:	9105      	str	r1, [sp, #20]
 8006482:	6800      	ldr	r0, [r0, #0]
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	a902      	add	r1, sp, #8
 8006488:	f000 fc28 	bl	8006cdc <_svfiprintf_r>
 800648c:	9b02      	ldr	r3, [sp, #8]
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	b01c      	add	sp, #112	; 0x70
 8006494:	f85d eb04 	ldr.w	lr, [sp], #4
 8006498:	b003      	add	sp, #12
 800649a:	4770      	bx	lr
 800649c:	2000000c 	.word	0x2000000c
 80064a0:	ffff0208 	.word	0xffff0208

080064a4 <__swbuf_r>:
 80064a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064a6:	460e      	mov	r6, r1
 80064a8:	4614      	mov	r4, r2
 80064aa:	4605      	mov	r5, r0
 80064ac:	b118      	cbz	r0, 80064b6 <__swbuf_r+0x12>
 80064ae:	6983      	ldr	r3, [r0, #24]
 80064b0:	b90b      	cbnz	r3, 80064b6 <__swbuf_r+0x12>
 80064b2:	f000 f9d1 	bl	8006858 <__sinit>
 80064b6:	4b21      	ldr	r3, [pc, #132]	; (800653c <__swbuf_r+0x98>)
 80064b8:	429c      	cmp	r4, r3
 80064ba:	d12b      	bne.n	8006514 <__swbuf_r+0x70>
 80064bc:	686c      	ldr	r4, [r5, #4]
 80064be:	69a3      	ldr	r3, [r4, #24]
 80064c0:	60a3      	str	r3, [r4, #8]
 80064c2:	89a3      	ldrh	r3, [r4, #12]
 80064c4:	071a      	lsls	r2, r3, #28
 80064c6:	d52f      	bpl.n	8006528 <__swbuf_r+0x84>
 80064c8:	6923      	ldr	r3, [r4, #16]
 80064ca:	b36b      	cbz	r3, 8006528 <__swbuf_r+0x84>
 80064cc:	6923      	ldr	r3, [r4, #16]
 80064ce:	6820      	ldr	r0, [r4, #0]
 80064d0:	1ac0      	subs	r0, r0, r3
 80064d2:	6963      	ldr	r3, [r4, #20]
 80064d4:	b2f6      	uxtb	r6, r6
 80064d6:	4283      	cmp	r3, r0
 80064d8:	4637      	mov	r7, r6
 80064da:	dc04      	bgt.n	80064e6 <__swbuf_r+0x42>
 80064dc:	4621      	mov	r1, r4
 80064de:	4628      	mov	r0, r5
 80064e0:	f000 f926 	bl	8006730 <_fflush_r>
 80064e4:	bb30      	cbnz	r0, 8006534 <__swbuf_r+0x90>
 80064e6:	68a3      	ldr	r3, [r4, #8]
 80064e8:	3b01      	subs	r3, #1
 80064ea:	60a3      	str	r3, [r4, #8]
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	6022      	str	r2, [r4, #0]
 80064f2:	701e      	strb	r6, [r3, #0]
 80064f4:	6963      	ldr	r3, [r4, #20]
 80064f6:	3001      	adds	r0, #1
 80064f8:	4283      	cmp	r3, r0
 80064fa:	d004      	beq.n	8006506 <__swbuf_r+0x62>
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	07db      	lsls	r3, r3, #31
 8006500:	d506      	bpl.n	8006510 <__swbuf_r+0x6c>
 8006502:	2e0a      	cmp	r6, #10
 8006504:	d104      	bne.n	8006510 <__swbuf_r+0x6c>
 8006506:	4621      	mov	r1, r4
 8006508:	4628      	mov	r0, r5
 800650a:	f000 f911 	bl	8006730 <_fflush_r>
 800650e:	b988      	cbnz	r0, 8006534 <__swbuf_r+0x90>
 8006510:	4638      	mov	r0, r7
 8006512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006514:	4b0a      	ldr	r3, [pc, #40]	; (8006540 <__swbuf_r+0x9c>)
 8006516:	429c      	cmp	r4, r3
 8006518:	d101      	bne.n	800651e <__swbuf_r+0x7a>
 800651a:	68ac      	ldr	r4, [r5, #8]
 800651c:	e7cf      	b.n	80064be <__swbuf_r+0x1a>
 800651e:	4b09      	ldr	r3, [pc, #36]	; (8006544 <__swbuf_r+0xa0>)
 8006520:	429c      	cmp	r4, r3
 8006522:	bf08      	it	eq
 8006524:	68ec      	ldreq	r4, [r5, #12]
 8006526:	e7ca      	b.n	80064be <__swbuf_r+0x1a>
 8006528:	4621      	mov	r1, r4
 800652a:	4628      	mov	r0, r5
 800652c:	f000 f80c 	bl	8006548 <__swsetup_r>
 8006530:	2800      	cmp	r0, #0
 8006532:	d0cb      	beq.n	80064cc <__swbuf_r+0x28>
 8006534:	f04f 37ff 	mov.w	r7, #4294967295
 8006538:	e7ea      	b.n	8006510 <__swbuf_r+0x6c>
 800653a:	bf00      	nop
 800653c:	080078ec 	.word	0x080078ec
 8006540:	0800790c 	.word	0x0800790c
 8006544:	080078cc 	.word	0x080078cc

08006548 <__swsetup_r>:
 8006548:	4b32      	ldr	r3, [pc, #200]	; (8006614 <__swsetup_r+0xcc>)
 800654a:	b570      	push	{r4, r5, r6, lr}
 800654c:	681d      	ldr	r5, [r3, #0]
 800654e:	4606      	mov	r6, r0
 8006550:	460c      	mov	r4, r1
 8006552:	b125      	cbz	r5, 800655e <__swsetup_r+0x16>
 8006554:	69ab      	ldr	r3, [r5, #24]
 8006556:	b913      	cbnz	r3, 800655e <__swsetup_r+0x16>
 8006558:	4628      	mov	r0, r5
 800655a:	f000 f97d 	bl	8006858 <__sinit>
 800655e:	4b2e      	ldr	r3, [pc, #184]	; (8006618 <__swsetup_r+0xd0>)
 8006560:	429c      	cmp	r4, r3
 8006562:	d10f      	bne.n	8006584 <__swsetup_r+0x3c>
 8006564:	686c      	ldr	r4, [r5, #4]
 8006566:	89a3      	ldrh	r3, [r4, #12]
 8006568:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800656c:	0719      	lsls	r1, r3, #28
 800656e:	d42c      	bmi.n	80065ca <__swsetup_r+0x82>
 8006570:	06dd      	lsls	r5, r3, #27
 8006572:	d411      	bmi.n	8006598 <__swsetup_r+0x50>
 8006574:	2309      	movs	r3, #9
 8006576:	6033      	str	r3, [r6, #0]
 8006578:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800657c:	81a3      	strh	r3, [r4, #12]
 800657e:	f04f 30ff 	mov.w	r0, #4294967295
 8006582:	e03e      	b.n	8006602 <__swsetup_r+0xba>
 8006584:	4b25      	ldr	r3, [pc, #148]	; (800661c <__swsetup_r+0xd4>)
 8006586:	429c      	cmp	r4, r3
 8006588:	d101      	bne.n	800658e <__swsetup_r+0x46>
 800658a:	68ac      	ldr	r4, [r5, #8]
 800658c:	e7eb      	b.n	8006566 <__swsetup_r+0x1e>
 800658e:	4b24      	ldr	r3, [pc, #144]	; (8006620 <__swsetup_r+0xd8>)
 8006590:	429c      	cmp	r4, r3
 8006592:	bf08      	it	eq
 8006594:	68ec      	ldreq	r4, [r5, #12]
 8006596:	e7e6      	b.n	8006566 <__swsetup_r+0x1e>
 8006598:	0758      	lsls	r0, r3, #29
 800659a:	d512      	bpl.n	80065c2 <__swsetup_r+0x7a>
 800659c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800659e:	b141      	cbz	r1, 80065b2 <__swsetup_r+0x6a>
 80065a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065a4:	4299      	cmp	r1, r3
 80065a6:	d002      	beq.n	80065ae <__swsetup_r+0x66>
 80065a8:	4630      	mov	r0, r6
 80065aa:	f000 fa5b 	bl	8006a64 <_free_r>
 80065ae:	2300      	movs	r3, #0
 80065b0:	6363      	str	r3, [r4, #52]	; 0x34
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	2300      	movs	r3, #0
 80065bc:	6063      	str	r3, [r4, #4]
 80065be:	6923      	ldr	r3, [r4, #16]
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	89a3      	ldrh	r3, [r4, #12]
 80065c4:	f043 0308 	orr.w	r3, r3, #8
 80065c8:	81a3      	strh	r3, [r4, #12]
 80065ca:	6923      	ldr	r3, [r4, #16]
 80065cc:	b94b      	cbnz	r3, 80065e2 <__swsetup_r+0x9a>
 80065ce:	89a3      	ldrh	r3, [r4, #12]
 80065d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065d8:	d003      	beq.n	80065e2 <__swsetup_r+0x9a>
 80065da:	4621      	mov	r1, r4
 80065dc:	4630      	mov	r0, r6
 80065de:	f000 fa01 	bl	80069e4 <__smakebuf_r>
 80065e2:	89a0      	ldrh	r0, [r4, #12]
 80065e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065e8:	f010 0301 	ands.w	r3, r0, #1
 80065ec:	d00a      	beq.n	8006604 <__swsetup_r+0xbc>
 80065ee:	2300      	movs	r3, #0
 80065f0:	60a3      	str	r3, [r4, #8]
 80065f2:	6963      	ldr	r3, [r4, #20]
 80065f4:	425b      	negs	r3, r3
 80065f6:	61a3      	str	r3, [r4, #24]
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	b943      	cbnz	r3, 800660e <__swsetup_r+0xc6>
 80065fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006600:	d1ba      	bne.n	8006578 <__swsetup_r+0x30>
 8006602:	bd70      	pop	{r4, r5, r6, pc}
 8006604:	0781      	lsls	r1, r0, #30
 8006606:	bf58      	it	pl
 8006608:	6963      	ldrpl	r3, [r4, #20]
 800660a:	60a3      	str	r3, [r4, #8]
 800660c:	e7f4      	b.n	80065f8 <__swsetup_r+0xb0>
 800660e:	2000      	movs	r0, #0
 8006610:	e7f7      	b.n	8006602 <__swsetup_r+0xba>
 8006612:	bf00      	nop
 8006614:	2000000c 	.word	0x2000000c
 8006618:	080078ec 	.word	0x080078ec
 800661c:	0800790c 	.word	0x0800790c
 8006620:	080078cc 	.word	0x080078cc

08006624 <__sflush_r>:
 8006624:	898a      	ldrh	r2, [r1, #12]
 8006626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800662a:	4605      	mov	r5, r0
 800662c:	0710      	lsls	r0, r2, #28
 800662e:	460c      	mov	r4, r1
 8006630:	d458      	bmi.n	80066e4 <__sflush_r+0xc0>
 8006632:	684b      	ldr	r3, [r1, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	dc05      	bgt.n	8006644 <__sflush_r+0x20>
 8006638:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800663a:	2b00      	cmp	r3, #0
 800663c:	dc02      	bgt.n	8006644 <__sflush_r+0x20>
 800663e:	2000      	movs	r0, #0
 8006640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006644:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006646:	2e00      	cmp	r6, #0
 8006648:	d0f9      	beq.n	800663e <__sflush_r+0x1a>
 800664a:	2300      	movs	r3, #0
 800664c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006650:	682f      	ldr	r7, [r5, #0]
 8006652:	602b      	str	r3, [r5, #0]
 8006654:	d032      	beq.n	80066bc <__sflush_r+0x98>
 8006656:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006658:	89a3      	ldrh	r3, [r4, #12]
 800665a:	075a      	lsls	r2, r3, #29
 800665c:	d505      	bpl.n	800666a <__sflush_r+0x46>
 800665e:	6863      	ldr	r3, [r4, #4]
 8006660:	1ac0      	subs	r0, r0, r3
 8006662:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006664:	b10b      	cbz	r3, 800666a <__sflush_r+0x46>
 8006666:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006668:	1ac0      	subs	r0, r0, r3
 800666a:	2300      	movs	r3, #0
 800666c:	4602      	mov	r2, r0
 800666e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006670:	6a21      	ldr	r1, [r4, #32]
 8006672:	4628      	mov	r0, r5
 8006674:	47b0      	blx	r6
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	d106      	bne.n	800668a <__sflush_r+0x66>
 800667c:	6829      	ldr	r1, [r5, #0]
 800667e:	291d      	cmp	r1, #29
 8006680:	d82c      	bhi.n	80066dc <__sflush_r+0xb8>
 8006682:	4a2a      	ldr	r2, [pc, #168]	; (800672c <__sflush_r+0x108>)
 8006684:	40ca      	lsrs	r2, r1
 8006686:	07d6      	lsls	r6, r2, #31
 8006688:	d528      	bpl.n	80066dc <__sflush_r+0xb8>
 800668a:	2200      	movs	r2, #0
 800668c:	6062      	str	r2, [r4, #4]
 800668e:	04d9      	lsls	r1, r3, #19
 8006690:	6922      	ldr	r2, [r4, #16]
 8006692:	6022      	str	r2, [r4, #0]
 8006694:	d504      	bpl.n	80066a0 <__sflush_r+0x7c>
 8006696:	1c42      	adds	r2, r0, #1
 8006698:	d101      	bne.n	800669e <__sflush_r+0x7a>
 800669a:	682b      	ldr	r3, [r5, #0]
 800669c:	b903      	cbnz	r3, 80066a0 <__sflush_r+0x7c>
 800669e:	6560      	str	r0, [r4, #84]	; 0x54
 80066a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066a2:	602f      	str	r7, [r5, #0]
 80066a4:	2900      	cmp	r1, #0
 80066a6:	d0ca      	beq.n	800663e <__sflush_r+0x1a>
 80066a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066ac:	4299      	cmp	r1, r3
 80066ae:	d002      	beq.n	80066b6 <__sflush_r+0x92>
 80066b0:	4628      	mov	r0, r5
 80066b2:	f000 f9d7 	bl	8006a64 <_free_r>
 80066b6:	2000      	movs	r0, #0
 80066b8:	6360      	str	r0, [r4, #52]	; 0x34
 80066ba:	e7c1      	b.n	8006640 <__sflush_r+0x1c>
 80066bc:	6a21      	ldr	r1, [r4, #32]
 80066be:	2301      	movs	r3, #1
 80066c0:	4628      	mov	r0, r5
 80066c2:	47b0      	blx	r6
 80066c4:	1c41      	adds	r1, r0, #1
 80066c6:	d1c7      	bne.n	8006658 <__sflush_r+0x34>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d0c4      	beq.n	8006658 <__sflush_r+0x34>
 80066ce:	2b1d      	cmp	r3, #29
 80066d0:	d001      	beq.n	80066d6 <__sflush_r+0xb2>
 80066d2:	2b16      	cmp	r3, #22
 80066d4:	d101      	bne.n	80066da <__sflush_r+0xb6>
 80066d6:	602f      	str	r7, [r5, #0]
 80066d8:	e7b1      	b.n	800663e <__sflush_r+0x1a>
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066e0:	81a3      	strh	r3, [r4, #12]
 80066e2:	e7ad      	b.n	8006640 <__sflush_r+0x1c>
 80066e4:	690f      	ldr	r7, [r1, #16]
 80066e6:	2f00      	cmp	r7, #0
 80066e8:	d0a9      	beq.n	800663e <__sflush_r+0x1a>
 80066ea:	0793      	lsls	r3, r2, #30
 80066ec:	680e      	ldr	r6, [r1, #0]
 80066ee:	bf08      	it	eq
 80066f0:	694b      	ldreq	r3, [r1, #20]
 80066f2:	600f      	str	r7, [r1, #0]
 80066f4:	bf18      	it	ne
 80066f6:	2300      	movne	r3, #0
 80066f8:	eba6 0807 	sub.w	r8, r6, r7
 80066fc:	608b      	str	r3, [r1, #8]
 80066fe:	f1b8 0f00 	cmp.w	r8, #0
 8006702:	dd9c      	ble.n	800663e <__sflush_r+0x1a>
 8006704:	6a21      	ldr	r1, [r4, #32]
 8006706:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006708:	4643      	mov	r3, r8
 800670a:	463a      	mov	r2, r7
 800670c:	4628      	mov	r0, r5
 800670e:	47b0      	blx	r6
 8006710:	2800      	cmp	r0, #0
 8006712:	dc06      	bgt.n	8006722 <__sflush_r+0xfe>
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800671a:	81a3      	strh	r3, [r4, #12]
 800671c:	f04f 30ff 	mov.w	r0, #4294967295
 8006720:	e78e      	b.n	8006640 <__sflush_r+0x1c>
 8006722:	4407      	add	r7, r0
 8006724:	eba8 0800 	sub.w	r8, r8, r0
 8006728:	e7e9      	b.n	80066fe <__sflush_r+0xda>
 800672a:	bf00      	nop
 800672c:	20400001 	.word	0x20400001

08006730 <_fflush_r>:
 8006730:	b538      	push	{r3, r4, r5, lr}
 8006732:	690b      	ldr	r3, [r1, #16]
 8006734:	4605      	mov	r5, r0
 8006736:	460c      	mov	r4, r1
 8006738:	b913      	cbnz	r3, 8006740 <_fflush_r+0x10>
 800673a:	2500      	movs	r5, #0
 800673c:	4628      	mov	r0, r5
 800673e:	bd38      	pop	{r3, r4, r5, pc}
 8006740:	b118      	cbz	r0, 800674a <_fflush_r+0x1a>
 8006742:	6983      	ldr	r3, [r0, #24]
 8006744:	b90b      	cbnz	r3, 800674a <_fflush_r+0x1a>
 8006746:	f000 f887 	bl	8006858 <__sinit>
 800674a:	4b14      	ldr	r3, [pc, #80]	; (800679c <_fflush_r+0x6c>)
 800674c:	429c      	cmp	r4, r3
 800674e:	d11b      	bne.n	8006788 <_fflush_r+0x58>
 8006750:	686c      	ldr	r4, [r5, #4]
 8006752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0ef      	beq.n	800673a <_fflush_r+0xa>
 800675a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800675c:	07d0      	lsls	r0, r2, #31
 800675e:	d404      	bmi.n	800676a <_fflush_r+0x3a>
 8006760:	0599      	lsls	r1, r3, #22
 8006762:	d402      	bmi.n	800676a <_fflush_r+0x3a>
 8006764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006766:	f000 f915 	bl	8006994 <__retarget_lock_acquire_recursive>
 800676a:	4628      	mov	r0, r5
 800676c:	4621      	mov	r1, r4
 800676e:	f7ff ff59 	bl	8006624 <__sflush_r>
 8006772:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006774:	07da      	lsls	r2, r3, #31
 8006776:	4605      	mov	r5, r0
 8006778:	d4e0      	bmi.n	800673c <_fflush_r+0xc>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	059b      	lsls	r3, r3, #22
 800677e:	d4dd      	bmi.n	800673c <_fflush_r+0xc>
 8006780:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006782:	f000 f908 	bl	8006996 <__retarget_lock_release_recursive>
 8006786:	e7d9      	b.n	800673c <_fflush_r+0xc>
 8006788:	4b05      	ldr	r3, [pc, #20]	; (80067a0 <_fflush_r+0x70>)
 800678a:	429c      	cmp	r4, r3
 800678c:	d101      	bne.n	8006792 <_fflush_r+0x62>
 800678e:	68ac      	ldr	r4, [r5, #8]
 8006790:	e7df      	b.n	8006752 <_fflush_r+0x22>
 8006792:	4b04      	ldr	r3, [pc, #16]	; (80067a4 <_fflush_r+0x74>)
 8006794:	429c      	cmp	r4, r3
 8006796:	bf08      	it	eq
 8006798:	68ec      	ldreq	r4, [r5, #12]
 800679a:	e7da      	b.n	8006752 <_fflush_r+0x22>
 800679c:	080078ec 	.word	0x080078ec
 80067a0:	0800790c 	.word	0x0800790c
 80067a4:	080078cc 	.word	0x080078cc

080067a8 <std>:
 80067a8:	2300      	movs	r3, #0
 80067aa:	b510      	push	{r4, lr}
 80067ac:	4604      	mov	r4, r0
 80067ae:	e9c0 3300 	strd	r3, r3, [r0]
 80067b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067b6:	6083      	str	r3, [r0, #8]
 80067b8:	8181      	strh	r1, [r0, #12]
 80067ba:	6643      	str	r3, [r0, #100]	; 0x64
 80067bc:	81c2      	strh	r2, [r0, #14]
 80067be:	6183      	str	r3, [r0, #24]
 80067c0:	4619      	mov	r1, r3
 80067c2:	2208      	movs	r2, #8
 80067c4:	305c      	adds	r0, #92	; 0x5c
 80067c6:	f7ff fdb7 	bl	8006338 <memset>
 80067ca:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <std+0x38>)
 80067cc:	6263      	str	r3, [r4, #36]	; 0x24
 80067ce:	4b05      	ldr	r3, [pc, #20]	; (80067e4 <std+0x3c>)
 80067d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80067d2:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <std+0x40>)
 80067d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067d6:	4b05      	ldr	r3, [pc, #20]	; (80067ec <std+0x44>)
 80067d8:	6224      	str	r4, [r4, #32]
 80067da:	6323      	str	r3, [r4, #48]	; 0x30
 80067dc:	bd10      	pop	{r4, pc}
 80067de:	bf00      	nop
 80067e0:	080074d9 	.word	0x080074d9
 80067e4:	080074fb 	.word	0x080074fb
 80067e8:	08007533 	.word	0x08007533
 80067ec:	08007557 	.word	0x08007557

080067f0 <_cleanup_r>:
 80067f0:	4901      	ldr	r1, [pc, #4]	; (80067f8 <_cleanup_r+0x8>)
 80067f2:	f000 b8af 	b.w	8006954 <_fwalk_reent>
 80067f6:	bf00      	nop
 80067f8:	08006731 	.word	0x08006731

080067fc <__sfmoreglue>:
 80067fc:	b570      	push	{r4, r5, r6, lr}
 80067fe:	2268      	movs	r2, #104	; 0x68
 8006800:	1e4d      	subs	r5, r1, #1
 8006802:	4355      	muls	r5, r2
 8006804:	460e      	mov	r6, r1
 8006806:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800680a:	f000 f997 	bl	8006b3c <_malloc_r>
 800680e:	4604      	mov	r4, r0
 8006810:	b140      	cbz	r0, 8006824 <__sfmoreglue+0x28>
 8006812:	2100      	movs	r1, #0
 8006814:	e9c0 1600 	strd	r1, r6, [r0]
 8006818:	300c      	adds	r0, #12
 800681a:	60a0      	str	r0, [r4, #8]
 800681c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006820:	f7ff fd8a 	bl	8006338 <memset>
 8006824:	4620      	mov	r0, r4
 8006826:	bd70      	pop	{r4, r5, r6, pc}

08006828 <__sfp_lock_acquire>:
 8006828:	4801      	ldr	r0, [pc, #4]	; (8006830 <__sfp_lock_acquire+0x8>)
 800682a:	f000 b8b3 	b.w	8006994 <__retarget_lock_acquire_recursive>
 800682e:	bf00      	nop
 8006830:	200028a9 	.word	0x200028a9

08006834 <__sfp_lock_release>:
 8006834:	4801      	ldr	r0, [pc, #4]	; (800683c <__sfp_lock_release+0x8>)
 8006836:	f000 b8ae 	b.w	8006996 <__retarget_lock_release_recursive>
 800683a:	bf00      	nop
 800683c:	200028a9 	.word	0x200028a9

08006840 <__sinit_lock_acquire>:
 8006840:	4801      	ldr	r0, [pc, #4]	; (8006848 <__sinit_lock_acquire+0x8>)
 8006842:	f000 b8a7 	b.w	8006994 <__retarget_lock_acquire_recursive>
 8006846:	bf00      	nop
 8006848:	200028aa 	.word	0x200028aa

0800684c <__sinit_lock_release>:
 800684c:	4801      	ldr	r0, [pc, #4]	; (8006854 <__sinit_lock_release+0x8>)
 800684e:	f000 b8a2 	b.w	8006996 <__retarget_lock_release_recursive>
 8006852:	bf00      	nop
 8006854:	200028aa 	.word	0x200028aa

08006858 <__sinit>:
 8006858:	b510      	push	{r4, lr}
 800685a:	4604      	mov	r4, r0
 800685c:	f7ff fff0 	bl	8006840 <__sinit_lock_acquire>
 8006860:	69a3      	ldr	r3, [r4, #24]
 8006862:	b11b      	cbz	r3, 800686c <__sinit+0x14>
 8006864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006868:	f7ff bff0 	b.w	800684c <__sinit_lock_release>
 800686c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006870:	6523      	str	r3, [r4, #80]	; 0x50
 8006872:	4b13      	ldr	r3, [pc, #76]	; (80068c0 <__sinit+0x68>)
 8006874:	4a13      	ldr	r2, [pc, #76]	; (80068c4 <__sinit+0x6c>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	62a2      	str	r2, [r4, #40]	; 0x28
 800687a:	42a3      	cmp	r3, r4
 800687c:	bf04      	itt	eq
 800687e:	2301      	moveq	r3, #1
 8006880:	61a3      	streq	r3, [r4, #24]
 8006882:	4620      	mov	r0, r4
 8006884:	f000 f820 	bl	80068c8 <__sfp>
 8006888:	6060      	str	r0, [r4, #4]
 800688a:	4620      	mov	r0, r4
 800688c:	f000 f81c 	bl	80068c8 <__sfp>
 8006890:	60a0      	str	r0, [r4, #8]
 8006892:	4620      	mov	r0, r4
 8006894:	f000 f818 	bl	80068c8 <__sfp>
 8006898:	2200      	movs	r2, #0
 800689a:	60e0      	str	r0, [r4, #12]
 800689c:	2104      	movs	r1, #4
 800689e:	6860      	ldr	r0, [r4, #4]
 80068a0:	f7ff ff82 	bl	80067a8 <std>
 80068a4:	68a0      	ldr	r0, [r4, #8]
 80068a6:	2201      	movs	r2, #1
 80068a8:	2109      	movs	r1, #9
 80068aa:	f7ff ff7d 	bl	80067a8 <std>
 80068ae:	68e0      	ldr	r0, [r4, #12]
 80068b0:	2202      	movs	r2, #2
 80068b2:	2112      	movs	r1, #18
 80068b4:	f7ff ff78 	bl	80067a8 <std>
 80068b8:	2301      	movs	r3, #1
 80068ba:	61a3      	str	r3, [r4, #24]
 80068bc:	e7d2      	b.n	8006864 <__sinit+0xc>
 80068be:	bf00      	nop
 80068c0:	080078c8 	.word	0x080078c8
 80068c4:	080067f1 	.word	0x080067f1

080068c8 <__sfp>:
 80068c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ca:	4607      	mov	r7, r0
 80068cc:	f7ff ffac 	bl	8006828 <__sfp_lock_acquire>
 80068d0:	4b1e      	ldr	r3, [pc, #120]	; (800694c <__sfp+0x84>)
 80068d2:	681e      	ldr	r6, [r3, #0]
 80068d4:	69b3      	ldr	r3, [r6, #24]
 80068d6:	b913      	cbnz	r3, 80068de <__sfp+0x16>
 80068d8:	4630      	mov	r0, r6
 80068da:	f7ff ffbd 	bl	8006858 <__sinit>
 80068de:	3648      	adds	r6, #72	; 0x48
 80068e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	d503      	bpl.n	80068f0 <__sfp+0x28>
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	b30b      	cbz	r3, 8006930 <__sfp+0x68>
 80068ec:	6836      	ldr	r6, [r6, #0]
 80068ee:	e7f7      	b.n	80068e0 <__sfp+0x18>
 80068f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068f4:	b9d5      	cbnz	r5, 800692c <__sfp+0x64>
 80068f6:	4b16      	ldr	r3, [pc, #88]	; (8006950 <__sfp+0x88>)
 80068f8:	60e3      	str	r3, [r4, #12]
 80068fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068fe:	6665      	str	r5, [r4, #100]	; 0x64
 8006900:	f000 f847 	bl	8006992 <__retarget_lock_init_recursive>
 8006904:	f7ff ff96 	bl	8006834 <__sfp_lock_release>
 8006908:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800690c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006910:	6025      	str	r5, [r4, #0]
 8006912:	61a5      	str	r5, [r4, #24]
 8006914:	2208      	movs	r2, #8
 8006916:	4629      	mov	r1, r5
 8006918:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800691c:	f7ff fd0c 	bl	8006338 <memset>
 8006920:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006924:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006928:	4620      	mov	r0, r4
 800692a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800692c:	3468      	adds	r4, #104	; 0x68
 800692e:	e7d9      	b.n	80068e4 <__sfp+0x1c>
 8006930:	2104      	movs	r1, #4
 8006932:	4638      	mov	r0, r7
 8006934:	f7ff ff62 	bl	80067fc <__sfmoreglue>
 8006938:	4604      	mov	r4, r0
 800693a:	6030      	str	r0, [r6, #0]
 800693c:	2800      	cmp	r0, #0
 800693e:	d1d5      	bne.n	80068ec <__sfp+0x24>
 8006940:	f7ff ff78 	bl	8006834 <__sfp_lock_release>
 8006944:	230c      	movs	r3, #12
 8006946:	603b      	str	r3, [r7, #0]
 8006948:	e7ee      	b.n	8006928 <__sfp+0x60>
 800694a:	bf00      	nop
 800694c:	080078c8 	.word	0x080078c8
 8006950:	ffff0001 	.word	0xffff0001

08006954 <_fwalk_reent>:
 8006954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006958:	4606      	mov	r6, r0
 800695a:	4688      	mov	r8, r1
 800695c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006960:	2700      	movs	r7, #0
 8006962:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006966:	f1b9 0901 	subs.w	r9, r9, #1
 800696a:	d505      	bpl.n	8006978 <_fwalk_reent+0x24>
 800696c:	6824      	ldr	r4, [r4, #0]
 800696e:	2c00      	cmp	r4, #0
 8006970:	d1f7      	bne.n	8006962 <_fwalk_reent+0xe>
 8006972:	4638      	mov	r0, r7
 8006974:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006978:	89ab      	ldrh	r3, [r5, #12]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d907      	bls.n	800698e <_fwalk_reent+0x3a>
 800697e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006982:	3301      	adds	r3, #1
 8006984:	d003      	beq.n	800698e <_fwalk_reent+0x3a>
 8006986:	4629      	mov	r1, r5
 8006988:	4630      	mov	r0, r6
 800698a:	47c0      	blx	r8
 800698c:	4307      	orrs	r7, r0
 800698e:	3568      	adds	r5, #104	; 0x68
 8006990:	e7e9      	b.n	8006966 <_fwalk_reent+0x12>

08006992 <__retarget_lock_init_recursive>:
 8006992:	4770      	bx	lr

08006994 <__retarget_lock_acquire_recursive>:
 8006994:	4770      	bx	lr

08006996 <__retarget_lock_release_recursive>:
 8006996:	4770      	bx	lr

08006998 <__swhatbuf_r>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	460e      	mov	r6, r1
 800699c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a0:	2900      	cmp	r1, #0
 80069a2:	b096      	sub	sp, #88	; 0x58
 80069a4:	4614      	mov	r4, r2
 80069a6:	461d      	mov	r5, r3
 80069a8:	da08      	bge.n	80069bc <__swhatbuf_r+0x24>
 80069aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	602a      	str	r2, [r5, #0]
 80069b2:	061a      	lsls	r2, r3, #24
 80069b4:	d410      	bmi.n	80069d8 <__swhatbuf_r+0x40>
 80069b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ba:	e00e      	b.n	80069da <__swhatbuf_r+0x42>
 80069bc:	466a      	mov	r2, sp
 80069be:	f000 fdf1 	bl	80075a4 <_fstat_r>
 80069c2:	2800      	cmp	r0, #0
 80069c4:	dbf1      	blt.n	80069aa <__swhatbuf_r+0x12>
 80069c6:	9a01      	ldr	r2, [sp, #4]
 80069c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069d0:	425a      	negs	r2, r3
 80069d2:	415a      	adcs	r2, r3
 80069d4:	602a      	str	r2, [r5, #0]
 80069d6:	e7ee      	b.n	80069b6 <__swhatbuf_r+0x1e>
 80069d8:	2340      	movs	r3, #64	; 0x40
 80069da:	2000      	movs	r0, #0
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	b016      	add	sp, #88	; 0x58
 80069e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080069e4 <__smakebuf_r>:
 80069e4:	898b      	ldrh	r3, [r1, #12]
 80069e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069e8:	079d      	lsls	r5, r3, #30
 80069ea:	4606      	mov	r6, r0
 80069ec:	460c      	mov	r4, r1
 80069ee:	d507      	bpl.n	8006a00 <__smakebuf_r+0x1c>
 80069f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	6123      	str	r3, [r4, #16]
 80069f8:	2301      	movs	r3, #1
 80069fa:	6163      	str	r3, [r4, #20]
 80069fc:	b002      	add	sp, #8
 80069fe:	bd70      	pop	{r4, r5, r6, pc}
 8006a00:	ab01      	add	r3, sp, #4
 8006a02:	466a      	mov	r2, sp
 8006a04:	f7ff ffc8 	bl	8006998 <__swhatbuf_r>
 8006a08:	9900      	ldr	r1, [sp, #0]
 8006a0a:	4605      	mov	r5, r0
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	f000 f895 	bl	8006b3c <_malloc_r>
 8006a12:	b948      	cbnz	r0, 8006a28 <__smakebuf_r+0x44>
 8006a14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a18:	059a      	lsls	r2, r3, #22
 8006a1a:	d4ef      	bmi.n	80069fc <__smakebuf_r+0x18>
 8006a1c:	f023 0303 	bic.w	r3, r3, #3
 8006a20:	f043 0302 	orr.w	r3, r3, #2
 8006a24:	81a3      	strh	r3, [r4, #12]
 8006a26:	e7e3      	b.n	80069f0 <__smakebuf_r+0xc>
 8006a28:	4b0d      	ldr	r3, [pc, #52]	; (8006a60 <__smakebuf_r+0x7c>)
 8006a2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	6020      	str	r0, [r4, #0]
 8006a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	9b00      	ldr	r3, [sp, #0]
 8006a38:	6163      	str	r3, [r4, #20]
 8006a3a:	9b01      	ldr	r3, [sp, #4]
 8006a3c:	6120      	str	r0, [r4, #16]
 8006a3e:	b15b      	cbz	r3, 8006a58 <__smakebuf_r+0x74>
 8006a40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a44:	4630      	mov	r0, r6
 8006a46:	f000 fdbf 	bl	80075c8 <_isatty_r>
 8006a4a:	b128      	cbz	r0, 8006a58 <__smakebuf_r+0x74>
 8006a4c:	89a3      	ldrh	r3, [r4, #12]
 8006a4e:	f023 0303 	bic.w	r3, r3, #3
 8006a52:	f043 0301 	orr.w	r3, r3, #1
 8006a56:	81a3      	strh	r3, [r4, #12]
 8006a58:	89a0      	ldrh	r0, [r4, #12]
 8006a5a:	4305      	orrs	r5, r0
 8006a5c:	81a5      	strh	r5, [r4, #12]
 8006a5e:	e7cd      	b.n	80069fc <__smakebuf_r+0x18>
 8006a60:	080067f1 	.word	0x080067f1

08006a64 <_free_r>:
 8006a64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a66:	2900      	cmp	r1, #0
 8006a68:	d044      	beq.n	8006af4 <_free_r+0x90>
 8006a6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a6e:	9001      	str	r0, [sp, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f1a1 0404 	sub.w	r4, r1, #4
 8006a76:	bfb8      	it	lt
 8006a78:	18e4      	addlt	r4, r4, r3
 8006a7a:	f000 fdef 	bl	800765c <__malloc_lock>
 8006a7e:	4a1e      	ldr	r2, [pc, #120]	; (8006af8 <_free_r+0x94>)
 8006a80:	9801      	ldr	r0, [sp, #4]
 8006a82:	6813      	ldr	r3, [r2, #0]
 8006a84:	b933      	cbnz	r3, 8006a94 <_free_r+0x30>
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	6014      	str	r4, [r2, #0]
 8006a8a:	b003      	add	sp, #12
 8006a8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a90:	f000 bdea 	b.w	8007668 <__malloc_unlock>
 8006a94:	42a3      	cmp	r3, r4
 8006a96:	d908      	bls.n	8006aaa <_free_r+0x46>
 8006a98:	6825      	ldr	r5, [r4, #0]
 8006a9a:	1961      	adds	r1, r4, r5
 8006a9c:	428b      	cmp	r3, r1
 8006a9e:	bf01      	itttt	eq
 8006aa0:	6819      	ldreq	r1, [r3, #0]
 8006aa2:	685b      	ldreq	r3, [r3, #4]
 8006aa4:	1949      	addeq	r1, r1, r5
 8006aa6:	6021      	streq	r1, [r4, #0]
 8006aa8:	e7ed      	b.n	8006a86 <_free_r+0x22>
 8006aaa:	461a      	mov	r2, r3
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	b10b      	cbz	r3, 8006ab4 <_free_r+0x50>
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	d9fa      	bls.n	8006aaa <_free_r+0x46>
 8006ab4:	6811      	ldr	r1, [r2, #0]
 8006ab6:	1855      	adds	r5, r2, r1
 8006ab8:	42a5      	cmp	r5, r4
 8006aba:	d10b      	bne.n	8006ad4 <_free_r+0x70>
 8006abc:	6824      	ldr	r4, [r4, #0]
 8006abe:	4421      	add	r1, r4
 8006ac0:	1854      	adds	r4, r2, r1
 8006ac2:	42a3      	cmp	r3, r4
 8006ac4:	6011      	str	r1, [r2, #0]
 8006ac6:	d1e0      	bne.n	8006a8a <_free_r+0x26>
 8006ac8:	681c      	ldr	r4, [r3, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	6053      	str	r3, [r2, #4]
 8006ace:	4421      	add	r1, r4
 8006ad0:	6011      	str	r1, [r2, #0]
 8006ad2:	e7da      	b.n	8006a8a <_free_r+0x26>
 8006ad4:	d902      	bls.n	8006adc <_free_r+0x78>
 8006ad6:	230c      	movs	r3, #12
 8006ad8:	6003      	str	r3, [r0, #0]
 8006ada:	e7d6      	b.n	8006a8a <_free_r+0x26>
 8006adc:	6825      	ldr	r5, [r4, #0]
 8006ade:	1961      	adds	r1, r4, r5
 8006ae0:	428b      	cmp	r3, r1
 8006ae2:	bf04      	itt	eq
 8006ae4:	6819      	ldreq	r1, [r3, #0]
 8006ae6:	685b      	ldreq	r3, [r3, #4]
 8006ae8:	6063      	str	r3, [r4, #4]
 8006aea:	bf04      	itt	eq
 8006aec:	1949      	addeq	r1, r1, r5
 8006aee:	6021      	streq	r1, [r4, #0]
 8006af0:	6054      	str	r4, [r2, #4]
 8006af2:	e7ca      	b.n	8006a8a <_free_r+0x26>
 8006af4:	b003      	add	sp, #12
 8006af6:	bd30      	pop	{r4, r5, pc}
 8006af8:	200028ac 	.word	0x200028ac

08006afc <sbrk_aligned>:
 8006afc:	b570      	push	{r4, r5, r6, lr}
 8006afe:	4e0e      	ldr	r6, [pc, #56]	; (8006b38 <sbrk_aligned+0x3c>)
 8006b00:	460c      	mov	r4, r1
 8006b02:	6831      	ldr	r1, [r6, #0]
 8006b04:	4605      	mov	r5, r0
 8006b06:	b911      	cbnz	r1, 8006b0e <sbrk_aligned+0x12>
 8006b08:	f000 fcd6 	bl	80074b8 <_sbrk_r>
 8006b0c:	6030      	str	r0, [r6, #0]
 8006b0e:	4621      	mov	r1, r4
 8006b10:	4628      	mov	r0, r5
 8006b12:	f000 fcd1 	bl	80074b8 <_sbrk_r>
 8006b16:	1c43      	adds	r3, r0, #1
 8006b18:	d00a      	beq.n	8006b30 <sbrk_aligned+0x34>
 8006b1a:	1cc4      	adds	r4, r0, #3
 8006b1c:	f024 0403 	bic.w	r4, r4, #3
 8006b20:	42a0      	cmp	r0, r4
 8006b22:	d007      	beq.n	8006b34 <sbrk_aligned+0x38>
 8006b24:	1a21      	subs	r1, r4, r0
 8006b26:	4628      	mov	r0, r5
 8006b28:	f000 fcc6 	bl	80074b8 <_sbrk_r>
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d101      	bne.n	8006b34 <sbrk_aligned+0x38>
 8006b30:	f04f 34ff 	mov.w	r4, #4294967295
 8006b34:	4620      	mov	r0, r4
 8006b36:	bd70      	pop	{r4, r5, r6, pc}
 8006b38:	200028b0 	.word	0x200028b0

08006b3c <_malloc_r>:
 8006b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b40:	1ccd      	adds	r5, r1, #3
 8006b42:	f025 0503 	bic.w	r5, r5, #3
 8006b46:	3508      	adds	r5, #8
 8006b48:	2d0c      	cmp	r5, #12
 8006b4a:	bf38      	it	cc
 8006b4c:	250c      	movcc	r5, #12
 8006b4e:	2d00      	cmp	r5, #0
 8006b50:	4607      	mov	r7, r0
 8006b52:	db01      	blt.n	8006b58 <_malloc_r+0x1c>
 8006b54:	42a9      	cmp	r1, r5
 8006b56:	d905      	bls.n	8006b64 <_malloc_r+0x28>
 8006b58:	230c      	movs	r3, #12
 8006b5a:	603b      	str	r3, [r7, #0]
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	4630      	mov	r0, r6
 8006b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b64:	4e2e      	ldr	r6, [pc, #184]	; (8006c20 <_malloc_r+0xe4>)
 8006b66:	f000 fd79 	bl	800765c <__malloc_lock>
 8006b6a:	6833      	ldr	r3, [r6, #0]
 8006b6c:	461c      	mov	r4, r3
 8006b6e:	bb34      	cbnz	r4, 8006bbe <_malloc_r+0x82>
 8006b70:	4629      	mov	r1, r5
 8006b72:	4638      	mov	r0, r7
 8006b74:	f7ff ffc2 	bl	8006afc <sbrk_aligned>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	d14d      	bne.n	8006c1a <_malloc_r+0xde>
 8006b7e:	6834      	ldr	r4, [r6, #0]
 8006b80:	4626      	mov	r6, r4
 8006b82:	2e00      	cmp	r6, #0
 8006b84:	d140      	bne.n	8006c08 <_malloc_r+0xcc>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	4631      	mov	r1, r6
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	eb04 0803 	add.w	r8, r4, r3
 8006b90:	f000 fc92 	bl	80074b8 <_sbrk_r>
 8006b94:	4580      	cmp	r8, r0
 8006b96:	d13a      	bne.n	8006c0e <_malloc_r+0xd2>
 8006b98:	6821      	ldr	r1, [r4, #0]
 8006b9a:	3503      	adds	r5, #3
 8006b9c:	1a6d      	subs	r5, r5, r1
 8006b9e:	f025 0503 	bic.w	r5, r5, #3
 8006ba2:	3508      	adds	r5, #8
 8006ba4:	2d0c      	cmp	r5, #12
 8006ba6:	bf38      	it	cc
 8006ba8:	250c      	movcc	r5, #12
 8006baa:	4629      	mov	r1, r5
 8006bac:	4638      	mov	r0, r7
 8006bae:	f7ff ffa5 	bl	8006afc <sbrk_aligned>
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d02b      	beq.n	8006c0e <_malloc_r+0xd2>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	442b      	add	r3, r5
 8006bba:	6023      	str	r3, [r4, #0]
 8006bbc:	e00e      	b.n	8006bdc <_malloc_r+0xa0>
 8006bbe:	6822      	ldr	r2, [r4, #0]
 8006bc0:	1b52      	subs	r2, r2, r5
 8006bc2:	d41e      	bmi.n	8006c02 <_malloc_r+0xc6>
 8006bc4:	2a0b      	cmp	r2, #11
 8006bc6:	d916      	bls.n	8006bf6 <_malloc_r+0xba>
 8006bc8:	1961      	adds	r1, r4, r5
 8006bca:	42a3      	cmp	r3, r4
 8006bcc:	6025      	str	r5, [r4, #0]
 8006bce:	bf18      	it	ne
 8006bd0:	6059      	strne	r1, [r3, #4]
 8006bd2:	6863      	ldr	r3, [r4, #4]
 8006bd4:	bf08      	it	eq
 8006bd6:	6031      	streq	r1, [r6, #0]
 8006bd8:	5162      	str	r2, [r4, r5]
 8006bda:	604b      	str	r3, [r1, #4]
 8006bdc:	4638      	mov	r0, r7
 8006bde:	f104 060b 	add.w	r6, r4, #11
 8006be2:	f000 fd41 	bl	8007668 <__malloc_unlock>
 8006be6:	f026 0607 	bic.w	r6, r6, #7
 8006bea:	1d23      	adds	r3, r4, #4
 8006bec:	1af2      	subs	r2, r6, r3
 8006bee:	d0b6      	beq.n	8006b5e <_malloc_r+0x22>
 8006bf0:	1b9b      	subs	r3, r3, r6
 8006bf2:	50a3      	str	r3, [r4, r2]
 8006bf4:	e7b3      	b.n	8006b5e <_malloc_r+0x22>
 8006bf6:	6862      	ldr	r2, [r4, #4]
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	bf0c      	ite	eq
 8006bfc:	6032      	streq	r2, [r6, #0]
 8006bfe:	605a      	strne	r2, [r3, #4]
 8006c00:	e7ec      	b.n	8006bdc <_malloc_r+0xa0>
 8006c02:	4623      	mov	r3, r4
 8006c04:	6864      	ldr	r4, [r4, #4]
 8006c06:	e7b2      	b.n	8006b6e <_malloc_r+0x32>
 8006c08:	4634      	mov	r4, r6
 8006c0a:	6876      	ldr	r6, [r6, #4]
 8006c0c:	e7b9      	b.n	8006b82 <_malloc_r+0x46>
 8006c0e:	230c      	movs	r3, #12
 8006c10:	603b      	str	r3, [r7, #0]
 8006c12:	4638      	mov	r0, r7
 8006c14:	f000 fd28 	bl	8007668 <__malloc_unlock>
 8006c18:	e7a1      	b.n	8006b5e <_malloc_r+0x22>
 8006c1a:	6025      	str	r5, [r4, #0]
 8006c1c:	e7de      	b.n	8006bdc <_malloc_r+0xa0>
 8006c1e:	bf00      	nop
 8006c20:	200028ac 	.word	0x200028ac

08006c24 <__ssputs_r>:
 8006c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c28:	688e      	ldr	r6, [r1, #8]
 8006c2a:	429e      	cmp	r6, r3
 8006c2c:	4682      	mov	sl, r0
 8006c2e:	460c      	mov	r4, r1
 8006c30:	4690      	mov	r8, r2
 8006c32:	461f      	mov	r7, r3
 8006c34:	d838      	bhi.n	8006ca8 <__ssputs_r+0x84>
 8006c36:	898a      	ldrh	r2, [r1, #12]
 8006c38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c3c:	d032      	beq.n	8006ca4 <__ssputs_r+0x80>
 8006c3e:	6825      	ldr	r5, [r4, #0]
 8006c40:	6909      	ldr	r1, [r1, #16]
 8006c42:	eba5 0901 	sub.w	r9, r5, r1
 8006c46:	6965      	ldr	r5, [r4, #20]
 8006c48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c50:	3301      	adds	r3, #1
 8006c52:	444b      	add	r3, r9
 8006c54:	106d      	asrs	r5, r5, #1
 8006c56:	429d      	cmp	r5, r3
 8006c58:	bf38      	it	cc
 8006c5a:	461d      	movcc	r5, r3
 8006c5c:	0553      	lsls	r3, r2, #21
 8006c5e:	d531      	bpl.n	8006cc4 <__ssputs_r+0xa0>
 8006c60:	4629      	mov	r1, r5
 8006c62:	f7ff ff6b 	bl	8006b3c <_malloc_r>
 8006c66:	4606      	mov	r6, r0
 8006c68:	b950      	cbnz	r0, 8006c80 <__ssputs_r+0x5c>
 8006c6a:	230c      	movs	r3, #12
 8006c6c:	f8ca 3000 	str.w	r3, [sl]
 8006c70:	89a3      	ldrh	r3, [r4, #12]
 8006c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c76:	81a3      	strh	r3, [r4, #12]
 8006c78:	f04f 30ff 	mov.w	r0, #4294967295
 8006c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c80:	6921      	ldr	r1, [r4, #16]
 8006c82:	464a      	mov	r2, r9
 8006c84:	f000 fcc2 	bl	800760c <memcpy>
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c92:	81a3      	strh	r3, [r4, #12]
 8006c94:	6126      	str	r6, [r4, #16]
 8006c96:	6165      	str	r5, [r4, #20]
 8006c98:	444e      	add	r6, r9
 8006c9a:	eba5 0509 	sub.w	r5, r5, r9
 8006c9e:	6026      	str	r6, [r4, #0]
 8006ca0:	60a5      	str	r5, [r4, #8]
 8006ca2:	463e      	mov	r6, r7
 8006ca4:	42be      	cmp	r6, r7
 8006ca6:	d900      	bls.n	8006caa <__ssputs_r+0x86>
 8006ca8:	463e      	mov	r6, r7
 8006caa:	6820      	ldr	r0, [r4, #0]
 8006cac:	4632      	mov	r2, r6
 8006cae:	4641      	mov	r1, r8
 8006cb0:	f000 fcba 	bl	8007628 <memmove>
 8006cb4:	68a3      	ldr	r3, [r4, #8]
 8006cb6:	1b9b      	subs	r3, r3, r6
 8006cb8:	60a3      	str	r3, [r4, #8]
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	4433      	add	r3, r6
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	e7db      	b.n	8006c7c <__ssputs_r+0x58>
 8006cc4:	462a      	mov	r2, r5
 8006cc6:	f000 fcd5 	bl	8007674 <_realloc_r>
 8006cca:	4606      	mov	r6, r0
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	d1e1      	bne.n	8006c94 <__ssputs_r+0x70>
 8006cd0:	6921      	ldr	r1, [r4, #16]
 8006cd2:	4650      	mov	r0, sl
 8006cd4:	f7ff fec6 	bl	8006a64 <_free_r>
 8006cd8:	e7c7      	b.n	8006c6a <__ssputs_r+0x46>
	...

08006cdc <_svfiprintf_r>:
 8006cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce0:	4698      	mov	r8, r3
 8006ce2:	898b      	ldrh	r3, [r1, #12]
 8006ce4:	061b      	lsls	r3, r3, #24
 8006ce6:	b09d      	sub	sp, #116	; 0x74
 8006ce8:	4607      	mov	r7, r0
 8006cea:	460d      	mov	r5, r1
 8006cec:	4614      	mov	r4, r2
 8006cee:	d50e      	bpl.n	8006d0e <_svfiprintf_r+0x32>
 8006cf0:	690b      	ldr	r3, [r1, #16]
 8006cf2:	b963      	cbnz	r3, 8006d0e <_svfiprintf_r+0x32>
 8006cf4:	2140      	movs	r1, #64	; 0x40
 8006cf6:	f7ff ff21 	bl	8006b3c <_malloc_r>
 8006cfa:	6028      	str	r0, [r5, #0]
 8006cfc:	6128      	str	r0, [r5, #16]
 8006cfe:	b920      	cbnz	r0, 8006d0a <_svfiprintf_r+0x2e>
 8006d00:	230c      	movs	r3, #12
 8006d02:	603b      	str	r3, [r7, #0]
 8006d04:	f04f 30ff 	mov.w	r0, #4294967295
 8006d08:	e0d1      	b.n	8006eae <_svfiprintf_r+0x1d2>
 8006d0a:	2340      	movs	r3, #64	; 0x40
 8006d0c:	616b      	str	r3, [r5, #20]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9309      	str	r3, [sp, #36]	; 0x24
 8006d12:	2320      	movs	r3, #32
 8006d14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d18:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d1c:	2330      	movs	r3, #48	; 0x30
 8006d1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006ec8 <_svfiprintf_r+0x1ec>
 8006d22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d26:	f04f 0901 	mov.w	r9, #1
 8006d2a:	4623      	mov	r3, r4
 8006d2c:	469a      	mov	sl, r3
 8006d2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d32:	b10a      	cbz	r2, 8006d38 <_svfiprintf_r+0x5c>
 8006d34:	2a25      	cmp	r2, #37	; 0x25
 8006d36:	d1f9      	bne.n	8006d2c <_svfiprintf_r+0x50>
 8006d38:	ebba 0b04 	subs.w	fp, sl, r4
 8006d3c:	d00b      	beq.n	8006d56 <_svfiprintf_r+0x7a>
 8006d3e:	465b      	mov	r3, fp
 8006d40:	4622      	mov	r2, r4
 8006d42:	4629      	mov	r1, r5
 8006d44:	4638      	mov	r0, r7
 8006d46:	f7ff ff6d 	bl	8006c24 <__ssputs_r>
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	f000 80aa 	beq.w	8006ea4 <_svfiprintf_r+0x1c8>
 8006d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d52:	445a      	add	r2, fp
 8006d54:	9209      	str	r2, [sp, #36]	; 0x24
 8006d56:	f89a 3000 	ldrb.w	r3, [sl]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 80a2 	beq.w	8006ea4 <_svfiprintf_r+0x1c8>
 8006d60:	2300      	movs	r3, #0
 8006d62:	f04f 32ff 	mov.w	r2, #4294967295
 8006d66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d6a:	f10a 0a01 	add.w	sl, sl, #1
 8006d6e:	9304      	str	r3, [sp, #16]
 8006d70:	9307      	str	r3, [sp, #28]
 8006d72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d76:	931a      	str	r3, [sp, #104]	; 0x68
 8006d78:	4654      	mov	r4, sl
 8006d7a:	2205      	movs	r2, #5
 8006d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d80:	4851      	ldr	r0, [pc, #324]	; (8006ec8 <_svfiprintf_r+0x1ec>)
 8006d82:	f7f9 fa2d 	bl	80001e0 <memchr>
 8006d86:	9a04      	ldr	r2, [sp, #16]
 8006d88:	b9d8      	cbnz	r0, 8006dc2 <_svfiprintf_r+0xe6>
 8006d8a:	06d0      	lsls	r0, r2, #27
 8006d8c:	bf44      	itt	mi
 8006d8e:	2320      	movmi	r3, #32
 8006d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d94:	0711      	lsls	r1, r2, #28
 8006d96:	bf44      	itt	mi
 8006d98:	232b      	movmi	r3, #43	; 0x2b
 8006d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8006da2:	2b2a      	cmp	r3, #42	; 0x2a
 8006da4:	d015      	beq.n	8006dd2 <_svfiprintf_r+0xf6>
 8006da6:	9a07      	ldr	r2, [sp, #28]
 8006da8:	4654      	mov	r4, sl
 8006daa:	2000      	movs	r0, #0
 8006dac:	f04f 0c0a 	mov.w	ip, #10
 8006db0:	4621      	mov	r1, r4
 8006db2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006db6:	3b30      	subs	r3, #48	; 0x30
 8006db8:	2b09      	cmp	r3, #9
 8006dba:	d94e      	bls.n	8006e5a <_svfiprintf_r+0x17e>
 8006dbc:	b1b0      	cbz	r0, 8006dec <_svfiprintf_r+0x110>
 8006dbe:	9207      	str	r2, [sp, #28]
 8006dc0:	e014      	b.n	8006dec <_svfiprintf_r+0x110>
 8006dc2:	eba0 0308 	sub.w	r3, r0, r8
 8006dc6:	fa09 f303 	lsl.w	r3, r9, r3
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	9304      	str	r3, [sp, #16]
 8006dce:	46a2      	mov	sl, r4
 8006dd0:	e7d2      	b.n	8006d78 <_svfiprintf_r+0x9c>
 8006dd2:	9b03      	ldr	r3, [sp, #12]
 8006dd4:	1d19      	adds	r1, r3, #4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	9103      	str	r1, [sp, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	bfbb      	ittet	lt
 8006dde:	425b      	neglt	r3, r3
 8006de0:	f042 0202 	orrlt.w	r2, r2, #2
 8006de4:	9307      	strge	r3, [sp, #28]
 8006de6:	9307      	strlt	r3, [sp, #28]
 8006de8:	bfb8      	it	lt
 8006dea:	9204      	strlt	r2, [sp, #16]
 8006dec:	7823      	ldrb	r3, [r4, #0]
 8006dee:	2b2e      	cmp	r3, #46	; 0x2e
 8006df0:	d10c      	bne.n	8006e0c <_svfiprintf_r+0x130>
 8006df2:	7863      	ldrb	r3, [r4, #1]
 8006df4:	2b2a      	cmp	r3, #42	; 0x2a
 8006df6:	d135      	bne.n	8006e64 <_svfiprintf_r+0x188>
 8006df8:	9b03      	ldr	r3, [sp, #12]
 8006dfa:	1d1a      	adds	r2, r3, #4
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	9203      	str	r2, [sp, #12]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	bfb8      	it	lt
 8006e04:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e08:	3402      	adds	r4, #2
 8006e0a:	9305      	str	r3, [sp, #20]
 8006e0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ed8 <_svfiprintf_r+0x1fc>
 8006e10:	7821      	ldrb	r1, [r4, #0]
 8006e12:	2203      	movs	r2, #3
 8006e14:	4650      	mov	r0, sl
 8006e16:	f7f9 f9e3 	bl	80001e0 <memchr>
 8006e1a:	b140      	cbz	r0, 8006e2e <_svfiprintf_r+0x152>
 8006e1c:	2340      	movs	r3, #64	; 0x40
 8006e1e:	eba0 000a 	sub.w	r0, r0, sl
 8006e22:	fa03 f000 	lsl.w	r0, r3, r0
 8006e26:	9b04      	ldr	r3, [sp, #16]
 8006e28:	4303      	orrs	r3, r0
 8006e2a:	3401      	adds	r4, #1
 8006e2c:	9304      	str	r3, [sp, #16]
 8006e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e32:	4826      	ldr	r0, [pc, #152]	; (8006ecc <_svfiprintf_r+0x1f0>)
 8006e34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e38:	2206      	movs	r2, #6
 8006e3a:	f7f9 f9d1 	bl	80001e0 <memchr>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	d038      	beq.n	8006eb4 <_svfiprintf_r+0x1d8>
 8006e42:	4b23      	ldr	r3, [pc, #140]	; (8006ed0 <_svfiprintf_r+0x1f4>)
 8006e44:	bb1b      	cbnz	r3, 8006e8e <_svfiprintf_r+0x1b2>
 8006e46:	9b03      	ldr	r3, [sp, #12]
 8006e48:	3307      	adds	r3, #7
 8006e4a:	f023 0307 	bic.w	r3, r3, #7
 8006e4e:	3308      	adds	r3, #8
 8006e50:	9303      	str	r3, [sp, #12]
 8006e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e54:	4433      	add	r3, r6
 8006e56:	9309      	str	r3, [sp, #36]	; 0x24
 8006e58:	e767      	b.n	8006d2a <_svfiprintf_r+0x4e>
 8006e5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e5e:	460c      	mov	r4, r1
 8006e60:	2001      	movs	r0, #1
 8006e62:	e7a5      	b.n	8006db0 <_svfiprintf_r+0xd4>
 8006e64:	2300      	movs	r3, #0
 8006e66:	3401      	adds	r4, #1
 8006e68:	9305      	str	r3, [sp, #20]
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f04f 0c0a 	mov.w	ip, #10
 8006e70:	4620      	mov	r0, r4
 8006e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e76:	3a30      	subs	r2, #48	; 0x30
 8006e78:	2a09      	cmp	r2, #9
 8006e7a:	d903      	bls.n	8006e84 <_svfiprintf_r+0x1a8>
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0c5      	beq.n	8006e0c <_svfiprintf_r+0x130>
 8006e80:	9105      	str	r1, [sp, #20]
 8006e82:	e7c3      	b.n	8006e0c <_svfiprintf_r+0x130>
 8006e84:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e88:	4604      	mov	r4, r0
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e7f0      	b.n	8006e70 <_svfiprintf_r+0x194>
 8006e8e:	ab03      	add	r3, sp, #12
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	462a      	mov	r2, r5
 8006e94:	4b0f      	ldr	r3, [pc, #60]	; (8006ed4 <_svfiprintf_r+0x1f8>)
 8006e96:	a904      	add	r1, sp, #16
 8006e98:	4638      	mov	r0, r7
 8006e9a:	f3af 8000 	nop.w
 8006e9e:	1c42      	adds	r2, r0, #1
 8006ea0:	4606      	mov	r6, r0
 8006ea2:	d1d6      	bne.n	8006e52 <_svfiprintf_r+0x176>
 8006ea4:	89ab      	ldrh	r3, [r5, #12]
 8006ea6:	065b      	lsls	r3, r3, #25
 8006ea8:	f53f af2c 	bmi.w	8006d04 <_svfiprintf_r+0x28>
 8006eac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006eae:	b01d      	add	sp, #116	; 0x74
 8006eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb4:	ab03      	add	r3, sp, #12
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	462a      	mov	r2, r5
 8006eba:	4b06      	ldr	r3, [pc, #24]	; (8006ed4 <_svfiprintf_r+0x1f8>)
 8006ebc:	a904      	add	r1, sp, #16
 8006ebe:	4638      	mov	r0, r7
 8006ec0:	f000 f9d4 	bl	800726c <_printf_i>
 8006ec4:	e7eb      	b.n	8006e9e <_svfiprintf_r+0x1c2>
 8006ec6:	bf00      	nop
 8006ec8:	0800792c 	.word	0x0800792c
 8006ecc:	08007936 	.word	0x08007936
 8006ed0:	00000000 	.word	0x00000000
 8006ed4:	08006c25 	.word	0x08006c25
 8006ed8:	08007932 	.word	0x08007932

08006edc <__sfputc_r>:
 8006edc:	6893      	ldr	r3, [r2, #8]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	b410      	push	{r4}
 8006ee4:	6093      	str	r3, [r2, #8]
 8006ee6:	da08      	bge.n	8006efa <__sfputc_r+0x1e>
 8006ee8:	6994      	ldr	r4, [r2, #24]
 8006eea:	42a3      	cmp	r3, r4
 8006eec:	db01      	blt.n	8006ef2 <__sfputc_r+0x16>
 8006eee:	290a      	cmp	r1, #10
 8006ef0:	d103      	bne.n	8006efa <__sfputc_r+0x1e>
 8006ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ef6:	f7ff bad5 	b.w	80064a4 <__swbuf_r>
 8006efa:	6813      	ldr	r3, [r2, #0]
 8006efc:	1c58      	adds	r0, r3, #1
 8006efe:	6010      	str	r0, [r2, #0]
 8006f00:	7019      	strb	r1, [r3, #0]
 8006f02:	4608      	mov	r0, r1
 8006f04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <__sfputs_r>:
 8006f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0c:	4606      	mov	r6, r0
 8006f0e:	460f      	mov	r7, r1
 8006f10:	4614      	mov	r4, r2
 8006f12:	18d5      	adds	r5, r2, r3
 8006f14:	42ac      	cmp	r4, r5
 8006f16:	d101      	bne.n	8006f1c <__sfputs_r+0x12>
 8006f18:	2000      	movs	r0, #0
 8006f1a:	e007      	b.n	8006f2c <__sfputs_r+0x22>
 8006f1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f20:	463a      	mov	r2, r7
 8006f22:	4630      	mov	r0, r6
 8006f24:	f7ff ffda 	bl	8006edc <__sfputc_r>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d1f3      	bne.n	8006f14 <__sfputs_r+0xa>
 8006f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f30 <_vfiprintf_r>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	460d      	mov	r5, r1
 8006f36:	b09d      	sub	sp, #116	; 0x74
 8006f38:	4614      	mov	r4, r2
 8006f3a:	4698      	mov	r8, r3
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	b118      	cbz	r0, 8006f48 <_vfiprintf_r+0x18>
 8006f40:	6983      	ldr	r3, [r0, #24]
 8006f42:	b90b      	cbnz	r3, 8006f48 <_vfiprintf_r+0x18>
 8006f44:	f7ff fc88 	bl	8006858 <__sinit>
 8006f48:	4b89      	ldr	r3, [pc, #548]	; (8007170 <_vfiprintf_r+0x240>)
 8006f4a:	429d      	cmp	r5, r3
 8006f4c:	d11b      	bne.n	8006f86 <_vfiprintf_r+0x56>
 8006f4e:	6875      	ldr	r5, [r6, #4]
 8006f50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f52:	07d9      	lsls	r1, r3, #31
 8006f54:	d405      	bmi.n	8006f62 <_vfiprintf_r+0x32>
 8006f56:	89ab      	ldrh	r3, [r5, #12]
 8006f58:	059a      	lsls	r2, r3, #22
 8006f5a:	d402      	bmi.n	8006f62 <_vfiprintf_r+0x32>
 8006f5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f5e:	f7ff fd19 	bl	8006994 <__retarget_lock_acquire_recursive>
 8006f62:	89ab      	ldrh	r3, [r5, #12]
 8006f64:	071b      	lsls	r3, r3, #28
 8006f66:	d501      	bpl.n	8006f6c <_vfiprintf_r+0x3c>
 8006f68:	692b      	ldr	r3, [r5, #16]
 8006f6a:	b9eb      	cbnz	r3, 8006fa8 <_vfiprintf_r+0x78>
 8006f6c:	4629      	mov	r1, r5
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f7ff faea 	bl	8006548 <__swsetup_r>
 8006f74:	b1c0      	cbz	r0, 8006fa8 <_vfiprintf_r+0x78>
 8006f76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f78:	07dc      	lsls	r4, r3, #31
 8006f7a:	d50e      	bpl.n	8006f9a <_vfiprintf_r+0x6a>
 8006f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f80:	b01d      	add	sp, #116	; 0x74
 8006f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f86:	4b7b      	ldr	r3, [pc, #492]	; (8007174 <_vfiprintf_r+0x244>)
 8006f88:	429d      	cmp	r5, r3
 8006f8a:	d101      	bne.n	8006f90 <_vfiprintf_r+0x60>
 8006f8c:	68b5      	ldr	r5, [r6, #8]
 8006f8e:	e7df      	b.n	8006f50 <_vfiprintf_r+0x20>
 8006f90:	4b79      	ldr	r3, [pc, #484]	; (8007178 <_vfiprintf_r+0x248>)
 8006f92:	429d      	cmp	r5, r3
 8006f94:	bf08      	it	eq
 8006f96:	68f5      	ldreq	r5, [r6, #12]
 8006f98:	e7da      	b.n	8006f50 <_vfiprintf_r+0x20>
 8006f9a:	89ab      	ldrh	r3, [r5, #12]
 8006f9c:	0598      	lsls	r0, r3, #22
 8006f9e:	d4ed      	bmi.n	8006f7c <_vfiprintf_r+0x4c>
 8006fa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fa2:	f7ff fcf8 	bl	8006996 <__retarget_lock_release_recursive>
 8006fa6:	e7e9      	b.n	8006f7c <_vfiprintf_r+0x4c>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9309      	str	r3, [sp, #36]	; 0x24
 8006fac:	2320      	movs	r3, #32
 8006fae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fb6:	2330      	movs	r3, #48	; 0x30
 8006fb8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800717c <_vfiprintf_r+0x24c>
 8006fbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fc0:	f04f 0901 	mov.w	r9, #1
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	469a      	mov	sl, r3
 8006fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fcc:	b10a      	cbz	r2, 8006fd2 <_vfiprintf_r+0xa2>
 8006fce:	2a25      	cmp	r2, #37	; 0x25
 8006fd0:	d1f9      	bne.n	8006fc6 <_vfiprintf_r+0x96>
 8006fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8006fd6:	d00b      	beq.n	8006ff0 <_vfiprintf_r+0xc0>
 8006fd8:	465b      	mov	r3, fp
 8006fda:	4622      	mov	r2, r4
 8006fdc:	4629      	mov	r1, r5
 8006fde:	4630      	mov	r0, r6
 8006fe0:	f7ff ff93 	bl	8006f0a <__sfputs_r>
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f000 80aa 	beq.w	800713e <_vfiprintf_r+0x20e>
 8006fea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fec:	445a      	add	r2, fp
 8006fee:	9209      	str	r2, [sp, #36]	; 0x24
 8006ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 80a2 	beq.w	800713e <_vfiprintf_r+0x20e>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8007000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007004:	f10a 0a01 	add.w	sl, sl, #1
 8007008:	9304      	str	r3, [sp, #16]
 800700a:	9307      	str	r3, [sp, #28]
 800700c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007010:	931a      	str	r3, [sp, #104]	; 0x68
 8007012:	4654      	mov	r4, sl
 8007014:	2205      	movs	r2, #5
 8007016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800701a:	4858      	ldr	r0, [pc, #352]	; (800717c <_vfiprintf_r+0x24c>)
 800701c:	f7f9 f8e0 	bl	80001e0 <memchr>
 8007020:	9a04      	ldr	r2, [sp, #16]
 8007022:	b9d8      	cbnz	r0, 800705c <_vfiprintf_r+0x12c>
 8007024:	06d1      	lsls	r1, r2, #27
 8007026:	bf44      	itt	mi
 8007028:	2320      	movmi	r3, #32
 800702a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800702e:	0713      	lsls	r3, r2, #28
 8007030:	bf44      	itt	mi
 8007032:	232b      	movmi	r3, #43	; 0x2b
 8007034:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007038:	f89a 3000 	ldrb.w	r3, [sl]
 800703c:	2b2a      	cmp	r3, #42	; 0x2a
 800703e:	d015      	beq.n	800706c <_vfiprintf_r+0x13c>
 8007040:	9a07      	ldr	r2, [sp, #28]
 8007042:	4654      	mov	r4, sl
 8007044:	2000      	movs	r0, #0
 8007046:	f04f 0c0a 	mov.w	ip, #10
 800704a:	4621      	mov	r1, r4
 800704c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007050:	3b30      	subs	r3, #48	; 0x30
 8007052:	2b09      	cmp	r3, #9
 8007054:	d94e      	bls.n	80070f4 <_vfiprintf_r+0x1c4>
 8007056:	b1b0      	cbz	r0, 8007086 <_vfiprintf_r+0x156>
 8007058:	9207      	str	r2, [sp, #28]
 800705a:	e014      	b.n	8007086 <_vfiprintf_r+0x156>
 800705c:	eba0 0308 	sub.w	r3, r0, r8
 8007060:	fa09 f303 	lsl.w	r3, r9, r3
 8007064:	4313      	orrs	r3, r2
 8007066:	9304      	str	r3, [sp, #16]
 8007068:	46a2      	mov	sl, r4
 800706a:	e7d2      	b.n	8007012 <_vfiprintf_r+0xe2>
 800706c:	9b03      	ldr	r3, [sp, #12]
 800706e:	1d19      	adds	r1, r3, #4
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	9103      	str	r1, [sp, #12]
 8007074:	2b00      	cmp	r3, #0
 8007076:	bfbb      	ittet	lt
 8007078:	425b      	neglt	r3, r3
 800707a:	f042 0202 	orrlt.w	r2, r2, #2
 800707e:	9307      	strge	r3, [sp, #28]
 8007080:	9307      	strlt	r3, [sp, #28]
 8007082:	bfb8      	it	lt
 8007084:	9204      	strlt	r2, [sp, #16]
 8007086:	7823      	ldrb	r3, [r4, #0]
 8007088:	2b2e      	cmp	r3, #46	; 0x2e
 800708a:	d10c      	bne.n	80070a6 <_vfiprintf_r+0x176>
 800708c:	7863      	ldrb	r3, [r4, #1]
 800708e:	2b2a      	cmp	r3, #42	; 0x2a
 8007090:	d135      	bne.n	80070fe <_vfiprintf_r+0x1ce>
 8007092:	9b03      	ldr	r3, [sp, #12]
 8007094:	1d1a      	adds	r2, r3, #4
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	9203      	str	r2, [sp, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	bfb8      	it	lt
 800709e:	f04f 33ff 	movlt.w	r3, #4294967295
 80070a2:	3402      	adds	r4, #2
 80070a4:	9305      	str	r3, [sp, #20]
 80070a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800718c <_vfiprintf_r+0x25c>
 80070aa:	7821      	ldrb	r1, [r4, #0]
 80070ac:	2203      	movs	r2, #3
 80070ae:	4650      	mov	r0, sl
 80070b0:	f7f9 f896 	bl	80001e0 <memchr>
 80070b4:	b140      	cbz	r0, 80070c8 <_vfiprintf_r+0x198>
 80070b6:	2340      	movs	r3, #64	; 0x40
 80070b8:	eba0 000a 	sub.w	r0, r0, sl
 80070bc:	fa03 f000 	lsl.w	r0, r3, r0
 80070c0:	9b04      	ldr	r3, [sp, #16]
 80070c2:	4303      	orrs	r3, r0
 80070c4:	3401      	adds	r4, #1
 80070c6:	9304      	str	r3, [sp, #16]
 80070c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070cc:	482c      	ldr	r0, [pc, #176]	; (8007180 <_vfiprintf_r+0x250>)
 80070ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070d2:	2206      	movs	r2, #6
 80070d4:	f7f9 f884 	bl	80001e0 <memchr>
 80070d8:	2800      	cmp	r0, #0
 80070da:	d03f      	beq.n	800715c <_vfiprintf_r+0x22c>
 80070dc:	4b29      	ldr	r3, [pc, #164]	; (8007184 <_vfiprintf_r+0x254>)
 80070de:	bb1b      	cbnz	r3, 8007128 <_vfiprintf_r+0x1f8>
 80070e0:	9b03      	ldr	r3, [sp, #12]
 80070e2:	3307      	adds	r3, #7
 80070e4:	f023 0307 	bic.w	r3, r3, #7
 80070e8:	3308      	adds	r3, #8
 80070ea:	9303      	str	r3, [sp, #12]
 80070ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ee:	443b      	add	r3, r7
 80070f0:	9309      	str	r3, [sp, #36]	; 0x24
 80070f2:	e767      	b.n	8006fc4 <_vfiprintf_r+0x94>
 80070f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80070f8:	460c      	mov	r4, r1
 80070fa:	2001      	movs	r0, #1
 80070fc:	e7a5      	b.n	800704a <_vfiprintf_r+0x11a>
 80070fe:	2300      	movs	r3, #0
 8007100:	3401      	adds	r4, #1
 8007102:	9305      	str	r3, [sp, #20]
 8007104:	4619      	mov	r1, r3
 8007106:	f04f 0c0a 	mov.w	ip, #10
 800710a:	4620      	mov	r0, r4
 800710c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007110:	3a30      	subs	r2, #48	; 0x30
 8007112:	2a09      	cmp	r2, #9
 8007114:	d903      	bls.n	800711e <_vfiprintf_r+0x1ee>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d0c5      	beq.n	80070a6 <_vfiprintf_r+0x176>
 800711a:	9105      	str	r1, [sp, #20]
 800711c:	e7c3      	b.n	80070a6 <_vfiprintf_r+0x176>
 800711e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007122:	4604      	mov	r4, r0
 8007124:	2301      	movs	r3, #1
 8007126:	e7f0      	b.n	800710a <_vfiprintf_r+0x1da>
 8007128:	ab03      	add	r3, sp, #12
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	462a      	mov	r2, r5
 800712e:	4b16      	ldr	r3, [pc, #88]	; (8007188 <_vfiprintf_r+0x258>)
 8007130:	a904      	add	r1, sp, #16
 8007132:	4630      	mov	r0, r6
 8007134:	f3af 8000 	nop.w
 8007138:	4607      	mov	r7, r0
 800713a:	1c78      	adds	r0, r7, #1
 800713c:	d1d6      	bne.n	80070ec <_vfiprintf_r+0x1bc>
 800713e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007140:	07d9      	lsls	r1, r3, #31
 8007142:	d405      	bmi.n	8007150 <_vfiprintf_r+0x220>
 8007144:	89ab      	ldrh	r3, [r5, #12]
 8007146:	059a      	lsls	r2, r3, #22
 8007148:	d402      	bmi.n	8007150 <_vfiprintf_r+0x220>
 800714a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800714c:	f7ff fc23 	bl	8006996 <__retarget_lock_release_recursive>
 8007150:	89ab      	ldrh	r3, [r5, #12]
 8007152:	065b      	lsls	r3, r3, #25
 8007154:	f53f af12 	bmi.w	8006f7c <_vfiprintf_r+0x4c>
 8007158:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715a:	e711      	b.n	8006f80 <_vfiprintf_r+0x50>
 800715c:	ab03      	add	r3, sp, #12
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	462a      	mov	r2, r5
 8007162:	4b09      	ldr	r3, [pc, #36]	; (8007188 <_vfiprintf_r+0x258>)
 8007164:	a904      	add	r1, sp, #16
 8007166:	4630      	mov	r0, r6
 8007168:	f000 f880 	bl	800726c <_printf_i>
 800716c:	e7e4      	b.n	8007138 <_vfiprintf_r+0x208>
 800716e:	bf00      	nop
 8007170:	080078ec 	.word	0x080078ec
 8007174:	0800790c 	.word	0x0800790c
 8007178:	080078cc 	.word	0x080078cc
 800717c:	0800792c 	.word	0x0800792c
 8007180:	08007936 	.word	0x08007936
 8007184:	00000000 	.word	0x00000000
 8007188:	08006f0b 	.word	0x08006f0b
 800718c:	08007932 	.word	0x08007932

08007190 <_printf_common>:
 8007190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007194:	4616      	mov	r6, r2
 8007196:	4699      	mov	r9, r3
 8007198:	688a      	ldr	r2, [r1, #8]
 800719a:	690b      	ldr	r3, [r1, #16]
 800719c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071a0:	4293      	cmp	r3, r2
 80071a2:	bfb8      	it	lt
 80071a4:	4613      	movlt	r3, r2
 80071a6:	6033      	str	r3, [r6, #0]
 80071a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071ac:	4607      	mov	r7, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	b10a      	cbz	r2, 80071b6 <_printf_common+0x26>
 80071b2:	3301      	adds	r3, #1
 80071b4:	6033      	str	r3, [r6, #0]
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	0699      	lsls	r1, r3, #26
 80071ba:	bf42      	ittt	mi
 80071bc:	6833      	ldrmi	r3, [r6, #0]
 80071be:	3302      	addmi	r3, #2
 80071c0:	6033      	strmi	r3, [r6, #0]
 80071c2:	6825      	ldr	r5, [r4, #0]
 80071c4:	f015 0506 	ands.w	r5, r5, #6
 80071c8:	d106      	bne.n	80071d8 <_printf_common+0x48>
 80071ca:	f104 0a19 	add.w	sl, r4, #25
 80071ce:	68e3      	ldr	r3, [r4, #12]
 80071d0:	6832      	ldr	r2, [r6, #0]
 80071d2:	1a9b      	subs	r3, r3, r2
 80071d4:	42ab      	cmp	r3, r5
 80071d6:	dc26      	bgt.n	8007226 <_printf_common+0x96>
 80071d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071dc:	1e13      	subs	r3, r2, #0
 80071de:	6822      	ldr	r2, [r4, #0]
 80071e0:	bf18      	it	ne
 80071e2:	2301      	movne	r3, #1
 80071e4:	0692      	lsls	r2, r2, #26
 80071e6:	d42b      	bmi.n	8007240 <_printf_common+0xb0>
 80071e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071ec:	4649      	mov	r1, r9
 80071ee:	4638      	mov	r0, r7
 80071f0:	47c0      	blx	r8
 80071f2:	3001      	adds	r0, #1
 80071f4:	d01e      	beq.n	8007234 <_printf_common+0xa4>
 80071f6:	6823      	ldr	r3, [r4, #0]
 80071f8:	68e5      	ldr	r5, [r4, #12]
 80071fa:	6832      	ldr	r2, [r6, #0]
 80071fc:	f003 0306 	and.w	r3, r3, #6
 8007200:	2b04      	cmp	r3, #4
 8007202:	bf08      	it	eq
 8007204:	1aad      	subeq	r5, r5, r2
 8007206:	68a3      	ldr	r3, [r4, #8]
 8007208:	6922      	ldr	r2, [r4, #16]
 800720a:	bf0c      	ite	eq
 800720c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007210:	2500      	movne	r5, #0
 8007212:	4293      	cmp	r3, r2
 8007214:	bfc4      	itt	gt
 8007216:	1a9b      	subgt	r3, r3, r2
 8007218:	18ed      	addgt	r5, r5, r3
 800721a:	2600      	movs	r6, #0
 800721c:	341a      	adds	r4, #26
 800721e:	42b5      	cmp	r5, r6
 8007220:	d11a      	bne.n	8007258 <_printf_common+0xc8>
 8007222:	2000      	movs	r0, #0
 8007224:	e008      	b.n	8007238 <_printf_common+0xa8>
 8007226:	2301      	movs	r3, #1
 8007228:	4652      	mov	r2, sl
 800722a:	4649      	mov	r1, r9
 800722c:	4638      	mov	r0, r7
 800722e:	47c0      	blx	r8
 8007230:	3001      	adds	r0, #1
 8007232:	d103      	bne.n	800723c <_printf_common+0xac>
 8007234:	f04f 30ff 	mov.w	r0, #4294967295
 8007238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800723c:	3501      	adds	r5, #1
 800723e:	e7c6      	b.n	80071ce <_printf_common+0x3e>
 8007240:	18e1      	adds	r1, r4, r3
 8007242:	1c5a      	adds	r2, r3, #1
 8007244:	2030      	movs	r0, #48	; 0x30
 8007246:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800724a:	4422      	add	r2, r4
 800724c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007250:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007254:	3302      	adds	r3, #2
 8007256:	e7c7      	b.n	80071e8 <_printf_common+0x58>
 8007258:	2301      	movs	r3, #1
 800725a:	4622      	mov	r2, r4
 800725c:	4649      	mov	r1, r9
 800725e:	4638      	mov	r0, r7
 8007260:	47c0      	blx	r8
 8007262:	3001      	adds	r0, #1
 8007264:	d0e6      	beq.n	8007234 <_printf_common+0xa4>
 8007266:	3601      	adds	r6, #1
 8007268:	e7d9      	b.n	800721e <_printf_common+0x8e>
	...

0800726c <_printf_i>:
 800726c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007270:	7e0f      	ldrb	r7, [r1, #24]
 8007272:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007274:	2f78      	cmp	r7, #120	; 0x78
 8007276:	4691      	mov	r9, r2
 8007278:	4680      	mov	r8, r0
 800727a:	460c      	mov	r4, r1
 800727c:	469a      	mov	sl, r3
 800727e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007282:	d807      	bhi.n	8007294 <_printf_i+0x28>
 8007284:	2f62      	cmp	r7, #98	; 0x62
 8007286:	d80a      	bhi.n	800729e <_printf_i+0x32>
 8007288:	2f00      	cmp	r7, #0
 800728a:	f000 80d8 	beq.w	800743e <_printf_i+0x1d2>
 800728e:	2f58      	cmp	r7, #88	; 0x58
 8007290:	f000 80a3 	beq.w	80073da <_printf_i+0x16e>
 8007294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007298:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800729c:	e03a      	b.n	8007314 <_printf_i+0xa8>
 800729e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072a2:	2b15      	cmp	r3, #21
 80072a4:	d8f6      	bhi.n	8007294 <_printf_i+0x28>
 80072a6:	a101      	add	r1, pc, #4	; (adr r1, 80072ac <_printf_i+0x40>)
 80072a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072ac:	08007305 	.word	0x08007305
 80072b0:	08007319 	.word	0x08007319
 80072b4:	08007295 	.word	0x08007295
 80072b8:	08007295 	.word	0x08007295
 80072bc:	08007295 	.word	0x08007295
 80072c0:	08007295 	.word	0x08007295
 80072c4:	08007319 	.word	0x08007319
 80072c8:	08007295 	.word	0x08007295
 80072cc:	08007295 	.word	0x08007295
 80072d0:	08007295 	.word	0x08007295
 80072d4:	08007295 	.word	0x08007295
 80072d8:	08007425 	.word	0x08007425
 80072dc:	08007349 	.word	0x08007349
 80072e0:	08007407 	.word	0x08007407
 80072e4:	08007295 	.word	0x08007295
 80072e8:	08007295 	.word	0x08007295
 80072ec:	08007447 	.word	0x08007447
 80072f0:	08007295 	.word	0x08007295
 80072f4:	08007349 	.word	0x08007349
 80072f8:	08007295 	.word	0x08007295
 80072fc:	08007295 	.word	0x08007295
 8007300:	0800740f 	.word	0x0800740f
 8007304:	682b      	ldr	r3, [r5, #0]
 8007306:	1d1a      	adds	r2, r3, #4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	602a      	str	r2, [r5, #0]
 800730c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007310:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007314:	2301      	movs	r3, #1
 8007316:	e0a3      	b.n	8007460 <_printf_i+0x1f4>
 8007318:	6820      	ldr	r0, [r4, #0]
 800731a:	6829      	ldr	r1, [r5, #0]
 800731c:	0606      	lsls	r6, r0, #24
 800731e:	f101 0304 	add.w	r3, r1, #4
 8007322:	d50a      	bpl.n	800733a <_printf_i+0xce>
 8007324:	680e      	ldr	r6, [r1, #0]
 8007326:	602b      	str	r3, [r5, #0]
 8007328:	2e00      	cmp	r6, #0
 800732a:	da03      	bge.n	8007334 <_printf_i+0xc8>
 800732c:	232d      	movs	r3, #45	; 0x2d
 800732e:	4276      	negs	r6, r6
 8007330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007334:	485e      	ldr	r0, [pc, #376]	; (80074b0 <_printf_i+0x244>)
 8007336:	230a      	movs	r3, #10
 8007338:	e019      	b.n	800736e <_printf_i+0x102>
 800733a:	680e      	ldr	r6, [r1, #0]
 800733c:	602b      	str	r3, [r5, #0]
 800733e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007342:	bf18      	it	ne
 8007344:	b236      	sxthne	r6, r6
 8007346:	e7ef      	b.n	8007328 <_printf_i+0xbc>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	6820      	ldr	r0, [r4, #0]
 800734c:	1d19      	adds	r1, r3, #4
 800734e:	6029      	str	r1, [r5, #0]
 8007350:	0601      	lsls	r1, r0, #24
 8007352:	d501      	bpl.n	8007358 <_printf_i+0xec>
 8007354:	681e      	ldr	r6, [r3, #0]
 8007356:	e002      	b.n	800735e <_printf_i+0xf2>
 8007358:	0646      	lsls	r6, r0, #25
 800735a:	d5fb      	bpl.n	8007354 <_printf_i+0xe8>
 800735c:	881e      	ldrh	r6, [r3, #0]
 800735e:	4854      	ldr	r0, [pc, #336]	; (80074b0 <_printf_i+0x244>)
 8007360:	2f6f      	cmp	r7, #111	; 0x6f
 8007362:	bf0c      	ite	eq
 8007364:	2308      	moveq	r3, #8
 8007366:	230a      	movne	r3, #10
 8007368:	2100      	movs	r1, #0
 800736a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800736e:	6865      	ldr	r5, [r4, #4]
 8007370:	60a5      	str	r5, [r4, #8]
 8007372:	2d00      	cmp	r5, #0
 8007374:	bfa2      	ittt	ge
 8007376:	6821      	ldrge	r1, [r4, #0]
 8007378:	f021 0104 	bicge.w	r1, r1, #4
 800737c:	6021      	strge	r1, [r4, #0]
 800737e:	b90e      	cbnz	r6, 8007384 <_printf_i+0x118>
 8007380:	2d00      	cmp	r5, #0
 8007382:	d04d      	beq.n	8007420 <_printf_i+0x1b4>
 8007384:	4615      	mov	r5, r2
 8007386:	fbb6 f1f3 	udiv	r1, r6, r3
 800738a:	fb03 6711 	mls	r7, r3, r1, r6
 800738e:	5dc7      	ldrb	r7, [r0, r7]
 8007390:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007394:	4637      	mov	r7, r6
 8007396:	42bb      	cmp	r3, r7
 8007398:	460e      	mov	r6, r1
 800739a:	d9f4      	bls.n	8007386 <_printf_i+0x11a>
 800739c:	2b08      	cmp	r3, #8
 800739e:	d10b      	bne.n	80073b8 <_printf_i+0x14c>
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	07de      	lsls	r6, r3, #31
 80073a4:	d508      	bpl.n	80073b8 <_printf_i+0x14c>
 80073a6:	6923      	ldr	r3, [r4, #16]
 80073a8:	6861      	ldr	r1, [r4, #4]
 80073aa:	4299      	cmp	r1, r3
 80073ac:	bfde      	ittt	le
 80073ae:	2330      	movle	r3, #48	; 0x30
 80073b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073b8:	1b52      	subs	r2, r2, r5
 80073ba:	6122      	str	r2, [r4, #16]
 80073bc:	f8cd a000 	str.w	sl, [sp]
 80073c0:	464b      	mov	r3, r9
 80073c2:	aa03      	add	r2, sp, #12
 80073c4:	4621      	mov	r1, r4
 80073c6:	4640      	mov	r0, r8
 80073c8:	f7ff fee2 	bl	8007190 <_printf_common>
 80073cc:	3001      	adds	r0, #1
 80073ce:	d14c      	bne.n	800746a <_printf_i+0x1fe>
 80073d0:	f04f 30ff 	mov.w	r0, #4294967295
 80073d4:	b004      	add	sp, #16
 80073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073da:	4835      	ldr	r0, [pc, #212]	; (80074b0 <_printf_i+0x244>)
 80073dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073e0:	6829      	ldr	r1, [r5, #0]
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80073e8:	6029      	str	r1, [r5, #0]
 80073ea:	061d      	lsls	r5, r3, #24
 80073ec:	d514      	bpl.n	8007418 <_printf_i+0x1ac>
 80073ee:	07df      	lsls	r7, r3, #31
 80073f0:	bf44      	itt	mi
 80073f2:	f043 0320 	orrmi.w	r3, r3, #32
 80073f6:	6023      	strmi	r3, [r4, #0]
 80073f8:	b91e      	cbnz	r6, 8007402 <_printf_i+0x196>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	f023 0320 	bic.w	r3, r3, #32
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	2310      	movs	r3, #16
 8007404:	e7b0      	b.n	8007368 <_printf_i+0xfc>
 8007406:	6823      	ldr	r3, [r4, #0]
 8007408:	f043 0320 	orr.w	r3, r3, #32
 800740c:	6023      	str	r3, [r4, #0]
 800740e:	2378      	movs	r3, #120	; 0x78
 8007410:	4828      	ldr	r0, [pc, #160]	; (80074b4 <_printf_i+0x248>)
 8007412:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007416:	e7e3      	b.n	80073e0 <_printf_i+0x174>
 8007418:	0659      	lsls	r1, r3, #25
 800741a:	bf48      	it	mi
 800741c:	b2b6      	uxthmi	r6, r6
 800741e:	e7e6      	b.n	80073ee <_printf_i+0x182>
 8007420:	4615      	mov	r5, r2
 8007422:	e7bb      	b.n	800739c <_printf_i+0x130>
 8007424:	682b      	ldr	r3, [r5, #0]
 8007426:	6826      	ldr	r6, [r4, #0]
 8007428:	6961      	ldr	r1, [r4, #20]
 800742a:	1d18      	adds	r0, r3, #4
 800742c:	6028      	str	r0, [r5, #0]
 800742e:	0635      	lsls	r5, r6, #24
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	d501      	bpl.n	8007438 <_printf_i+0x1cc>
 8007434:	6019      	str	r1, [r3, #0]
 8007436:	e002      	b.n	800743e <_printf_i+0x1d2>
 8007438:	0670      	lsls	r0, r6, #25
 800743a:	d5fb      	bpl.n	8007434 <_printf_i+0x1c8>
 800743c:	8019      	strh	r1, [r3, #0]
 800743e:	2300      	movs	r3, #0
 8007440:	6123      	str	r3, [r4, #16]
 8007442:	4615      	mov	r5, r2
 8007444:	e7ba      	b.n	80073bc <_printf_i+0x150>
 8007446:	682b      	ldr	r3, [r5, #0]
 8007448:	1d1a      	adds	r2, r3, #4
 800744a:	602a      	str	r2, [r5, #0]
 800744c:	681d      	ldr	r5, [r3, #0]
 800744e:	6862      	ldr	r2, [r4, #4]
 8007450:	2100      	movs	r1, #0
 8007452:	4628      	mov	r0, r5
 8007454:	f7f8 fec4 	bl	80001e0 <memchr>
 8007458:	b108      	cbz	r0, 800745e <_printf_i+0x1f2>
 800745a:	1b40      	subs	r0, r0, r5
 800745c:	6060      	str	r0, [r4, #4]
 800745e:	6863      	ldr	r3, [r4, #4]
 8007460:	6123      	str	r3, [r4, #16]
 8007462:	2300      	movs	r3, #0
 8007464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007468:	e7a8      	b.n	80073bc <_printf_i+0x150>
 800746a:	6923      	ldr	r3, [r4, #16]
 800746c:	462a      	mov	r2, r5
 800746e:	4649      	mov	r1, r9
 8007470:	4640      	mov	r0, r8
 8007472:	47d0      	blx	sl
 8007474:	3001      	adds	r0, #1
 8007476:	d0ab      	beq.n	80073d0 <_printf_i+0x164>
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	079b      	lsls	r3, r3, #30
 800747c:	d413      	bmi.n	80074a6 <_printf_i+0x23a>
 800747e:	68e0      	ldr	r0, [r4, #12]
 8007480:	9b03      	ldr	r3, [sp, #12]
 8007482:	4298      	cmp	r0, r3
 8007484:	bfb8      	it	lt
 8007486:	4618      	movlt	r0, r3
 8007488:	e7a4      	b.n	80073d4 <_printf_i+0x168>
 800748a:	2301      	movs	r3, #1
 800748c:	4632      	mov	r2, r6
 800748e:	4649      	mov	r1, r9
 8007490:	4640      	mov	r0, r8
 8007492:	47d0      	blx	sl
 8007494:	3001      	adds	r0, #1
 8007496:	d09b      	beq.n	80073d0 <_printf_i+0x164>
 8007498:	3501      	adds	r5, #1
 800749a:	68e3      	ldr	r3, [r4, #12]
 800749c:	9903      	ldr	r1, [sp, #12]
 800749e:	1a5b      	subs	r3, r3, r1
 80074a0:	42ab      	cmp	r3, r5
 80074a2:	dcf2      	bgt.n	800748a <_printf_i+0x21e>
 80074a4:	e7eb      	b.n	800747e <_printf_i+0x212>
 80074a6:	2500      	movs	r5, #0
 80074a8:	f104 0619 	add.w	r6, r4, #25
 80074ac:	e7f5      	b.n	800749a <_printf_i+0x22e>
 80074ae:	bf00      	nop
 80074b0:	0800793d 	.word	0x0800793d
 80074b4:	0800794e 	.word	0x0800794e

080074b8 <_sbrk_r>:
 80074b8:	b538      	push	{r3, r4, r5, lr}
 80074ba:	4d06      	ldr	r5, [pc, #24]	; (80074d4 <_sbrk_r+0x1c>)
 80074bc:	2300      	movs	r3, #0
 80074be:	4604      	mov	r4, r0
 80074c0:	4608      	mov	r0, r1
 80074c2:	602b      	str	r3, [r5, #0]
 80074c4:	f7f9 fd2c 	bl	8000f20 <_sbrk>
 80074c8:	1c43      	adds	r3, r0, #1
 80074ca:	d102      	bne.n	80074d2 <_sbrk_r+0x1a>
 80074cc:	682b      	ldr	r3, [r5, #0]
 80074ce:	b103      	cbz	r3, 80074d2 <_sbrk_r+0x1a>
 80074d0:	6023      	str	r3, [r4, #0]
 80074d2:	bd38      	pop	{r3, r4, r5, pc}
 80074d4:	200028b4 	.word	0x200028b4

080074d8 <__sread>:
 80074d8:	b510      	push	{r4, lr}
 80074da:	460c      	mov	r4, r1
 80074dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e0:	f000 f8f8 	bl	80076d4 <_read_r>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	bfab      	itete	ge
 80074e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80074ea:	89a3      	ldrhlt	r3, [r4, #12]
 80074ec:	181b      	addge	r3, r3, r0
 80074ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80074f2:	bfac      	ite	ge
 80074f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80074f6:	81a3      	strhlt	r3, [r4, #12]
 80074f8:	bd10      	pop	{r4, pc}

080074fa <__swrite>:
 80074fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074fe:	461f      	mov	r7, r3
 8007500:	898b      	ldrh	r3, [r1, #12]
 8007502:	05db      	lsls	r3, r3, #23
 8007504:	4605      	mov	r5, r0
 8007506:	460c      	mov	r4, r1
 8007508:	4616      	mov	r6, r2
 800750a:	d505      	bpl.n	8007518 <__swrite+0x1e>
 800750c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007510:	2302      	movs	r3, #2
 8007512:	2200      	movs	r2, #0
 8007514:	f000 f868 	bl	80075e8 <_lseek_r>
 8007518:	89a3      	ldrh	r3, [r4, #12]
 800751a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800751e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007522:	81a3      	strh	r3, [r4, #12]
 8007524:	4632      	mov	r2, r6
 8007526:	463b      	mov	r3, r7
 8007528:	4628      	mov	r0, r5
 800752a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800752e:	f000 b817 	b.w	8007560 <_write_r>

08007532 <__sseek>:
 8007532:	b510      	push	{r4, lr}
 8007534:	460c      	mov	r4, r1
 8007536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800753a:	f000 f855 	bl	80075e8 <_lseek_r>
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	bf15      	itete	ne
 8007544:	6560      	strne	r0, [r4, #84]	; 0x54
 8007546:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800754a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800754e:	81a3      	strheq	r3, [r4, #12]
 8007550:	bf18      	it	ne
 8007552:	81a3      	strhne	r3, [r4, #12]
 8007554:	bd10      	pop	{r4, pc}

08007556 <__sclose>:
 8007556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800755a:	f000 b813 	b.w	8007584 <_close_r>
	...

08007560 <_write_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	4d07      	ldr	r5, [pc, #28]	; (8007580 <_write_r+0x20>)
 8007564:	4604      	mov	r4, r0
 8007566:	4608      	mov	r0, r1
 8007568:	4611      	mov	r1, r2
 800756a:	2200      	movs	r2, #0
 800756c:	602a      	str	r2, [r5, #0]
 800756e:	461a      	mov	r2, r3
 8007570:	f7f9 fc85 	bl	8000e7e <_write>
 8007574:	1c43      	adds	r3, r0, #1
 8007576:	d102      	bne.n	800757e <_write_r+0x1e>
 8007578:	682b      	ldr	r3, [r5, #0]
 800757a:	b103      	cbz	r3, 800757e <_write_r+0x1e>
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	bd38      	pop	{r3, r4, r5, pc}
 8007580:	200028b4 	.word	0x200028b4

08007584 <_close_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4d06      	ldr	r5, [pc, #24]	; (80075a0 <_close_r+0x1c>)
 8007588:	2300      	movs	r3, #0
 800758a:	4604      	mov	r4, r0
 800758c:	4608      	mov	r0, r1
 800758e:	602b      	str	r3, [r5, #0]
 8007590:	f7f9 fc91 	bl	8000eb6 <_close>
 8007594:	1c43      	adds	r3, r0, #1
 8007596:	d102      	bne.n	800759e <_close_r+0x1a>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	b103      	cbz	r3, 800759e <_close_r+0x1a>
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	bd38      	pop	{r3, r4, r5, pc}
 80075a0:	200028b4 	.word	0x200028b4

080075a4 <_fstat_r>:
 80075a4:	b538      	push	{r3, r4, r5, lr}
 80075a6:	4d07      	ldr	r5, [pc, #28]	; (80075c4 <_fstat_r+0x20>)
 80075a8:	2300      	movs	r3, #0
 80075aa:	4604      	mov	r4, r0
 80075ac:	4608      	mov	r0, r1
 80075ae:	4611      	mov	r1, r2
 80075b0:	602b      	str	r3, [r5, #0]
 80075b2:	f7f9 fc8c 	bl	8000ece <_fstat>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	d102      	bne.n	80075c0 <_fstat_r+0x1c>
 80075ba:	682b      	ldr	r3, [r5, #0]
 80075bc:	b103      	cbz	r3, 80075c0 <_fstat_r+0x1c>
 80075be:	6023      	str	r3, [r4, #0]
 80075c0:	bd38      	pop	{r3, r4, r5, pc}
 80075c2:	bf00      	nop
 80075c4:	200028b4 	.word	0x200028b4

080075c8 <_isatty_r>:
 80075c8:	b538      	push	{r3, r4, r5, lr}
 80075ca:	4d06      	ldr	r5, [pc, #24]	; (80075e4 <_isatty_r+0x1c>)
 80075cc:	2300      	movs	r3, #0
 80075ce:	4604      	mov	r4, r0
 80075d0:	4608      	mov	r0, r1
 80075d2:	602b      	str	r3, [r5, #0]
 80075d4:	f7f9 fc8b 	bl	8000eee <_isatty>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d102      	bne.n	80075e2 <_isatty_r+0x1a>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	b103      	cbz	r3, 80075e2 <_isatty_r+0x1a>
 80075e0:	6023      	str	r3, [r4, #0]
 80075e2:	bd38      	pop	{r3, r4, r5, pc}
 80075e4:	200028b4 	.word	0x200028b4

080075e8 <_lseek_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4d07      	ldr	r5, [pc, #28]	; (8007608 <_lseek_r+0x20>)
 80075ec:	4604      	mov	r4, r0
 80075ee:	4608      	mov	r0, r1
 80075f0:	4611      	mov	r1, r2
 80075f2:	2200      	movs	r2, #0
 80075f4:	602a      	str	r2, [r5, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	f7f9 fc84 	bl	8000f04 <_lseek>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d102      	bne.n	8007606 <_lseek_r+0x1e>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	b103      	cbz	r3, 8007606 <_lseek_r+0x1e>
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	bd38      	pop	{r3, r4, r5, pc}
 8007608:	200028b4 	.word	0x200028b4

0800760c <memcpy>:
 800760c:	440a      	add	r2, r1
 800760e:	4291      	cmp	r1, r2
 8007610:	f100 33ff 	add.w	r3, r0, #4294967295
 8007614:	d100      	bne.n	8007618 <memcpy+0xc>
 8007616:	4770      	bx	lr
 8007618:	b510      	push	{r4, lr}
 800761a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800761e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007622:	4291      	cmp	r1, r2
 8007624:	d1f9      	bne.n	800761a <memcpy+0xe>
 8007626:	bd10      	pop	{r4, pc}

08007628 <memmove>:
 8007628:	4288      	cmp	r0, r1
 800762a:	b510      	push	{r4, lr}
 800762c:	eb01 0402 	add.w	r4, r1, r2
 8007630:	d902      	bls.n	8007638 <memmove+0x10>
 8007632:	4284      	cmp	r4, r0
 8007634:	4623      	mov	r3, r4
 8007636:	d807      	bhi.n	8007648 <memmove+0x20>
 8007638:	1e43      	subs	r3, r0, #1
 800763a:	42a1      	cmp	r1, r4
 800763c:	d008      	beq.n	8007650 <memmove+0x28>
 800763e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007642:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007646:	e7f8      	b.n	800763a <memmove+0x12>
 8007648:	4402      	add	r2, r0
 800764a:	4601      	mov	r1, r0
 800764c:	428a      	cmp	r2, r1
 800764e:	d100      	bne.n	8007652 <memmove+0x2a>
 8007650:	bd10      	pop	{r4, pc}
 8007652:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007656:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800765a:	e7f7      	b.n	800764c <memmove+0x24>

0800765c <__malloc_lock>:
 800765c:	4801      	ldr	r0, [pc, #4]	; (8007664 <__malloc_lock+0x8>)
 800765e:	f7ff b999 	b.w	8006994 <__retarget_lock_acquire_recursive>
 8007662:	bf00      	nop
 8007664:	200028a8 	.word	0x200028a8

08007668 <__malloc_unlock>:
 8007668:	4801      	ldr	r0, [pc, #4]	; (8007670 <__malloc_unlock+0x8>)
 800766a:	f7ff b994 	b.w	8006996 <__retarget_lock_release_recursive>
 800766e:	bf00      	nop
 8007670:	200028a8 	.word	0x200028a8

08007674 <_realloc_r>:
 8007674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007678:	4680      	mov	r8, r0
 800767a:	4614      	mov	r4, r2
 800767c:	460e      	mov	r6, r1
 800767e:	b921      	cbnz	r1, 800768a <_realloc_r+0x16>
 8007680:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007684:	4611      	mov	r1, r2
 8007686:	f7ff ba59 	b.w	8006b3c <_malloc_r>
 800768a:	b92a      	cbnz	r2, 8007698 <_realloc_r+0x24>
 800768c:	f7ff f9ea 	bl	8006a64 <_free_r>
 8007690:	4625      	mov	r5, r4
 8007692:	4628      	mov	r0, r5
 8007694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007698:	f000 f82e 	bl	80076f8 <_malloc_usable_size_r>
 800769c:	4284      	cmp	r4, r0
 800769e:	4607      	mov	r7, r0
 80076a0:	d802      	bhi.n	80076a8 <_realloc_r+0x34>
 80076a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076a6:	d812      	bhi.n	80076ce <_realloc_r+0x5a>
 80076a8:	4621      	mov	r1, r4
 80076aa:	4640      	mov	r0, r8
 80076ac:	f7ff fa46 	bl	8006b3c <_malloc_r>
 80076b0:	4605      	mov	r5, r0
 80076b2:	2800      	cmp	r0, #0
 80076b4:	d0ed      	beq.n	8007692 <_realloc_r+0x1e>
 80076b6:	42bc      	cmp	r4, r7
 80076b8:	4622      	mov	r2, r4
 80076ba:	4631      	mov	r1, r6
 80076bc:	bf28      	it	cs
 80076be:	463a      	movcs	r2, r7
 80076c0:	f7ff ffa4 	bl	800760c <memcpy>
 80076c4:	4631      	mov	r1, r6
 80076c6:	4640      	mov	r0, r8
 80076c8:	f7ff f9cc 	bl	8006a64 <_free_r>
 80076cc:	e7e1      	b.n	8007692 <_realloc_r+0x1e>
 80076ce:	4635      	mov	r5, r6
 80076d0:	e7df      	b.n	8007692 <_realloc_r+0x1e>
	...

080076d4 <_read_r>:
 80076d4:	b538      	push	{r3, r4, r5, lr}
 80076d6:	4d07      	ldr	r5, [pc, #28]	; (80076f4 <_read_r+0x20>)
 80076d8:	4604      	mov	r4, r0
 80076da:	4608      	mov	r0, r1
 80076dc:	4611      	mov	r1, r2
 80076de:	2200      	movs	r2, #0
 80076e0:	602a      	str	r2, [r5, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	f7f9 fbae 	bl	8000e44 <_read>
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	d102      	bne.n	80076f2 <_read_r+0x1e>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	b103      	cbz	r3, 80076f2 <_read_r+0x1e>
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	200028b4 	.word	0x200028b4

080076f8 <_malloc_usable_size_r>:
 80076f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076fc:	1f18      	subs	r0, r3, #4
 80076fe:	2b00      	cmp	r3, #0
 8007700:	bfbc      	itt	lt
 8007702:	580b      	ldrlt	r3, [r1, r0]
 8007704:	18c0      	addlt	r0, r0, r3
 8007706:	4770      	bx	lr

08007708 <_init>:
 8007708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770a:	bf00      	nop
 800770c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770e:	bc08      	pop	{r3}
 8007710:	469e      	mov	lr, r3
 8007712:	4770      	bx	lr

08007714 <_fini>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr
