rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/StructPackedOutput/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/StructPackedOutput/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yUsing Yosys read_systemverilog command
osys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/StructPackedOutput/top.sv:1:1: No timescale set for "flash_phy_pkg".

[WRN:PA0205] UHDM-integration-tests/tests/StructPackedOutput/top.sv:9:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/StructPackedOutput/top.sv:12:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] UHDM-integration-tests/tests/StructPackedOutput/top.sv:1:1: Compile package "flash_phy_pkg".

[INF:CP0303] UHDM-integration-tests/tests/StructPackedOutput/top.sv:9:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/StructPackedOutput/top.sv:12:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/StructPackedOutput/top.sv:12:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmallPackages:
\_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:flash_phy_pkg
  |vpiFullName:flash_phy_pkg::
  |vpiParameter:
  \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:2:11, endln:2:14
      |vpiParent:
      \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
      |vpiInstance:
      \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:FullDataWidth
    |vpiFullName:flash_phy_pkg::FullDataWidth
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:33
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiRhs:
    \_constant: , line:2:31, endln:2:33
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:2:11, endln:2:14
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
  |vpiTypedef:
  \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiName:flash_phy_pkg::flash_phy_prim_flash_rsp_t
    |vpiInstance:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (ack), line:4:9, endln:4:12
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:ack
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:8
        |vpiParent:
        \_typespec_member: (ack), line:4:9, endln:4:12
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (done), line:5:9, endln:5:13
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:done
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:8
        |vpiParent:
        \_typespec_member: (done), line:5:9, endln:5:13
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (rdata), line:6:29, endln:6:34
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:rdata
      |vpiTypespec:
      \_logic_typespec: , line:6:3, endln:6:28
        |vpiParent:
        \_typespec_member: (rdata), line:6:29, endln:6:34
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
        |vpiRange:
        \_range: , line:6:9, endln:6:28
          |vpiParent:
          \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
          |vpiLeftRange:
          \_operation: , line:6:10, endln:6:25
            |vpiParent:
            \_range: , line:6:9, endln:6:28
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (flash_phy_pkg::flash_phy_pkg::flash_phy_prim_flash_rsp_t::FullDataWidth), line:6:10, endln:6:23
              |vpiParent:
              \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
              |vpiName:FullDataWidth
              |vpiFullName:flash_phy_pkg::flash_phy_pkg::flash_phy_prim_flash_rsp_t::FullDataWidth
            |vpiOperand:
            \_constant: , line:6:24, endln:6:25
              |vpiParent:
              \_operation: , line:6:10, endln:6:25
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:26, endln:6:27
            |vpiParent:
            \_range: , line:6:9, endln:6:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:28
  |vpiDefName:flash_phy_pkg
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmtopPackages:
\_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:flash_phy_pkg
  |vpiFullName:flash_phy_pkg::
  |vpiParameter:
  \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:2:11, endln:2:14
      |vpiParent:
      \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
      |vpiInstance:
      \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:FullDataWidth
    |vpiFullName:flash_phy_pkg::FullDataWidth
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:33
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiRhs:
    \_constant: , line:2:31, endln:2:33
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:2:11, endln:2:14
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (flash_phy_pkg::FullDataWidth), line:2:15, endln:2:28
  |vpiTypedef:
  \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
    |vpiParent:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiName:flash_phy_pkg::flash_phy_prim_flash_rsp_t
    |vpiInstance:
    \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (ack), line:4:9, endln:4:12
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:ack
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:8
        |vpiParent:
        \_typespec_member: (ack), line:4:9, endln:4:12
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (done), line:5:9, endln:5:13
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:done
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:8
        |vpiParent:
        \_typespec_member: (done), line:5:9, endln:5:13
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (rdata), line:6:29, endln:6:34
      |vpiParent:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
      |vpiName:rdata
      |vpiTypespec:
      \_logic_typespec: , line:6:3, endln:6:28
        |vpiParent:
        \_typespec_member: (rdata), line:6:29, endln:6:34
        |vpiInstance:
        \_package: flash_phy_pkg (flash_phy_pkg::), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:1:1, endln:8:11
        |vpiRange:
        \_range: , line:6:9, endln:6:28
          |vpiParent:
          \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
          |vpiLeftRange:
          \_constant: , line:6:10, endln:6:23
            |vpiParent:
            \_range: , line:6:9, endln:6:28
            |vpiDecompile:9
            |vpiSize:64
            |INT:9
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:6:26, endln:6:27
            |vpiParent:
            \_range: , line:6:9, endln:6:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:28
  |vpiDefName:flash_phy_pkg
  |vpiTop:1
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:9:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.flash_rsp_o), line:9:67, endln:9:78
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:9:1, endln:11:10
    |vpiName:flash_rsp_o
    |vpiFullName:work@dut.flash_rsp_o
    |vpiNetType:1
  |vpiPort:
  \_port: (flash_rsp_o), line:9:67, endln:9:78
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:9:1, endln:11:10
    |vpiName:flash_rsp_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.flash_rsp_o), line:9:67, endln:9:78
    |vpiTypedef:
    \_packed_array_typespec: 
      |vpiRange:
      \_range: , line:9:61, endln:9:66
        |vpiLeftRange:
        \_constant: , line:9:62, endln:9:63
          |vpiParent:
          \_range: , line:9:61, endln:9:66
          |vpiDecompile:9
          |vpiSize:64
          |UINT:9
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:64, endln:9:65
          |vpiParent:
          \_range: , line:9:61, endln:9:66
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:10:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:9:1, endln:11:10
    |vpiRhs:
    \_constant: , line:10:29, endln:10:33
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:33
      |vpiName:flash_rsp_o[0].ack
      |vpiActual:
      \_bit_select: (flash_rsp_o), line:10:8, endln:10:19
        |vpiParent:
        \_ref_obj: (work@dut.flash_rsp_o[0])
          |vpiParent:
          \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
          |vpiName:flash_rsp_o[0]
          |vpiFullName:work@dut.flash_rsp_o[0]
        |vpiName:flash_rsp_o
        |vpiIndex:
        \_constant: , line:10:20, endln:10:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (ack)
        |vpiParent:
        \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
        |vpiName:ack
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:12:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@dut (d), line:13:5, endln:13:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:12:1, endln:14:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:9:1, endln:11:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:12:1, endln:14:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:13:1, endln:13:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:12:1, endln:14:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/StructPackedOutput/top.sv
    |vpiDefLineNo:9
    |vpiNet:
    \_packed_array_net: (work@top.d.flash_rsp_o), line:9:67, endln:9:78
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:13:1, endln:13:9
      |vpiName:flash_rsp_o
      |vpiFullName:work@top.d.flash_rsp_o
      |vpiNetType:1
      |vpiRange:
      \_range: , line:9:61, endln:9:66
        |vpiLeftRange:
        \_constant: , line:9:62, endln:9:63
          |vpiParent:
          \_range: , line:9:61, endln:9:66
          |vpiDecompile:9
          |vpiSize:64
          |UINT:9
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:64, endln:9:65
          |vpiParent:
          \_range: , line:9:61, endln:9:66
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElement:
      \_struct_net: (flash_rsp_o)
        |vpiTypespec:
        \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
        |vpiName:flash_rsp_o
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:12:1, endln:14:10
    |vpiPort:
    \_port: (flash_rsp_o), line:9:67, endln:9:78
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/StructPackedOutput/top.sv, line:13:1, endln:13:9
      |vpiName:flash_rsp_o
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@top.d.flash_rsp_o), line:9:67, endln:9:78
        |vpiName:flash_rsp_o
        |vpiFullName:work@top.d.flash_rsp_o
        |vpiActual:
        \_packed_array_net: (work@top.d.flash_rsp_o), line:9:67, endln:9:78
      |vpiTypedef:
      \_packed_array_typespec: 
        |vpiRange:
        \_range: , line:9:61, endln:9:66
          |vpiParent:
          \_port: (flash_rsp_o), line:9:67, endln:9:78
          |vpiLeftRange:
          \_constant: , line:9:62, endln:9:63
            |vpiParent:
            \_range: , line:9:61, endln:9:66
            |vpiDecompile:9
            |vpiSize:64
            |UINT:9
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:9:64, endln:9:65
            |vpiParent:
            \_range: , line:9:61, endln:9:66
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_struct_typespec: (flash_phy_pkg::flash_phy_prim_flash_rsp_t), line:3:9, endln:3:15
    |vpiContAssign:
    \_cont_assign: , line:10:8, endln:10:33
      |vpiRhs:
      \_constant: , line:10:29, endln:10:33
      |vpiLhs:
      \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
        |vpiParent:
        \_cont_assign: , line:10:8, endln:10:33
        |vpiName:flash_rsp_o[0].ack
        |vpiActual:
        \_bit_select: (flash_rsp_o), line:10:8, endln:10:19
          |vpiParent:
          \_ref_obj: (flash_rsp_o[0])
            |vpiParent:
            \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
            |vpiName:flash_rsp_o[0]
          |vpiName:flash_rsp_o
          |vpiIndex:
          \_constant: , line:10:20, endln:10:21
            |vpiParent:
            \_bit_select: (flash_rsp_o), line:10:8, endln:10:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiActual:
        \_ref_obj: (ack)
          |vpiParent:
          \_hier_path: (flash_rsp_o[0].ack), line:10:8, endln:10:19
          |vpiName:ack
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'flash_phy_pkg' of type 'package'
    Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
      Object 'ack' of type 'typespec_member'
      Object 'done' of type 'typespec_member'
      Object 'rdata' of type 'typespec_member'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'FullDataWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'FullDataWidth' of type 'parameter'
      Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'flash_rsp_o' of type 'logic_net'
  Object '' of type 'module_inst'
  Object 'work@top' of type 'module_inst'
    Object 'd' of type 'module_inst'
      Object 'flash_rsp_o' of type 'packed_array_net'
        Object 'flash_rsp_o' of type 'struct_net'
          Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
            Object 'ack' of type 'typespec_member'
            Object 'done' of type 'typespec_member'
            Object 'rdata' of type 'typespec_member'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'flash_rsp_o' of type 'port'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'packed_array_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
            Object 'ack' of type 'typespec_member'
            Object 'done' of type 'typespec_member'
            Object 'rdata' of type 'typespec_member'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
      Object '' of type 'cont_assign'
        Object 'flash_rsp_o[0].ack' of type 'hier_path'
          Object 'flash_rsp_o' of type 'bit_select'
            Object '' of type 'constant'
          Object 'ack' of type 'ref_obj'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:12.1-14.10> str='\top'
      AST_CELL <UHDM-integration-tests/tests/StructPackedOutput/top.sv:13.1-13.9> str='\d'
        AST_CELLTYPE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> str='\dut'
        AST_ARGUMENT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:13.1-13.9> str='\flash_rsp_o'
      AST_TYPEDEF <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_CELL **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:12.1-14.10> str='\top' basic_prep
      AST_CELL <UHDM-integration-tests/tests/StructPackedOutput/top.sv:13.1-13.9> str='\d' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> str='\dut' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:13.1-13.9> str='\flash_rsp_o' basic_prep
      AST_TYPEDEF <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_CELL **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.1-11.10> str='\dut'
      AST_WIRE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.67-9.78> str='\flash_rsp_o' output logic basic_prep range=[11:0] multirange=[ 0 12 0 10 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> str='\flash_phy_prim_flash_rsp_t' bits='010111000110011001101100011000010111001101101000010111110111000001101000011110010101111101110000011100100110100101101101010111110110011001101100011000010111001101101000010111110111001001110011011100000101111101110100'(216) basic_prep range=[215:0] int=1936744308
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> range=[119:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000001110111'(32) signed range=[31:0] int=119
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/StructPackedOutput/top.sv:10.8-10.33>
        AST_IDENTIFIER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:10.8-10.19> str='\flash_rsp_o' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0>
            AST_ADD <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0>
              AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed range=[31:0] int=11
              AST_MUL <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) signed range=[31:0] int=12
                AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ADD <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0>
              AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed range=[31:0] int=11
              AST_MUL <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) signed range=[31:0] int=12
                AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_TYPEDEF <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(flash_rsp_o);
      /** AST_PARAMETER **/
      (* wiretype = "\flash_phy_prim_flash_rsp_t" *)
      output [119:0] flash_rsp_o;
      assign flash_rsp_o[(11)+((12)*(0)):(11)+((12)*(0))] = 1'b 1;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.1-11.10> str='\dut' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.67-9.78> str='\flash_rsp_o' output logic basic_prep range=[119:0] multirange=[ 0 12 0 10 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> str='\flash_phy_prim_flash_rsp_t' bits='010111000110011001101100011000010111001101101000010111110111000001101000011110010101111101110000011100100110100101101101010111110110011001101100011000010111001101101000010111110111001001110011011100000101111101110100'(216) basic_prep range=[215:0] int=1936744308
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[119:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000001110111'(32) signed basic_prep range=[31:0] int=119
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/StructPackedOutput/top.sv:10.8-10.33> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:10.8-10.19> str='\flash_rsp_o' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[11:11]
            AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed basic_prep range=[31:0] int=11
            AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed basic_prep range=[31:0] int=11
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_TYPEDEF <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:3.9-3.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <UHDM-integration-tests/tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(flash_rsp_o);
      /** AST_PARAMETER **/
      (* wiretype = "\flash_phy_prim_flash_rsp_t" *)
      output [119:0] flash_rsp_o;
      assign flash_rsp_o[11:11] = 1'b 1;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os) */
Dumping module `\dut'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.1-11.10" *)
module dut(flash_rsp_o);
  (* src = "UHDM-integration-tests/tests/StructPackedOutput/top.sv:9.67-9.78" *)
  (* wiretype = "\\flash_phy_prim_flash_rsp_t" *)
  output [119:0] flash_rsp_o;
  wire [119:0] flash_rsp_o;
  assign flash_rsp_o[11] = 1'h1;
endmodule
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/StructPackedOutput/top.sv:12.1-14.10" *)
module top();
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/StructPackedOutput/top.sv:13.1-13.9" *)
  dut d (
  );
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\dut'.
Dumping module `\top'.


Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os)

