// Seed: 4036074440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_10 (
      .id_0(1'b0),
      .id_1(id_3),
      .id_2(1),
      .id_3(1)
  );
  assign id_4 = 1;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7
);
  wire id_9;
  supply1 id_10 = 1'd0;
  generate
    for (id_11 = 1; 1; id_11 = 1) begin : LABEL_0
      assign id_5 = 1;
    end
  endgenerate
  always id_1 = #id_12 id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_9,
      id_11,
      id_11,
      id_9,
      id_11
  );
endmodule
