#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 20 21:50:54 2022
# Process ID: 20096
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19316 C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao2\guiao2\guiao2.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 984.672 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:15:10 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:16:03 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:17:28 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 984.672 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.027 ; gain = 1316.355
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:20:28 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:21:23 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:22:49 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:27:38 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:28:21 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:29:12 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:30:33 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:33:26 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:37:54 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:39:19 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:43:34 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:44:24 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:45:47 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2387.980 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:50:51 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:51:42 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:53:29 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2387.984 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 22:56:59 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 22:58:35 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 22:59:58 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2393.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:02:45 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:03:46 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:05:15 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2403.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274505240A
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:17:12 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:18:08 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:19:42 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2422.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:28:29 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:30:03 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:31:26 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2422.723 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:35:07 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:36:04 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:37:42 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:41:56 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:42:50 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:44:14 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2461.062 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:46:24 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:47:18 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 23:48:50 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
[Sun Mar 20 23:48:50 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.srcs/sources_1/new/display_enable.vhd] -no_script -reset -force -quiet
remove_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.srcs/sources_1/new/display_enable.vhd
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 23:57:52 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Mar 20 23:58:46 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 21 00:00:32 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2484.727 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 21 00:22:19 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 21 00:23:10 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 21 00:28:24 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 21 00:29:16 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2807.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3502.914 ; gain = 0.000
open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3502.914 ; gain = 985.316
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 21 00:33:18 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 21 00:34:35 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3502.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3513.367 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 21 00:36:31 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3513.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3516.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3516.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3653.941 ; gain = 140.574
INFO: [Common 17-344] 'open_run' was cancelled
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 21 00:38:08 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3653.941 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 21 00:40:51 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 21 00:41:41 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
close_design
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 21 00:42:44 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 21 00:43:37 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 21 00:45:06 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3683.836 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao2/guiao2/guiao2.runs/impl_1/counter_1Hz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 00:49:09 2022...
