vendor_name = ModelSim
source_file = 1, C:/Users/aluno/Desktop/Pratica4/microcpu.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/ULA.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/registrador.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/PC.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/output_files/SignExtend.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/output_files/ALUcontr.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/ALUcontr.v
source_file = 1, Pratica4/output_files/ControlUnit.v
source_file = 1, C:/Users/aluno/Desktop/Pratica4/db/microcpu.cbx.xml
source_file = 1, C:/Users/aluno/Desktop/Pratica4/controle.v
design_name = microcpu
instance = comp, \alu|Add1~2 , alu|Add1~2, microcpu, 1
instance = comp, \alu|Add0~14 , alu|Add0~14, microcpu, 1
instance = comp, \reg_bank|registradores~1024 , reg_bank|registradores~1024, microcpu, 1
instance = comp, \reg_bank|registradores~97 , reg_bank|registradores~97, microcpu, 1
instance = comp, \reg_bank|registradores~98 , reg_bank|registradores~98, microcpu, 1
instance = comp, \reg_bank|registradores~1027 , reg_bank|registradores~1027, microcpu, 1
instance = comp, \alu|Add0~27 , alu|Add0~27, microcpu, 1
instance = comp, \SW[17]~I , SW[17], microcpu, 1
instance = comp, \SW[16]~I , SW[16], microcpu, 1
instance = comp, \pc_inst|pc_value[3] , pc_inst|pc_value[3], microcpu, 1
instance = comp, \pc_inst|pc_value[2]~0 , pc_inst|pc_value[2]~0, microcpu, 1
instance = comp, \pc_inst|pc_value[2] , pc_inst|pc_value[2], microcpu, 1
instance = comp, \WideOr6~0 , WideOr6~0, microcpu, 1
instance = comp, \Decoder0~0 , Decoder0~0, microcpu, 1
instance = comp, \Decoder0~1 , Decoder0~1, microcpu, 1
instance = comp, \Decoder0~2 , Decoder0~2, microcpu, 1
instance = comp, \Decoder0~3 , Decoder0~3, microcpu, 1
instance = comp, \reg_bank|registradores~1026 , reg_bank|registradores~1026, microcpu, 1
instance = comp, \alu|Add1~0 , alu|Add1~0, microcpu, 1
instance = comp, \alu|Add0~12 , alu|Add0~12, microcpu, 1
instance = comp, \alu|Add0~26 , alu|Add0~26, microcpu, 1
instance = comp, \reg_bank|registradores~96 , reg_bank|registradores~96, microcpu, 1
instance = comp, \reg_bank|registradores~1025 , reg_bank|registradores~1025, microcpu, 1
instance = comp, \alu|Add0~16 , alu|Add0~16, microcpu, 1
instance = comp, \alu|Add0~18 , alu|Add0~18, microcpu, 1
instance = comp, \alu|Add1~4 , alu|Add1~4, microcpu, 1
instance = comp, \alu|Add1~6 , alu|Add1~6, microcpu, 1
instance = comp, \alu|Add0~29 , alu|Add0~29, microcpu, 1
instance = comp, \reg_bank|registradores~99 , reg_bank|registradores~99, microcpu, 1
instance = comp, \reg_bank|registradores~1028 , reg_bank|registradores~1028, microcpu, 1
instance = comp, \WideOr34~2 , WideOr34~2, microcpu, 1
instance = comp, \alu|Add1~8 , alu|Add1~8, microcpu, 1
instance = comp, \alu|Add0~20 , alu|Add0~20, microcpu, 1
instance = comp, \alu|Add0~24 , alu|Add0~24, microcpu, 1
instance = comp, \reg_bank|registradores~100 , reg_bank|registradores~100, microcpu, 1
instance = comp, \WideOr34~3 , WideOr34~3, microcpu, 1
instance = comp, \WideOr33~2 , WideOr33~2, microcpu, 1
instance = comp, \WideOr33~3 , WideOr33~3, microcpu, 1
instance = comp, \WideOr32~2 , WideOr32~2, microcpu, 1
instance = comp, \WideOr32~3 , WideOr32~3, microcpu, 1
instance = comp, \WideOr31~2 , WideOr31~2, microcpu, 1
instance = comp, \WideOr31~3 , WideOr31~3, microcpu, 1
instance = comp, \WideOr30~2 , WideOr30~2, microcpu, 1
instance = comp, \WideOr30~3 , WideOr30~3, microcpu, 1
instance = comp, \WideOr29~2 , WideOr29~2, microcpu, 1
instance = comp, \WideOr29~3 , WideOr29~3, microcpu, 1
instance = comp, \WideOr28~2 , WideOr28~2, microcpu, 1
instance = comp, \WideOr28~3 , WideOr28~3, microcpu, 1
instance = comp, \alu|Add0~28 , alu|Add0~28, microcpu, 1
instance = comp, \WideOr48~0 , WideOr48~0, microcpu, 1
instance = comp, \reg_bank|registradores~101 , reg_bank|registradores~101, microcpu, 1
instance = comp, \reg_bank|registradores~1029 , reg_bank|registradores~1029, microcpu, 1
instance = comp, \alu|Add1~10 , alu|Add1~10, microcpu, 1
instance = comp, \alu|Add0~22 , alu|Add0~22, microcpu, 1
instance = comp, \alu|Add0~25 , alu|Add0~25, microcpu, 1
instance = comp, \WideOr48~1 , WideOr48~1, microcpu, 1
instance = comp, \WideOr47~0 , WideOr47~0, microcpu, 1
instance = comp, \WideOr47~1 , WideOr47~1, microcpu, 1
instance = comp, \WideOr46~0 , WideOr46~0, microcpu, 1
instance = comp, \WideOr46~1 , WideOr46~1, microcpu, 1
instance = comp, \WideOr45~0 , WideOr45~0, microcpu, 1
instance = comp, \WideOr45~1 , WideOr45~1, microcpu, 1
instance = comp, \WideOr44~0 , WideOr44~0, microcpu, 1
instance = comp, \WideOr44~1 , WideOr44~1, microcpu, 1
instance = comp, \WideOr43~0 , WideOr43~0, microcpu, 1
instance = comp, \WideOr43~1 , WideOr43~1, microcpu, 1
instance = comp, \WideOr42~0 , WideOr42~0, microcpu, 1
instance = comp, \WideOr42~1 , WideOr42~1, microcpu, 1
instance = comp, \SW[0]~I , SW[0], microcpu, 1
instance = comp, \SW[1]~I , SW[1], microcpu, 1
instance = comp, \SW[2]~I , SW[2], microcpu, 1
instance = comp, \SW[3]~I , SW[3], microcpu, 1
instance = comp, \SW[4]~I , SW[4], microcpu, 1
instance = comp, \SW[5]~I , SW[5], microcpu, 1
instance = comp, \SW[6]~I , SW[6], microcpu, 1
instance = comp, \SW[7]~I , SW[7], microcpu, 1
instance = comp, \SW[8]~I , SW[8], microcpu, 1
instance = comp, \SW[9]~I , SW[9], microcpu, 1
instance = comp, \SW[10]~I , SW[10], microcpu, 1
instance = comp, \SW[11]~I , SW[11], microcpu, 1
instance = comp, \SW[12]~I , SW[12], microcpu, 1
instance = comp, \SW[13]~I , SW[13], microcpu, 1
instance = comp, \SW[14]~I , SW[14], microcpu, 1
instance = comp, \HEX7[6]~I , HEX7[6], microcpu, 1
instance = comp, \HEX7[5]~I , HEX7[5], microcpu, 1
instance = comp, \HEX7[4]~I , HEX7[4], microcpu, 1
instance = comp, \HEX7[3]~I , HEX7[3], microcpu, 1
instance = comp, \HEX7[2]~I , HEX7[2], microcpu, 1
instance = comp, \HEX7[1]~I , HEX7[1], microcpu, 1
instance = comp, \HEX7[0]~I , HEX7[0], microcpu, 1
instance = comp, \HEX6[6]~I , HEX6[6], microcpu, 1
instance = comp, \HEX6[5]~I , HEX6[5], microcpu, 1
instance = comp, \HEX6[4]~I , HEX6[4], microcpu, 1
instance = comp, \HEX6[3]~I , HEX6[3], microcpu, 1
instance = comp, \HEX6[2]~I , HEX6[2], microcpu, 1
instance = comp, \HEX6[1]~I , HEX6[1], microcpu, 1
instance = comp, \HEX6[0]~I , HEX6[0], microcpu, 1
instance = comp, \HEX5[6]~I , HEX5[6], microcpu, 1
instance = comp, \HEX5[5]~I , HEX5[5], microcpu, 1
instance = comp, \HEX5[4]~I , HEX5[4], microcpu, 1
instance = comp, \HEX5[3]~I , HEX5[3], microcpu, 1
instance = comp, \HEX5[2]~I , HEX5[2], microcpu, 1
instance = comp, \HEX5[1]~I , HEX5[1], microcpu, 1
instance = comp, \HEX5[0]~I , HEX5[0], microcpu, 1
instance = comp, \HEX4[6]~I , HEX4[6], microcpu, 1
instance = comp, \HEX4[5]~I , HEX4[5], microcpu, 1
instance = comp, \HEX4[4]~I , HEX4[4], microcpu, 1
instance = comp, \HEX4[3]~I , HEX4[3], microcpu, 1
instance = comp, \HEX4[2]~I , HEX4[2], microcpu, 1
instance = comp, \HEX4[1]~I , HEX4[1], microcpu, 1
instance = comp, \HEX4[0]~I , HEX4[0], microcpu, 1
instance = comp, \HEX2[6]~I , HEX2[6], microcpu, 1
instance = comp, \HEX2[5]~I , HEX2[5], microcpu, 1
instance = comp, \HEX2[4]~I , HEX2[4], microcpu, 1
instance = comp, \HEX2[3]~I , HEX2[3], microcpu, 1
instance = comp, \HEX2[2]~I , HEX2[2], microcpu, 1
instance = comp, \HEX2[1]~I , HEX2[1], microcpu, 1
instance = comp, \HEX2[0]~I , HEX2[0], microcpu, 1
instance = comp, \HEX1[6]~I , HEX1[6], microcpu, 1
instance = comp, \HEX1[5]~I , HEX1[5], microcpu, 1
instance = comp, \HEX1[4]~I , HEX1[4], microcpu, 1
instance = comp, \HEX1[3]~I , HEX1[3], microcpu, 1
instance = comp, \HEX1[2]~I , HEX1[2], microcpu, 1
instance = comp, \HEX1[1]~I , HEX1[1], microcpu, 1
instance = comp, \HEX1[0]~I , HEX1[0], microcpu, 1
instance = comp, \HEX0[6]~I , HEX0[6], microcpu, 1
instance = comp, \HEX0[5]~I , HEX0[5], microcpu, 1
instance = comp, \HEX0[4]~I , HEX0[4], microcpu, 1
instance = comp, \HEX0[3]~I , HEX0[3], microcpu, 1
instance = comp, \HEX0[2]~I , HEX0[2], microcpu, 1
instance = comp, \HEX0[1]~I , HEX0[1], microcpu, 1
instance = comp, \HEX0[0]~I , HEX0[0], microcpu, 1
instance = comp, \SW[15]~I , SW[15], microcpu, 1
