
;; Function do_bad (do_bad)[0:1296]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8: 4
insn_cost 12: 4
insn_cost 18: 0
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (const_int 1 [0x1]))
deferring deletion of insn with uid = 8.
modifying insn i3    12 r0:SI=0x1
      REG_EQUAL: 0x1
deferring rescan insn with uid = 12.
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])


do_bad

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 2{2 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 12 2 NOTE_INSN_DELETED)

(insn 12 8 18 2 arch/arm/mm/fault.c:489 (set (reg/i:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 18 12 0 2 arch/arm/mm/fault.c:489 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function __do_user_fault (__do_user_fault)[0:1289]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 8
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg/v:SI 135 [ addr ]))
        (set (reg/v/f:SI 134 [ tsk ])
            (reg:SI 0 r0 [ tsk ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg/v:SI 135 [ addr ]))
        (set (reg/v/f:SI 134 [ tsk ])
            (reg:SI 0 r0 [ tsk ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v:SI 135 [ addr ])
            (reg:SI 1 r1 [ addr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v:SI 135 [ addr ])
            (reg:SI 1 r1 [ addr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v:SI 135 [ addr ])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v/f:SI 134 [ tsk ])
            (reg:SI 0 r0 [ tsk ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ tsk ])
                    (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v:SI 135 [ addr ])
            (reg:SI 1 r1 [ addr ]))
        (set (reg/v/f:SI 134 [ tsk ])
            (reg:SI 0 r0 [ tsk ]))
    ])
Successfully matched this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
            (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
    (reg:SI 2 r2 [ fsr ]))
deferring deletion of insn with uid = 4.
modifying insn i3    12 [r134:SI+0x318]=r2:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
            (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
    (const_int 14 [0xe]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -128 [0xffffffffffffff80])) [0 si.si_signo+0 S4 A64])
            (reg:SI 3 r3 [ sig ]))
        (set (reg/v:SI 137 [ sig ])
            (reg:SI 3 r3 [ sig ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -128 [0xffffffffffffff80])) [0 si.si_signo+0 S4 A64])
            (reg:SI 3 r3 [ sig ]))
        (set (reg/v:SI 137 [ sig ])
            (reg:SI 3 r3 [ sig ]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -124 [0xffffffffffffff84])) [0 si.si_errno+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 si.si_code+0 S4 A64])
    (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 4 [0x4])) [0 code+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 21.
modifying insn i3    23 r1:SI=sfp:SI-0x80
deferring rescan insn with uid = 23.


__do_user_fault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u,1d} r26={1d,2u,1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,4u} r135={1d,2u} r136={1d,1u} r137={1d,2u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 175{138d,35u,2e} in 17{16 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 136 137 138 140 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/mm/fault.c:173 (set (reg/v/f:SI 134 [ tsk ])
        (reg:SI 0 r0 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tsk ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:173 (set (reg/v:SI 135 [ addr ])
        (reg:SI 1 r1 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ addr ])
        (nil)))

(note 4 3 5 2 NOTE_INSN_DELETED)

(insn 5 4 6 2 arch/arm/mm/fault.c:173 (set (reg/v:SI 137 [ sig ])
        (reg:SI 3 r3 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ sig ])
        (nil)))

(insn 6 5 8 2 arch/arm/mm/fault.c:173 (set (reg/v:SI 138 [ code ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 code+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 code+0 S4 A32])
        (nil)))

(note 8 6 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 8 12 2 arch/arm/mm/fault.c:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/fault.c:186 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
        (reg:SI 2 r2 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ fsr ])
        (nil)))

(insn 13 12 14 2 arch/arm/mm/fault.c:187 (set (reg:SI 140)
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 16 2 arch/arm/mm/fault.c:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tsk ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 14 [0xe])
            (nil))))

(insn 16 14 17 2 arch/arm/mm/fault.c:188 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 si.si_signo+0 S4 A64])
        (reg/v:SI 137 [ sig ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/mm/fault.c:189 (set (reg:SI 141)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/mm/fault.c:189 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 si.si_errno+0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 19 18 20 2 arch/arm/mm/fault.c:190 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 si.si_code+0 S4 A64])
        (reg/v:SI 138 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ code ])
        (nil)))

(insn 20 19 21 2 arch/arm/mm/fault.c:191 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 si._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ addr ])
        (nil)))

(note 21 20 22 2 NOTE_INSN_DELETED)

(insn 22 21 23 2 arch/arm/mm/fault.c:192 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ sig ])
        (nil)))

(insn 23 22 24 2 arch/arm/mm/fault.c:192 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 24 23 25 2 arch/arm/mm/fault.c:192 (set (reg:SI 2 r2)
        (reg/v/f:SI 134 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tsk ])
        (nil)))

(call_insn 25 24 0 2 arch/arm/mm/fault.c:192 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sig_info") [flags 0x41] <function_decl 0x11156f80 force_sig_info>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 4.
deleting insn with uid = 21.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function show_pte (show_pte)[0:1287]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 124: 8
insn_cost 126: 16
insn_cost 14: 8
insn_cost 15: 4
insn_cost 16: 0
insn_cost 17: 4
insn_cost 19: 4
insn_cost 22: 4
insn_cost 24: 8
insn_cost 25: 4
insn_cost 95: 4
insn_cost 96: 4
insn_cost 27: 0
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 0
insn_cost 37: 8
insn_cost 38: 0
insn_cost 127: 0
insn_cost 43: 4
insn_cost 44: 8
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 8
insn_cost 51: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0
insn_cost 59: 8
insn_cost 60: 0
insn_cost 64: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 4
insn_cost 73: 4
insn_cost 75: 8
insn_cost 99: 4
insn_cost 100: 4
insn_cost 77: 0
insn_cost 79: 4
insn_cost 81: 8
insn_cost 103: 4
insn_cost 104: 4
insn_cost 83: 0
insn_cost 129: 0
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ mm ])
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 137 [ mm ])
            (reg:SI 0 r0 [ mm ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ mm ])
    (if_then_else:SI (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (reg/v/f:SI 137 [ mm ])
        (reg/f:SI 178)))
deferring deletion of insn with uid = 2.
modifying other_insn   126 r137:SI={(cc:CC!=0x0)?r137:SI:r178:SI}
      REG_DEAD: r178:SI
      REG_DEAD: cc:CC
      REG_EQUAL: {(cc:CC!=0x0)?r137:SI:`init_mm'}
deferring rescan insn with uid = 126.
modifying insn i3     7 {cc:CC=cmp(r0:SI,0x0);r137:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 7.
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ mm ])
    (if_then_else:SI (ne (reg:SI 0 r0 [ mm ])
            (const_int 0 [0x0]))
        (reg:SI 0 r0 [ mm ])
        (reg/f:SI 178)))
deferring deletion of insn with uid = 7.
deferring deletion of insn with uid = 7.
modifying insn i3   126 {r137:SI={(r0:SI!=0x0)?r0:SI:r178:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r0:SI
      REG_DEAD: r178:SI
deferring rescan insn with uid = 126.
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 137 [ mm ])
            (if_then_else:SI (ne (reg:SI 0 r0 [ mm ])
                    (const_int 0 [0x0]))
                (reg:SI 0 r0 [ mm ])
                (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v/f:SI 137 [ mm ])
    (if_then_else:SI (ne (reg:SI 0 r0 [ mm ])
            (const_int 0 [0x0]))
        (reg:SI 0 r0 [ mm ])
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                (const_int 8 [0x8]))
            (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
deferring deletion of insn with uid = 22.
modifying insn i3    95 r2:SI=[r140:SI*0x8+r142:SI]
deferring rescan insn with uid = 95.
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 18 [0x12]))
                        (const_int 16376 [0x3ff8]))
                    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                            (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) [0 S4 A32]))
        (set (reg/f:SI 142 [ <variable>.pgd ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                    (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32]))
        (set (reg:SI 140)
            (lshiftrt:SI (reg/v:SI 138 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem:SI (plus:SI (mult:SI (reg:SI 140)
                            (const_int 8 [0x8]))
                        (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 136 [ D.24402 ])
            (mem:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem:SI (plus:SI (mult:SI (reg:SI 140)
                            (const_int 8 [0x8]))
                        (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 136 [ D.24402 ])
            (mem:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136 [ D.24402 ])
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:SI (plus:SI (mult:SI (reg:SI 140)
                                (const_int 8 [0x8]))
                            (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 56)
                (pc)))
        (set (reg:SI 136 [ D.24402 ])
            (mem:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:SI (plus:SI (mult:SI (reg:SI 140)
                                (const_int 8 [0x8]))
                            (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 56)
                (pc)))
        (set (reg:SI 136 [ D.24402 ])
            (mem:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ D.24402 ])
    (mem:SI (plus:SI (mult:SI (reg:SI 140)
                (const_int 8 [0x8]))
            (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:SI (plus:SI (mult:SI (reg:SI 140)
                        (const_int 8 [0x8]))
                    (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 136 [ D.24402 ])
                    (const_int 2 [0x2]))
                (const_int 0 [0x0])))
        (set (reg:SI 146)
            (and:SI (reg:SI 136 [ D.24402 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 41)
        (pc)))
deferring deletion of insn with uid = 32.
modifying other_insn    34 pc={(cc:CC_NOOV==0x0)?L41:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 34.
modifying insn i3    33 {cc:CC_NOOV=cmp(r136:SI&0x2,0x0);r146:SI=r136:SI&0x2;}
deferring rescan insn with uid = 33.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (zero_extract:SI (reg:SI 136 [ D.24402 ])
                        (const_int 1 [0x1])
                        (const_int 1 [0x1]))
                    (const_int 0 [0x0]))
                (label_ref 41)
                (pc)))
        (set (reg:SI 146)
            (and:SI (reg:SI 136 [ D.24402 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (zero_extract:SI (reg:SI 136 [ D.24402 ])
                        (const_int 1 [0x1])
                        (const_int 1 [0x1]))
                    (const_int 0 [0x0]))
                (label_ref 41)
                (pc)))
        (set (reg:SI 146)
            (and:SI (reg:SI 136 [ D.24402 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 146)
    (and:SI (reg:SI 136 [ D.24402 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 136 [ D.24402 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 41)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 149 [ mem_map ])
    (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>) [0 mem_map+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 136 [ D.24402 ])
                    (const_int 7 [0x7]))
                (const_int 33554400 [0x1ffffe0]))
            (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                (const_int 32 [0x20]))
            (mem/f/c/i:SI (reg/f:SI 150) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                (const_int 32 [0x20]))
            (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg/f:SI 149 [ mem_map ])
    (ashift:SI (reg:SI 148)
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (mem/s/j:SI (plus:SI (reg/f:SI 149 [ mem_map ])
            (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 136 [ D.24402 ])
                    (const_int 7 [0x7]))
                (const_int 33554400 [0x1ffffe0]))
            (mem/f/c/i:SI (reg/f:SI 150) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32]))
Failed to match this instruction:
(set (reg/f:SI 149 [ mem_map ])
    (and:SI (lshiftrt:SI (reg:SI 136 [ D.24402 ])
            (const_int 7 [0x7]))
        (const_int 33554400 [0x1ffffe0])))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                    (const_int 32 [0x20]))
                (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 136 [ D.24402 ])
                        (const_int 7 [0x7]))
                    (const_int 33554400 [0x1ffffe0]))
                (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (and:SI (lshiftrt:SI (reg:SI 136 [ D.24402 ])
            (const_int 7 [0x7]))
        (const_int 33554400 [0x1ffffe0])))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                    (const_int 32 [0x20]))
                (mem/f/c/i:SI (reg/f:SI 150) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Successfully matched this instruction:
(set (reg:SI 152 [ <variable>.flags ])
    (ashift:SI (reg:SI 148)
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 152 [ <variable>.flags ])
                (mem/f/c/i:SI (reg/f:SI 150) [0 mem_map+0 S4 A32])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg:SI 153)
    (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
            (const_int 30 [0x1e]))
        (reg:SI 154)))
Failed to match this instruction:
(set (reg:SI 153)
    (mult:SI (reg:SI 151)
        (const_int 768 [0x300])))
Failed to match this instruction:
(set (reg:SI 153)
    (mult:SI (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                        (const_int 32 [0x20]))
                    (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
            (const_int 30 [0x1e]))
        (reg:SI 154)))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                    (const_int 32 [0x20]))
                (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg:SI 153)
    (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
            (const_int 30 [0x1e]))
        (const_int 768 [0x300])))
Successfully matched this instruction:
(set (reg:SI 154)
    (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg:SI 153)
    (mult:SI (reg:SI 154)
        (const_int 768 [0x300])))
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 154)
            (reg:SI 151))
        (reg/f:SI 155)))
deferring deletion of insn with uid = 49.
modifying insn i3    51 r133:SI=r154:SI*r151:SI+r155:SI
      REG_DEAD: r151:SI
      REG_DEAD: r154:SI
      REG_DEAD: r155:SI
deferring rescan insn with uid = 51.
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 151)
            (const_int 768 [0x300]))
        (reg/f:SI 155)))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                (const_int 30 [0x1e]))
            (reg:SI 154))
        (reg/f:SI 155)))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 154)
            (reg:SI 151))
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                            (const_int 32 [0x20]))
                        (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
                (const_int 30 [0x1e]))
            (reg:SI 154))
        (reg/f:SI 155)))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                    (const_int 32 [0x20]))
                (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                (const_int 30 [0x1e]))
            (const_int 768 [0x300]))
        (reg/f:SI 155)))
Successfully matched this instruction:
(set (reg:SI 154)
    (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 154)
            (const_int 768 [0x300]))
        (reg/f:SI 155)))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 151)
            (const_int 768 [0x300]))
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
Failed to match this instruction:
(set (reg/f:SI 155)
    (mult:SI (reg:SI 151)
        (const_int 768 [0x300])))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                (const_int 30 [0x1e]))
            (reg:SI 154))
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
Successfully matched this instruction:
(set (reg/f:SI 155)
    (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
        (const_int 30 [0x1e])))
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg/f:SI 155)
            (reg:SI 154))
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154)
                            (reg:SI 151))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 154)
                    (reg:SI 151))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154)
                            (reg:SI 151))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 154)
                    (reg:SI 151))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 151)
                            (const_int 768 [0x300]))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 151)
                    (const_int 768 [0x300]))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 151)
                            (const_int 768 [0x300]))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 151)
                    (const_int 768 [0x300]))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 151)
            (const_int 768 [0x300]))
        (reg/f:SI 155)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                                (const_int 30 [0x1e]))
                            (reg:SI 154))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                        (const_int 30 [0x1e]))
                    (reg:SI 154))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                                (const_int 30 [0x1e]))
                            (reg:SI 154))
                        (reg/f:SI 155))
                    (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                        (const_int 30 [0x1e]))
                    (reg:SI 154))
                (reg/f:SI 155)))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
                (const_int 30 [0x1e]))
            (reg:SI 154))
        (reg/f:SI 155)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 154)
                        (reg:SI 151))
                    (const:SI (plus:SI (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)
                            (const_int 748 [0x2ec])))) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 154)
                    (reg:SI 151))
                (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 154)
                        (reg:SI 151))
                    (const:SI (plus:SI (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)
                            (const_int 748 [0x2ec])))) [0 <variable>.zone_pgdat+0 S4 A32]))
        (set (reg/f:SI 133 [ D.24788 ])
            (plus:SI (mult:SI (reg:SI 154)
                    (reg:SI 151))
                (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ D.24788 ])
    (plus:SI (mult:SI (reg:SI 154)
            (reg:SI 151))
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)))
Failed to match this instruction:
(set (reg:SI 156)
    (minus:SI (reg/f:SI 133 [ D.24788 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.24788 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 156)
    (minus:SI (plus:SI (mult:SI (reg:SI 154)
                (reg:SI 151))
            (reg/f:SI 155))
        (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154)
                        (reg:SI 151))
                    (reg/f:SI 155))
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])))
Successfully matched this instruction:
(set (reg/f:SI 157 [ <variable>.zone_pgdat ])
    (plus:SI (mult:SI (reg:SI 154)
            (reg:SI 151))
        (reg/f:SI 155)))
Failed to match this instruction:
(set (reg:SI 156)
    (minus:SI (plus:SI (mult:SI (reg:SI 154)
                (reg:SI 151))
            (reg/f:SI 155))
        (mem/s/f/j:SI (plus:SI (reg/f:SI 157 [ <variable>.zone_pgdat ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/f:SI 157 [ <variable>.zone_pgdat ])
        (plus:SI (reg/f:SI 133 [ D.24788 ])
            (const_int -768 [0xfffffffffffffd00]))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (plus:SI (reg/f:SI 133 [ D.24788 ])
            (const_int -768 [0xfffffffffffffd00]))
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.24788 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 156)
    (plus:SI (reg/f:SI 133 [ D.24788 ])
        (const_int -768 [0xfffffffffffffd00])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 156)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.24788 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 156)
            (const_int 768 [0x300]))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 157 [ <variable>.zone_pgdat ])
            (plus:SI (reg/f:SI 133 [ D.24788 ])
                (const_int -768 [0xfffffffffffffd00])))
        (label_ref 62)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 159)
    (and:SI (reg:SI 136 [ D.24402 ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 64.
modifying insn i3    65 r159:SI=r136:SI&0xfffffffffffff000
      REG_DEAD: r136:SI
deferring rescan insn with uid = 65.
Failed to match this instruction:
(set (reg:SI 161)
    (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
            (const_int -4096 [0xfffffffffffff000]))
        (const_int -1073741824 [0xffffffffc0000000])))
Failed to match this instruction:
(set (reg:SI 164)
    (and:SI (ashift:SI (reg/v:SI 138 [ addr ])
            (const_int 11 [0xb]))
        (const_int -8388608 [0xffffffffff800000])))
Successfully matched this instruction:
(set (reg:SI 163)
    (and:SI (reg:SI 162)
        (const_int 511 [0x1ff])))
rejecting combination of insns 68 and 69
original costs 4 + 4 = 8
replacement cost 12
Successfully matched this instruction:
(set (reg:SI 163)
    (zero_extract:SI (reg/v:SI 138 [ addr ])
        (const_int 9 [0x9])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 68.
deferring deletion of insn with uid = 67.
modifying insn i3    69 r163:SI=zero_extract(r138:SI,0x9,0xc)
      REG_DEAD: r138:SI
deferring rescan insn with uid = 69.
Failed to match this instruction:
(parallel [
        (set (reg:SI 165)
            (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                    (const_int 10 [0xa]))
                (const_int 2044 [0x7fc])))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 165)
            (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                    (const_int 10 [0xa]))
                (const_int 2044 [0x7fc])))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (reg:SI 159)
                    (reg:SI 165))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (reg:SI 159)
                    (reg:SI 165))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ pte ])
    (plus:SI (mult:SI (reg:SI 163)
            (const_int 4 [0x4]))
        (reg:SI 161)))
deferring deletion of insn with uid = 70.
modifying insn i3    71 r134:SI=r163:SI*0x4+r161:SI
deferring rescan insn with uid = 71.
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                        (const_int 10 [0xa]))
                    (const_int 2044 [0x7fc]))
                (reg:SI 161)))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                        (const_int 10 [0xa]))
                    (const_int 2044 [0x7fc]))
                (reg:SI 161)))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (mult:SI (reg:SI 163)
                        (const_int 4 [0x4]))
                    (reg:SI 159))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (mult:SI (reg:SI 163)
                        (const_int 4 [0x4]))
                    (reg:SI 159))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
                        (const_int -4096 [0xfffffffffffff000]))
                    (mult:SI (reg:SI 163)
                        (const_int 4 [0x4])))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
                    (const_int -4096 [0xfffffffffffff000]))
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
                        (const_int -4096 [0xfffffffffffff000]))
                    (mult:SI (reg:SI 163)
                        (const_int 4 [0x4])))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 161)
            (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
                    (const_int -4096 [0xfffffffffffff000]))
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(set (reg:SI 161)
    (plus:SI (and:SI (reg:SI 136 [ D.24402 ])
            (const_int -4096 [0xfffffffffffff000]))
        (const_int -1073741824 [0xffffffffc0000000])))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 10 [0xa]))
                        (const_int 2044 [0x7fc]))
                    (reg:SI 159))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pte ])
            (plus:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 138 [ addr ])
                            (const_int 10 [0xa]))
                        (const_int 2044 [0x7fc]))
                    (reg:SI 159))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 163)
            (zero_extract:SI (reg/v:SI 138 [ addr ])
                (const_int 9 [0x9])
                (const_int 12 [0xc])))
        (set (reg:SI 161)
            (plus:SI (reg:SI 159)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (mem:SI (plus:SI (mult:SI (reg:SI 163)
                (const_int 4 [0x4]))
            (reg:SI 161)) [0 S4 A32]))
deferring deletion of insn with uid = 73.
modifying insn i3    99 r2:SI=[r163:SI*0x4+r161:SI]
      REG_DEAD: r161:SI
      REG_DEAD: r163:SI
deferring rescan insn with uid = 99.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (mem:SI (plus:SI (reg/v/f:SI 134 [ pte ])
            (const_int 2048 [0x800])) [0 S4 A32]))
deferring deletion of insn with uid = 79.
modifying insn i3   103 r2:SI=[r134:SI+0x800]
      REG_DEAD: r134:SI
deferring rescan insn with uid = 103.


show_pte

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,7u} r1={9d,3u} r2={10d,3u} r3={10d,3u} r11={1d,7u} r12={7d} r13={1d,13u} r14={6d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={10d,4u,1d} r25={1d,7u} r26={1d,6u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,2u} r134={1d,1u} r136={1d,4u,1d} r137={2d,4u,1d} r138={1d,3u} r140={1d,2u} r142={1d,2u} r145={1d,1u} r146={1d,3u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1d} r152={1d,1u} r153={1d,1u,1d} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u,1d} r163={1d,2u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r171={1d,1u} r178={1d,1u} 
;;    total ref usage 863{759d,98u,6e} in 48{42 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 138 140 142 145 178
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 136 137 138 140 142 145 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(insn 3 2 4 2 arch/arm/mm/fault.c:71 (set (reg/v:SI 138 [ addr ])
        (reg:SI 1 r1 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ addr ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 124 2 NOTE_INSN_DELETED)

(insn 124 7 126 2 arch/arm/mm/fault.c:75 (set (reg/f:SI 178)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 126 124 14 2 arch/arm/mm/fault.c:75 (parallel [
            (set (reg/v/f:SI 137 [ mm ])
                (if_then_else:SI (ne (reg:SI 0 r0 [ mm ])
                        (const_int 0 [0x0]))
                    (reg:SI 0 r0 [ mm ])
                    (reg/f:SI 178)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 0 r0 [ mm ])
            (expr_list:REG_DEAD (reg/f:SI 178)
                (nil)))))

(insn 14 126 15 2 arch/arm/mm/fault.c:77 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x114bfdb0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x114bfdb0>)
        (nil)))

(insn 15 14 16 2 arch/arm/mm/fault.c:77 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 2 arch/arm/mm/fault.c:77 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 17 16 19 2 arch/arm/mm/fault.c:78 (set (reg:SI 140)
        (lshiftrt:SI (reg/v:SI 138 [ addr ])
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 19 17 22 2 arch/arm/mm/fault.c:78 (set (reg/f:SI 142 [ <variable>.pgd ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ mm ])
                (const_int 36 [0x24])) [0 <variable>.pgd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ mm ])
        (nil)))

(note 22 19 24 2 NOTE_INSN_DELETED)

(insn 24 22 25 2 arch/arm/mm/fault.c:79 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x114b7420>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x114b7420>)
        (nil)))

(insn 25 24 95 2 arch/arm/mm/fault.c:79 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 95 25 96 2 arch/arm/mm/fault.c:79 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 140)
                    (const_int 8 [0x8]))
                (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 27 2 arch/arm/mm/fault.c:79 (set (reg:SI 3 r3 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 27 96 28 2 arch/arm/mm/fault.c:79 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 28 27 29 2 arch/arm/mm/fault.c:111 (set (reg:SI 136 [ D.24402 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 140)
                    (const_int 8 [0x8]))
                (reg/f:SI 142 [ <variable>.pgd ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142 [ <variable>.pgd ])
        (expr_list:REG_DEAD (reg:SI 140)
            (nil))))

(insn 29 28 30 2 arch/arm/mm/fault.c:111 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.24402 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 2 arch/arm/mm/fault.c:111 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138


;; Succ edge  6 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; live  gen 	 24 [cc] 146
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 32 31 33 3 NOTE_INSN_DELETED)

(insn 33 32 34 3 arch/arm/mm/fault.c:114 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 136 [ D.24402 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0x0])))
            (set (reg:SI 146)
                (and:SI (reg:SI 136 [ D.24402 ])
                    (const_int 2 [0x2])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 34 33 35 3 arch/arm/mm/fault.c:114 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 35 34 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 4 arch/arm/mm/fault.c:115 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x114e0740>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x114e0740>)
        (nil)))

(call_insn 38 37 127 4 arch/arm/mm/fault.c:115 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(jump_insn 127 38 128 4 arch/arm/mm/fault.c:116 (set (pc)
        (label_ref 56)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%] 

(barrier 128 127 41)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 133 148 149 150 151 152 153 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146
;; live  gen 	 24 [cc] 133 148 149 150 151 152 153 154 155 156 157
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 41 128 42 5 8 "" [1 uses])

(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 include/linux/mm.h:692 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 136 [ D.24402 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 44 43 45 5 include/linux/mm.h:692 (set (reg/f:SI 150)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 5 include/linux/mm.h:692 (set (reg/f:SI 149 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 150) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(insn 46 45 47 5 include/linux/mm.h:692 (set (reg:SI 152 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 148)
                    (const_int 32 [0x20]))
                (reg/f:SI 149 [ mem_map ])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149 [ mem_map ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))

(insn 47 46 48 5 include/linux/mm.h:692 (set (reg:SI 151)
        (lshiftrt:SI (reg:SI 152 [ <variable>.flags ])
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.flags ])
        (nil)))

(insn 48 47 49 5 include/linux/mm.h:692 (set (reg:SI 154)
        (const_int 768 [0x300])) 167 {*arm_movsi_insn} (nil))

(note 49 48 50 5 NOTE_INSN_DELETED)

(insn 50 49 51 5 include/linux/mm.h:692 (set (reg/f:SI 155)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 5 include/linux/mm.h:692 (set (reg/f:SI 133 [ D.24788 ])
        (plus:SI (mult:SI (reg:SI 154)
                (reg:SI 151))
            (reg/f:SI 155))) 40 {*mulsi3addsi_v6} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 154)
            (expr_list:REG_DEAD (reg/f:SI 155)
                (nil)))))

(insn 52 51 53 5 include/linux/mmzone.h:741 (set (reg/f:SI 157 [ <variable>.zone_pgdat ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.24788 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 5 include/linux/mmzone.h:741 (set (reg:SI 156)
        (minus:SI (reg/f:SI 133 [ D.24788 ])
            (reg/f:SI 157 [ <variable>.zone_pgdat ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 157 [ <variable>.zone_pgdat ])
        (expr_list:REG_DEAD (reg/f:SI 133 [ D.24788 ])
            (nil))))

(insn 54 53 55 5 include/linux/mmzone.h:741 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 768 [0x300]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(jump_insn 55 54 56 5 include/linux/mmzone.h:741 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146


;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 4 5 2 7) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%] 
;; Pred edge  5 [28.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
;; Pred edge  7 [100.0%] 
(code_label 56 55 57 6 7 "" [3 uses])

(note 57 56 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 59 57 60 6 arch/arm/mm/fault.c:130 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x114e09e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x114e09e0>)
        (nil)))

(call_insn/j 60 59 61 6 arch/arm/mm/fault.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 61 60 62)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 159 160 161 162 163 164 165 168 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 146
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 134 159 160 161 162 163 164 165 168 171
;; live  kill	 14 [lr]

;; Pred edge  5 [72.0%] 
(code_label 62 61 63 7 9 "" [1 uses])

(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 64 63 65 7 NOTE_INSN_DELETED)

(insn 65 64 66 7 arch/arm/mm/fault.c:123 (set (reg:SI 159)
        (and:SI (reg:SI 136 [ D.24402 ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.24402 ])
        (nil)))

(insn 66 65 67 7 arch/arm/mm/fault.c:123 (set (reg:SI 161)
        (plus:SI (reg:SI 159)
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(note 67 66 68 7 NOTE_INSN_DELETED)

(note 68 67 69 7 NOTE_INSN_DELETED)

(insn 69 68 70 7 arch/arm/mm/fault.c:123 (set (reg:SI 163)
        (zero_extract:SI (reg/v:SI 138 [ addr ])
            (const_int 9 [0x9])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 138 [ addr ])
        (nil)))

(note 70 69 71 7 NOTE_INSN_DELETED)

(insn 71 70 73 7 arch/arm/mm/fault.c:123 (set (reg/v/f:SI 134 [ pte ])
        (plus:SI (mult:SI (reg:SI 163)
                (const_int 4 [0x4]))
            (reg:SI 161))) 270 {*arith_shiftsi} (nil))

(note 73 71 75 7 NOTE_INSN_DELETED)

(insn 75 73 99 7 arch/arm/mm/fault.c:124 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114e1ab0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114e1ab0>)
        (nil)))

(insn 99 75 100 7 arch/arm/mm/fault.c:124 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (mult:SI (reg:SI 163)
                    (const_int 4 [0x4]))
                (reg:SI 161)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 100 99 77 7 arch/arm/mm/fault.c:124 (set (reg:SI 3 r3 [+4 ])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 77 100 79 7 arch/arm/mm/fault.c:124 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 79 77 81 7 NOTE_INSN_DELETED)

(insn 81 79 103 7 arch/arm/mm/fault.c:125 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x114e1c60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x114e1c60>)
        (nil)))

(insn 103 81 104 7 arch/arm/mm/fault.c:125 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pte ])
                (const_int 2048 [0x800])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ pte ])
        (nil)))

(insn 104 103 83 7 arch/arm/mm/fault.c:125 (set (reg:SI 3 r3 [+4 ])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 83 104 129 7 arch/arm/mm/fault.c:125 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 129 83 130 7 (set (pc)
        (label_ref 56)) -1 (nil))
;; End of basic block 7 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%] 

(barrier 130 129 0)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 7.
deleting insn with uid = 22.
deleting insn with uid = 32.
deleting insn with uid = 49.
deleting insn with uid = 64.
deleting insn with uid = 67.
deleting insn with uid = 68.
deleting insn with uid = 70.
deleting insn with uid = 73.
deleting insn with uid = 79.
rescanning insn with uid = 33.
deleting insn with uid = 33.
verify found no changes in insn with uid = 34.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 69.
deleting insn with uid = 69.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 103.
deleting insn with uid = 103.
rescanning insn with uid = 126.
deleting insn with uid = 126.
ending the processing of deferred insns

;; Function __do_kernel_fault (__do_kernel_fault)[0:1288]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 15: 4
insn_cost 16: 0
insn_cost 17: 8
insn_cost 18: 4
insn_cost 56: 8
insn_cost 57: 8
insn_cost 59: 16
insn_cost 30: 8
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 0
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 8
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 0
insn_cost 44: 4
insn_cost 45: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (reg:SI 3 r3 [ regs ]))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 3 r3 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (reg:SI 3 r3 [ regs ]))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 3 r3 [ regs ]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 134 [ D.24430 ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 52)
        (pc)))
deferring deletion of insn with uid = 11.
modifying other_insn    13 pc={(cc:CC!=0x0)?L52:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 13.
modifying insn i3    12 {cc:CC=cmp(r0:SI,0x0);r134:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref:SI 52)
                (pc)))
        (set (reg:SI 134 [ D.24430 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref:SI 52)
                (pc)))
        (set (reg:SI 134 [ D.24430 ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ D.24430 ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 52)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 136 [ addr ])
        (const_int 4096 [0x1000])))
Successfully matched this instruction:
(set (reg/f:SI 133 [ iftmp.320 ])
    (if_then_else:SI (ltu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 142)
        (reg/f:SI 143)))
deferring deletion of insn with uid = 17.
modifying other_insn    59 r133:SI={(ltu(cc:CC,0x0))?r142:SI:r143:SI}
      REG_DEAD: r143:SI
      REG_DEAD: r142:SI
      REG_DEAD: cc:CC
      REG_EQUAL: {(leu(cc:CC,0x0))?`*.LC7':`*.LC6'}
deferring rescan insn with uid = 59.
modifying insn i3    18 cc:CC=cmp(r136:SI,0x1000)
deferring rescan insn with uid = 18.
Successfully matched this instruction:
(set (reg/f:SI 133 [ iftmp.320 ])
    (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 142)
        (reg/f:SI 143)))
deferring deletion of insn with uid = 18.
modifying insn i3    59 {r133:SI={(ltu(r136:SI,0x1000))?r142:SI:r143:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r142:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 59.
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 133 [ iftmp.320 ])
            (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (reg/f:SI 142)
                (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ iftmp.320 ])
    (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 142)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 133 [ iftmp.320 ])
            (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (reg/f:SI 143)
                (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ iftmp.320 ])
    (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 143)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 133 [ iftmp.320 ])
            (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)
                (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ iftmp.320 ])
    (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
Failed to match this instruction:
(set (reg/f:SI 143)
    (geu (reg/v:SI 136 [ addr ])
        (const_int 4096 [0x1000])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 142)
        (reg/f:SI 143)))
deferring deletion of insn with uid = 59.
modifying insn i3    31 {r1:SI={(ltu(r136:SI,0x1000))?r142:SI:r143:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r143:SI
      REG_DEAD: r142:SI
deferring rescan insn with uid = 31.
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (reg/f:SI 143)
                (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 143)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (reg/f:SI 142)
                (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (reg/f:SI 142)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
                    (const_int 4096 [0x1000]))
                (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)
                (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (geu (reg/v:SI 136 [ addr ])
            (const_int 4096 [0x1000]))
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)))
Failed to match this instruction:
(set (reg/f:SI 143)
    (geu (reg/v:SI 136 [ addr ])
        (const_int 4096 [0x1000])))


__do_kernel_fault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,9u} r1={11d,4u} r2={10d,3u} r3={8d,1u} r11={1d,4u} r12={8d} r13={1d,11u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={9d,2u,1d} r25={1d,4u} r26={1d,3u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,3u,1d} r137={1d,1u} r138={1d,2u} r139={1d,1u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 909{852d,55u,2e} in 27{20 regular + 7 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 135 136 137 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/mm/fault.c:143 (set (reg/v/f:SI 135 [ mm ])
        (reg:SI 0 r0 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ mm ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:143 (set (reg/v:SI 136 [ addr ])
        (reg:SI 1 r1 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ addr ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:143 (set (reg/v:SI 137 [ fsr ])
        (reg:SI 2 r2 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ fsr ])
        (nil)))

(insn 5 4 6 2 arch/arm/mm/fault.c:143 (set (reg/v/f:SI 138 [ regs ])
        (reg:SI 3 r3 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ regs ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/mm/fault.c:147 (set (reg:SI 0 r0)
        (reg/v/f:SI 138 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/mm/fault.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fixup_exception") [flags 0x41] <function_decl 0x11013a80 fixup_exception>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 arch/arm/mm/fault.c:147 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 134 [ D.24430 ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 13 12 14 2 arch/arm/mm/fault.c:147 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136 137 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 137 138


;; Succ edge  4 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 137 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 137 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 139 142 143
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/mm/fault.c:153 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 3 arch/arm/mm/fault.c:153 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10a82a00 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 17 16 18 3 NOTE_INSN_DELETED)

(note 18 17 56 3 NOTE_INSN_DELETED)

(insn 56 18 57 3 arch/arm/mm/fault.c:154 discrim 2 (set (reg/f:SI 142)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x114c3f80>)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 59 3 arch/arm/mm/fault.c:154 discrim 2 (set (reg/f:SI 143)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114ed540>)) 167 {*arm_movsi_insn} (nil))

(note 59 57 30 3 NOTE_INSN_DELETED)

(insn 30 59 31 3 arch/arm/mm/fault.c:154 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10b2ecc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10b2ecc0>)
        (nil)))

(insn 31 30 32 3 arch/arm/mm/fault.c:154 discrim 3 (parallel [
            (set (reg:SI 1 r1)
                (if_then_else:SI (ltu (reg/v:SI 136 [ addr ])
                        (const_int 4096 [0x1000]))
                    (reg/f:SI 142)
                    (reg/f:SI 143)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 143)
            (expr_list:REG_DEAD (reg/f:SI 142)
                (nil)))))

(insn 32 31 33 3 arch/arm/mm/fault.c:154 discrim 3 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 33 32 34 3 arch/arm/mm/fault.c:154 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 34 33 35 3 arch/arm/mm/fault.c:159 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ mm ])
        (nil)))

(insn 35 34 36 3 arch/arm/mm/fault.c:159 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ addr ])
        (nil)))

(call_insn 36 35 38 3 arch/arm/mm/fault.c:159 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_pte") [flags 0x3] <function_decl 0x512d9600 show_pte>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 38 36 39 3 arch/arm/mm/fault.c:160 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x114ebb40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x114ebb40>)
        (nil)))

(insn 39 38 40 3 arch/arm/mm/fault.c:160 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ regs ])
        (nil)))

(insn 40 39 41 3 arch/arm/mm/fault.c:160 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ fsr ])
        (nil)))

(call_insn 41 40 42 3 arch/arm/mm/fault.c:160 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x41] <function_decl 0x512d9300 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 42 41 43 3 arch/arm/mm/fault.c:161 (set (reg:SI 0 r0)
        (reg:SI 134 [ D.24430 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.24430 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 43 42 44 3 arch/arm/mm/fault.c:161 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10a82a00 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 3 arch/arm/mm/fault.c:162 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 46 3 arch/arm/mm/fault.c:162 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_exit") [flags 0x41] <function_decl 0x10a67900 do_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 46 45 52)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 52 46 55 4 18 "" [1 uses])

(note 55 52 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 17.
deleting insn with uid = 18.
deleting insn with uid = 59.
rescanning insn with uid = 12.
deleting insn with uid = 12.
verify found no changes in insn with uid = 13.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function do_page_fault (do_page_fault)[0:1293]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 41: 4
insn_cost 42: 4
insn_cost 306: 4
insn_cost 43: 0
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 0
insn_cost 50: 4
insn_cost 51: 0
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 0
insn_cost 57: 4
insn_cost 58: 0
insn_cost 318: 0
insn_cost 64: 4
insn_cost 65: 4
insn_cost 66: 0
insn_cost 68: 4
insn_cost 69: 0
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 0
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 0
insn_cost 78: 4
insn_cost 79: 4
insn_cost 80: 0
insn_cost 82: 4
insn_cost 83: 4
insn_cost 84: 0
insn_cost 86: 4
insn_cost 87: 4
insn_cost 309: 16
insn_cost 98: 4
insn_cost 317: 16
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 107: 0
insn_cost 109: 4
insn_cost 320: 0
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 4
insn_cost 119: 4
insn_cost 120: 4
insn_cost 121: 4
insn_cost 122: 0
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 0
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 0
insn_cost 132: 4
insn_cost 133: 4
insn_cost 134: 4
insn_cost 322: 0
insn_cost 139: 4
insn_cost 140: 4
insn_cost 141: 4
insn_cost 324: 0
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 4
insn_cost 149: 0
insn_cost 152: 4
insn_cost 153: 0
insn_cost 154: 4
insn_cost 156: 4
insn_cost 157: 0
insn_cost 160: 4
insn_cost 163: 4
insn_cost 164: 0
insn_cost 300: 4
insn_cost 166: 8
insn_cost 167: 4
insn_cost 168: 4
insn_cost 169: 0
insn_cost 171: 4
insn_cost 172: 0
insn_cost 174: 4
insn_cost 326: 0
insn_cost 179: 8
insn_cost 180: 4
insn_cost 181: 4
insn_cost 182: 0
insn_cost 183: 4
insn_cost 186: 4
insn_cost 301: 4
insn_cost 302: 4
insn_cost 188: 4
insn_cost 189: 4
insn_cost 190: 0
insn_cost 193: 4
insn_cost 194: 4
insn_cost 195: 0
insn_cost 197: 8
insn_cost 198: 4
insn_cost 199: 4
insn_cost 200: 0
insn_cost 202: 4
insn_cost 203: 0
insn_cost 205: 4
insn_cost 328: 0
insn_cost 210: 8
insn_cost 211: 4
insn_cost 212: 4
insn_cost 213: 0
insn_cost 214: 4
insn_cost 217: 4
insn_cost 303: 4
insn_cost 304: 4
insn_cost 219: 4
insn_cost 220: 4
insn_cost 221: 0
insn_cost 225: 12
insn_cost 226: 4
insn_cost 227: 0
insn_cost 229: 4
insn_cost 230: 4
insn_cost 231: 0
insn_cost 233: 0
insn_cost 330: 0
insn_cost 238: 4
insn_cost 239: 4
insn_cost 240: 4
insn_cost 241: 0
insn_cost 243: 4
insn_cost 244: 4
insn_cost 245: 0
insn_cost 247: 8
insn_cost 248: 4
insn_cost 332: 0
insn_cost 253: 4
insn_cost 310: 8
insn_cost 311: 8
insn_cost 313: 16
insn_cost 315: 4
insn_cost 266: 4
insn_cost 267: 4
insn_cost 268: 4
insn_cost 269: 4
insn_cost 270: 4
insn_cost 271: 4
insn_cost 272: 0
insn_cost 334: 0
insn_cost 277: 4
insn_cost 278: 4
insn_cost 279: 4
insn_cost 280: 4
insn_cost 281: 0
insn_cost 288: 4
insn_cost 294: 0
Successfully matched this instruction:
(set (reg:SI 159)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r159:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (reg/v/f:SI 149 [ tsk ])
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 148 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 159)
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32]))
        (set (reg/v/f:SI 149 [ tsk ])
            (mem/s/f/j:SI (plus:SI (reg:SI 159)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 148 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 159)
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32]))
        (set (reg/v/f:SI 149 [ tsk ])
            (mem/s/f/j:SI (plus:SI (reg:SI 159)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 148 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32]))
        (set (reg/v/f:SI 149 [ tsk ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 148 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32]))
        (set (reg/v/f:SI 149 [ tsk ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/v/f:SI 149 [ tsk ])
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 128 [0x80])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 161)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 128 [0x80])))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 161)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 128 [0x80])))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 158 [ regs ])
    (reg:SI 2 r2 [ regs ]))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 128 [0x80])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 162 [ <variable>.uregs+64 ])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 14.
modifying other_insn    16 pc={(cc:CC_NOOV!=0x0)?L19:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 16.
modifying insn i3    15 cc:CC_NOOV=cmp(zero_extract(r162:SI,0x1,0x7),0x0)
      REG_DEAD: r162:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 158 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (lshiftrt:SI (subreg:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                                (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32]) 0)
                    (const_int 7 [0x7]))
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (lshiftrt:SI (subreg:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                                (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32]) 0)
                    (const_int 7 [0x7]))
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 158 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 158 [ regs ])
    (reg:SI 2 r2 [ regs ]))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (lshiftrt:SI (subreg:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32]) 0)
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 162 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (subreg:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 158 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32]) 0)
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))
        (label_ref 19)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 163)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r163:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (reg:SI 166 [ <variable>.preempt_count ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 165)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1073741825 [0xffffffffbfffffff])))
Failed to match this instruction:
(set (reg:SI 165)
    (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1073741825 [0xffffffffbfffffff])))
Successfully matched this instruction:
(set (reg:SI 166 [ <variable>.preempt_count ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 165)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 166 [ <variable>.preempt_count ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1073741825 [0xffffffffbfffffff])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 166 [ <variable>.preempt_count ])
            (const_int -1073741825 [0xffffffffbfffffff]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 168)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 25.
modifying other_insn    27 r168:SI=cc:CC_NOOV!=0x0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 27.
modifying insn i3    26 {cc:CC_NOOV=cmp(r166:SI&0xffffffffbfffffff,0x0);clobber scratch;}
      REG_DEAD: r166:SI
deferring rescan insn with uid = 26.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (mem/s/j:SI (plus:SI (reg:SI 163)
                            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                    (const_int -1073741825 [0xffffffffbfffffff]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (mem/s/j:SI (plus:SI (reg:SI 163)
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
            (const_int -1073741825 [0xffffffffbfffffff]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                    (const_int -1073741825 [0xffffffffbfffffff]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
            (const_int -1073741825 [0xffffffffbfffffff]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 166 [ <variable>.preempt_count ])
    (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1073741825 [0xffffffffbfffffff])))
Failed to match this instruction:
(set (reg:SI 168)
    (ne:SI (and:SI (reg:SI 166 [ <variable>.preempt_count ])
            (const_int -1073741825 [0xffffffffbfffffff]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 168)
    (ne:SI (and:SI (mem/s/j:SI (plus:SI (reg:SI 163)
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
            (const_int -1073741825 [0xffffffffbfffffff]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 170)
    (eq:SI (reg/v/f:SI 148 [ mm ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 29.
modifying insn i3    30 {r170:SI=r148:SI==0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 30.
Successfully matched this instruction:
(set (reg:SI 171)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (reg:SI 168)))
deferring deletion of insn with uid = 30.
modifying insn i3    32 {r171:SI=r148:SI==0x0|r168:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r168:SI
deferring rescan insn with uid = 32.
Failed to match this instruction:
(parallel [
        (set (reg:SI 171)
            (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                    (const_int 0 [0x0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 171)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))))
Successfully matched this instruction:
(set (subreg:SI (reg:QI 172) 0)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (reg:SI 168)))
deferring deletion of insn with uid = 32.
modifying insn i3    33 {r172:QI#0=r148:SI==0x0|r168:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r168:SI
deferring rescan insn with uid = 33.
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 172) 0)
            (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                    (const_int 0 [0x0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 172) 0)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))))
Successfully matched this instruction:
(set (reg:SI 173)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (reg:SI 168)))
deferring deletion of insn with uid = 33.
modifying insn i3    34 {r173:SI=r148:SI==0x0|r168:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r168:SI
deferring rescan insn with uid = 34.
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                    (const_int 0 [0x0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 173)
    (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
            (const_int 0 [0x0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                (const_int 0 [0x0]))
            (reg:SI 168))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                (const_int 0 [0x0]))
            (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0])))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 173)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                (const_int 0 [0x0]))
            (reg:SI 173))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 173)
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                    (const_int 0 [0x0]))
                (reg:SI 168))
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/v/f:SI 148 [ mm ])
                (const_int 60 [0x3c])))
        (set (reg/f:SI 154 [ D.24547 ])
            (plus:SI (reg/v/f:SI 148 [ mm ])
                (const_int 60 [0x3c])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/v/f:SI 148 [ mm ])
                (const_int 60 [0x3c])))
        (set (reg/f:SI 154 [ D.24547 ])
            (plus:SI (reg/v/f:SI 148 [ mm ])
                (const_int 60 [0x3c])))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 41.
modifying insn i3    42 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 42.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 61)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 55)
        (pc)))
deferring deletion of insn with uid = 46.
modifying other_insn    48 pc={(cc:CC_NOOV==0x0)?L55:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 48.
modifying insn i3    47 cc:CC_NOOV=cmp(zero_extract(r206:SI,0x4,0x0),0x0)
      REG_DEAD: r206:SI
deferring rescan insn with uid = 47.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 55)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 52.
modifying insn i3    53 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 53.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 73)
        (pc)))
deferring deletion of insn with uid = 64.
modifying other_insn    66 pc={(cc:CC_NOOV==0x0)?L73:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1bbc
deferring rescan insn with uid = 66.
modifying insn i3    65 cc:CC_NOOV=cmp(zero_extract(r206:SI,0x4,0x0),0x0)
      REG_DEAD: r206:SI
deferring rescan insn with uid = 65.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 73)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 70.
modifying insn i3    71 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 71.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 136 [ vma ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 158)
        (pc)))
deferring deletion of insn with uid = 78.
modifying other_insn    80 pc={(cc:CC==0x0)?L158:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x4
deferring rescan insn with uid = 80.
modifying insn i3    79 {cc:CC=cmp(r0:SI,0x0);r136:SI=r0:SI;}
deferring rescan insn with uid = 79.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 158)
                (pc)))
        (set (reg/v/f:SI 136 [ vma ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 158)
                (pc)))
        (set (reg/v/f:SI 136 [ vma ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 136 [ vma ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 158)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
        (reg/v:SI 156 [ addr ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 178 [ <variable>.vm_start ])
            (reg/v:SI 156 [ addr ]))
        (label_ref 144)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
            (reg/v:SI 156 [ addr ]))
        (label_ref 144)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (gtu (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
        (reg/v:SI 156 [ addr ])))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg/v:SI 157 [ fsr ])
                    (const_int 2048 [0x800]))
                (const_int 0 [0x0])))
        (set (reg:SI 138 [ D.24984 ])
            (and:SI (reg/v:SI 157 [ fsr ])
                (const_int 2048 [0x800])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 137 [ mask ])
    (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int 7 [0x7])
        (const_int 2 [0x2])))
deferring deletion of insn with uid = 86.
modifying other_insn   309 r137:SI={(cc:CC_NOOV==0x0)?0x7:0x2}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 309.
modifying insn i3    87 {cc:CC_NOOV=cmp(r157:SI&0x800,0x0);r138:SI=r157:SI&0x800;}
deferring rescan insn with uid = 87.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ mask ])
            (if_then_else:SI (eq (zero_extract:SI (reg/v:SI 157 [ fsr ])
                        (const_int 1 [0x1])
                        (const_int 11 [0xb]))
                    (const_int 0 [0x0]))
                (const_int 7 [0x7])
                (const_int 2 [0x2])))
        (set (reg:SI 138 [ D.24984 ])
            (and:SI (reg/v:SI 157 [ fsr ])
                (const_int 2048 [0x800])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ mask ])
            (if_then_else:SI (eq (zero_extract:SI (reg/v:SI 157 [ fsr ])
                        (const_int 1 [0x1])
                        (const_int 11 [0xb]))
                    (const_int 0 [0x0]))
                (const_int 7 [0x7])
                (const_int 2 [0x2])))
        (set (reg:SI 138 [ D.24984 ])
            (and:SI (reg/v:SI 157 [ fsr ])
                (const_int 2048 [0x800])))
    ])
Successfully matched this instruction:
(set (reg:SI 138 [ D.24984 ])
    (and:SI (reg/v:SI 157 [ fsr ])
        (const_int 2048 [0x800])))
Failed to match this instruction:
(set (reg/v:SI 137 [ mask ])
    (if_then_else:SI (eq (zero_extract:SI (reg/v:SI 157 [ fsr ])
                (const_int 1 [0x1])
                (const_int 11 [0xb]))
            (const_int 0 [0x0]))
        (const_int 7 [0x7])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg/v:SI 137 [ mask ])
    (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
            (const_int 0 [0x0]))
        (reg/v:SI 137 [ mask ])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 98.
modifying insn i3   317 {r137:SI={(r157:SI>=0x0)?r137:SI:0x4};clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 317.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ mask ])
            (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                    (const_int 0 [0x0]))
                (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                        (const_int 0 [0x0]))
                    (const_int 7 [0x7])
                    (const_int 2 [0x2]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 137 [ mask ])
    (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
            (const_int 0 [0x0]))
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 7 [0x7])
            (const_int 2 [0x2]))
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                (const_int 0 [0x0]))
            (reg/v:SI 137 [ mask ])
            (const_int 4 [0x4]))
        (reg:SI 180 [ <variable>.vm_flags ])))
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (reg/v:SI 137 [ mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                (const_int 0 [0x0]))
            (reg/v:SI 137 [ mask ])
            (const_int 4 [0x4]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 180 [ <variable>.vm_flags ])
    (ge (reg/v:SI 157 [ fsr ])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 137 [ mask ])
            (reg:SI 180 [ <variable>.vm_flags ]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 112)
        (pc)))
deferring deletion of insn with uid = 105.
modifying other_insn   107 pc={(cc:CC_NOOV!=0x0)?L112:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xb54
deferring rescan insn with uid = 107.
modifying insn i3   106 {cc:CC_NOOV=cmp(r137:SI&r180:SI,0x0);clobber scratch;}
      REG_DEAD: r137:SI
      REG_DEAD: r180:SI
deferring rescan insn with uid = 106.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg/v:SI 137 [ mask ])
                    (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                            (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 137 [ mask ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                    (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                            (const_int 0 [0x0]))
                        (reg/v:SI 137 [ mask ])
                        (const_int 4 [0x4]))
                    (reg:SI 180 [ <variable>.vm_flags ]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                    (const_int 0 [0x0]))
                (reg/v:SI 137 [ mask ])
                (const_int 4 [0x4]))
            (reg:SI 180 [ <variable>.vm_flags ]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                            (const_int 0 [0x0]))
                        (reg/v:SI 137 [ mask ])
                        (const_int 4 [0x4]))
                    (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                            (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                    (const_int 0 [0x0]))
                (reg/v:SI 137 [ mask ])
                (const_int 4 [0x4]))
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                    (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 180 [ <variable>.vm_flags ])
    (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                (const_int 0 [0x0]))
            (reg/v:SI 137 [ mask ])
            (const_int 4 [0x4]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg/v:SI 137 [ mask ])
                (reg:SI 180 [ <variable>.vm_flags ]))
            (const_int 0 [0x0]))
        (label_ref 112)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg/v:SI 137 [ mask ])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                        (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32]))
            (const_int 0 [0x0]))
        (label_ref 112)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                        (const_int 0 [0x0]))
                    (reg/v:SI 137 [ mask ])
                    (const_int 4 [0x4]))
                (reg:SI 180 [ <variable>.vm_flags ]))
            (const_int 0 [0x0]))
        (label_ref 112)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 181)
    (and:SI (reg/v:SI 156 [ addr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 114.
modifying insn i3   115 r181:SI=r156:SI&0xfffffffffffff000
deferring rescan insn with uid = 115.
Successfully matched this instruction:
(set (reg:SI 184)
    (ne:SI (reg:SI 138 [ D.24984 ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 116.
modifying insn i3   117 {r184:SI=r138:SI!=0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r138:SI
deferring rescan insn with uid = 117.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (and:SI (reg/v:SI 156 [ addr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 115.
modifying insn i3   120 r2:SI=r156:SI&0xfffffffffffff000
deferring rescan insn with uid = 120.
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (ne:SI (reg:SI 138 [ D.24984 ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 117.
modifying insn i3   121 {r3:SI=r138:SI!=0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r138:SI
deferring rescan insn with uid = 121.
Failed to match this instruction:
(parallel [
        (set (reg:SI 185)
            (and:SI (reg:SI 0 r0)
                (const_int 51 [0x33])))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 185)
            (and:SI (reg:SI 0 r0)
                (const_int 51 [0x33])))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 147 [ fault ])
            (const_int 51 [0x33]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 161)
        (pc)))
deferring deletion of insn with uid = 124.
modifying other_insn   126 pc={(cc:CC_NOOV!=0x0)?L161:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x4
deferring rescan insn with uid = 126.
modifying insn i3   125 {cc:CC_NOOV=cmp(r147:SI&0x33,0x0);clobber scratch;}
deferring rescan insn with uid = 125.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 0 r0)
                    (const_int 51 [0x33]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 0 r0)
                    (const_int 51 [0x33]))
                (const_int 0 [0x0])))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg/v:SI 147 [ fault ])
                (const_int 51 [0x33]))
            (const_int 0 [0x0]))
        (label_ref 161)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 0 r0)
                        (const_int 51 [0x33]))
                    (const_int 0 [0x0]))
                (label_ref 161)
                (pc)))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 0 r0)
                        (const_int 51 [0x33]))
                    (const_int 0 [0x0]))
                (label_ref 161)
                (pc)))
        (set (reg/v:SI 147 [ fault ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v:SI 147 [ fault ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 0 r0)
                (const_int 51 [0x33]))
            (const_int 0 [0x0]))
        (label_ref 161)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
            (const_int 1 [0x1])
            (const_int 2 [0x2]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 137)
        (pc)))
deferring deletion of insn with uid = 128.
modifying other_insn   130 pc={(cc:CC_NOOV==0x0)?L137:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 130.
modifying insn i3   129 cc:CC_NOOV=cmp(zero_extract(r147:SI,0x1,0x2),0x0)
deferring rescan insn with uid = 129.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))
        (label_ref 137)
        (pc)))
Failed to match this instruction:
(set (reg:SI 188)
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
    (plus:SI (reg:SI 187 [ <variable>.maj_flt ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 188)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
        (reg:SI 188)))
Failed to match this instruction:
(set (reg:SI 190)
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
    (plus:SI (reg:SI 189 [ <variable>.min_flt ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 190)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
            (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
        (reg:SI 190)))
Failed to match this instruction:
(set (reg:SI 191)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])
        (const_int 256 [0x100])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 192 [ <variable>.vm_flags ])
            (const_int 1 [0x1])
            (const_int 8 [0x8]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 158)
        (pc)))
deferring deletion of insn with uid = 147.
modifying other_insn   149 pc={(cc:CC_NOOV==0x0)?L158:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1bbc
deferring rescan insn with uid = 149.
modifying insn i3   148 cc:CC_NOOV=cmp(zero_extract(r192:SI,0x1,0x8),0x0)
      REG_DEAD: r192:SI
deferring rescan insn with uid = 148.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 136 [ vma ])
                    (const_int 25 [0x19])) [0 <variable>.vm_flags+1 S1 A8])
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 192 [ <variable>.vm_flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))
        (label_ref 158)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 136 [ vma ])
                        (const_int 25 [0x19])) [0 <variable>.vm_flags+1 S1 A8])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 158)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 154.
modifying insn i3   156 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 156.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 155)
        (pc)))
Failed to match this instruction:
(set (reg:SI 141 [ D.24831 ])
    (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 8 [0x8]))) [0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (reg/f:SI 142 [ D.24830 ]) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                    (const_int 8 [0x8]))) [0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 141 [ D.24831 ])
    (high:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 8 [0x8])))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (lo_sum:SI (reg:SI 141 [ D.24831 ])
                (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                        (const_int 8 [0x8])))) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 141 [ D.24831 ])
            (const_int 0 [0x0]))
        (label_ref 191)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/v:SI (reg/f:SI 142 [ D.24830 ]) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 191)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/v:SI (reg/f:SI 142 [ D.24830 ]) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:SI 158 [ regs ])
            (const_int 0 [0x0]))
        (label_ref 177)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
        (set (reg/f:SI 193)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
        (set (reg/f:SI 193)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
    ])
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
            (const_int 1 [0x1])
            (const_int 2 [0x2]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 222)
        (pc)))
deferring deletion of insn with uid = 193.
modifying other_insn   195 pc={(cc:CC_NOOV==0x0)?L222:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 195.
modifying insn i3   194 cc:CC_NOOV=cmp(zero_extract(r147:SI,0x1,0x2),0x0)
deferring rescan insn with uid = 194.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))
        (label_ref 222)
        (pc)))
Failed to match this instruction:
(set (reg:SI 139 [ D.24848 ])
    (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 24 [0x18]))) [0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (reg/f:SI 140 [ D.24847 ]) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                    (const_int 24 [0x18]))) [0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 139 [ D.24848 ])
    (high:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 24 [0x18])))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v:SI (lo_sum:SI (reg:SI 139 [ D.24848 ])
                (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                        (const_int 24 [0x18])))) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 139 [ D.24848 ])
            (const_int 0 [0x0]))
        (label_ref 222)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/v:SI (reg/f:SI 140 [ D.24847 ]) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 222)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/v:SI (reg/f:SI 140 [ D.24847 ]) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:SI 158 [ regs ])
            (const_int 0 [0x0]))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
        (set (reg/f:SI 196)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
        (set (reg/f:SI 196)
            (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8])))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 147 [ fault ])
            (const_int 196659 [0x30033]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 147 [ fault ])
            (const_int 196659 [0x30033]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 197)
            (const_int 0 [0x0]))
        (label_ref 282)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg/v:SI 147 [ fault ])
                (const_int 196659 [0x30033]))
            (const_int 0 [0x0]))
        (label_ref 282)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 236)
        (pc)))
deferring deletion of insn with uid = 229.
modifying other_insn   231 pc={(cc:CC_NOOV==0x0)?L236:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1ef9
deferring rescan insn with uid = 231.
modifying insn i3   230 cc:CC_NOOV=cmp(zero_extract(r147:SI,0x1,0x0),0x0)
deferring rescan insn with uid = 230.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 236)
        (pc)))
Failed to match this instruction:
(set (reg:SI 200)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 201 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
deferring deletion of insn with uid = 239.
modifying other_insn   241 pc={(cc:CC_NOOV!=0x0)?L275:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 241.
modifying insn i3   240 cc:CC_NOOV=cmp(zero_extract(r201:SI,0x4,0x0),0x0)
      REG_DEAD: r201:SI
deferring rescan insn with uid = 240.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 158 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 201 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 158 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 275)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 251)
        (pc)))
deferring deletion of insn with uid = 243.
modifying other_insn   245 pc={(cc:CC_NOOV==0x0)?L251:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 245.
modifying insn i3   244 cc:CC_NOOV=cmp(zero_extract(r147:SI,0x1,0x1),0x0)
deferring rescan insn with uid = 244.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 251)
        (pc)))
Successfully matched this instruction:
(set (reg/v:SI 145 [ code ])
    (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
            (const_int 131072 [0x20000]))
        (reg:SI 207)
        (reg:SI 208)))
deferring deletion of insn with uid = 253.
modifying insn i3   313 {r145:SI={(r147:SI==0x20000)?r207:SI:r208:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r147:SI
      REG_DEAD: r207:SI
      REG_DEAD: r208:SI
deferring rescan insn with uid = 313.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 145 [ code ])
            (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
                    (const_int 131072 [0x20000]))
                (reg:SI 207)
                (const_int 196609 [0x30001])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 145 [ code ])
    (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
            (const_int 131072 [0x20000]))
        (reg:SI 207)
        (const_int 196609 [0x30001])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 145 [ code ])
            (if_then_else:SI (ne (reg/v:SI 147 [ fault ])
                    (const_int 131072 [0x20000]))
                (reg:SI 208)
                (const_int 196610 [0x30002])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 145 [ code ])
    (if_then_else:SI (ne (reg/v:SI 147 [ fault ])
            (const_int 131072 [0x20000]))
        (reg:SI 208)
        (const_int 196610 [0x30002])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 145 [ code ])
            (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
                    (const_int 131072 [0x20000]))
                (const_int 196610 [0x30002])
                (const_int 196609 [0x30001])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 145 [ code ])
    (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
            (const_int 131072 [0x20000]))
        (const_int 196610 [0x30002])
        (const_int 196609 [0x30001])))
Failed to match this instruction:
(set (reg:SI 208)
    (eq (reg/v:SI 147 [ fault ])
        (const_int 131072 [0x20000])))
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_page_fault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,23u} r1={23d,8u} r2={21d,6u} r3={21d,5u} r11={1d,42u} r12={16d} r13={1d,67u,2d} r14={16d,1u} r15={15d} r16={15d} r17={15d} r18={15d} r19={15d} r20={15d} r21={15d} r22={15d} r23={15d} r24={45d,29u,1d} r25={1d,44u,4d} r26={1d,41u} r27={15d} r28={15d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={15d} r38={15d} r39={15d} r40={15d} r41={15d} r42={15d} r43={15d} r44={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r76={15d} r77={15d} r78={15d} r79={15d} r80={15d} r81={15d} r82={15d} r83={15d} r84={15d} r85={15d} r86={15d} r87={15d} r88={15d} r89={15d} r90={15d} r91={15d} r92={15d} r93={15d} r94={15d} r95={15d} r96={15d} r97={15d} r98={15d} r99={15d} r100={15d} r101={15d} r102={15d} r103={15d} r104={15d} r105={15d} r106={15d} r107={15d} r108={15d} r109={15d} r110={15d} r111={15d} r112={15d} r113={15d} r114={15d} r115={15d} r116={15d} r117={15d} r118={15d} r119={15d} r120={15d} r121={15d} r122={15d} r123={15d} r124={15d} r125={15d} r126={15d} r127={15d} r133={2d,1u} r134={2d,1u} r135={1d,1u} r136={1d,5u} r137={2d,2u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r145={2d,1u} r146={2d,1u} r147={3d,7u,1d} r148={1d,5u} r149={1d,6u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r156={1d,8u,1d} r157={1d,4u} r158={1d,11u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,2u} r195={1d,1u} r196={1d,2u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,2u} r206={1d,2u} r207={1d,1u} r208={1d,1u} 
;;    total ref usage 2281{1896d,376u,9e} in 157{142 regular + 15 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 148 149 156 157 158 159 160 161 162
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 148 149 156 157 158 159 160 161 162
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/fault.c:277 (set (reg/v:SI 156 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ addr ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:277 (set (reg/v:SI 157 [ fsr ])
        (reg:SI 1 r1 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fsr ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:277 (set (reg/v/f:SI 158 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ regs ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 159)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 149 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 159)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 12 11 13 2 arch/arm/mm/fault.c:286 (set (reg/v/f:SI 148 [ mm ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/fault.c:289 (set (reg:SI 162 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 14 13 15 2 NOTE_INSN_DELETED)

(insn 15 14 16 2 arch/arm/mm/fault.c:289 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 162 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 162 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/mm/fault.c:289 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 1104506)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 163 164 165 166 168 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  gen 	 24 [cc] 163 164 165 166 168 170 171 172 173
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 19 18 20 4 22 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 22 20 23 4 NOTE_INSN_DELETED)

(insn 23 22 24 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 24 23 25 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 166 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg:SI 163)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(note 25 24 26 4 NOTE_INSN_DELETED)

(insn 26 25 27 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 166 [ <variable>.preempt_count ])
                        (const_int -1073741825 [0xffffffffbfffffff]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 166 [ <variable>.preempt_count ])
        (nil)))

(insn 27 26 29 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 168)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 29 27 30 4 NOTE_INSN_DELETED)

(note 30 29 32 4 NOTE_INSN_DELETED)

(note 32 30 33 4 NOTE_INSN_DELETED)

(note 33 32 34 4 NOTE_INSN_DELETED)

(insn 34 33 35 4 arch/arm/mm/fault.c:296 (parallel [
            (set (reg:SI 173)
                (ior:SI (eq:SI (reg/v/f:SI 148 [ mm ])
                        (const_int 0 [0x0]))
                    (reg:SI 168)))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 168)
            (nil))))

(insn 35 34 36 4 arch/arm/mm/fault.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(jump_insn 36 35 37 4 arch/arm/mm/fault.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 41 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158


;; Succ edge  41 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 154 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 156 157 158
;; live  gen 	 0 [r0] 24 [cc] 153 154 206
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/mm/fault.c:304 (set (reg/f:SI 154 [ D.24547 ])
        (plus:SI (reg/v/f:SI 148 [ mm ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 39 38 40 5 arch/arm/mm/fault.c:304 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ D.24547 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 5 arch/arm/mm/fault.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("down_read_trylock") [flags 0x41] <function_decl 0x10c30c80 down_read_trylock>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 41 40 42 5 NOTE_INSN_DELETED)

(insn 42 41 306 5 arch/arm/mm/fault.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 306 42 43 5 (set (reg:SI 206 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) -1 (nil))

(jump_insn 43 306 44 5 arch/arm/mm/fault.c:304 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206
;; lr  def 	 24 [cc] 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206
;; live  gen 	 24 [cc] 174
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 44 43 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 46 44 47 6 NOTE_INSN_DELETED)

(insn 47 46 48 6 arch/arm/mm/fault.c:305 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 206 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 48 47 49 6 arch/arm/mm/fault.c:305 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 0 [r0] 24 [cc] 152
;; live  kill	 14 [lr]

;; Pred edge  6 [50.0%]  (fallthru)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 7 arch/arm/mm/fault.c:305 discrim 1 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 51 50 52 7 arch/arm/mm/fault.c:305 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_exception_tables") [flags 0x41] <function_decl 0x10e04f80 search_exception_tables>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 52 51 53 7 NOTE_INSN_DELETED)

(insn 53 52 54 7 arch/arm/mm/fault.c:305 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 54 53 55 7 arch/arm/mm/fault.c:305 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 7 -> ( 41 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158


;; Succ edge  41 [15.0%] 
;; Succ edge  8 [85.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [85.0%]  (fallthru)
(code_label 55 54 56 8 25 "" [1 uses])

(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 8 arch/arm/mm/fault.c:307 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ D.24547 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 318 8 arch/arm/mm/fault.c:307 (parallel [
            (call (mem:SI (symbol_ref:SI ("down_read") [flags 0x41] <function_decl 0x10c30c00 down_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(jump_insn 318 58 319 8 (set (pc)
        (label_ref 73)) -1 (nil))
;; End of basic block 8 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158


;; Succ edge  11 [100.0%] 

(barrier 319 318 61)

;; Start of basic block ( 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206
;; lr  def 	 24 [cc] 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158 206
;; live  gen 	 24 [cc] 176
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 61 319 62 9 24 "" [1 uses])

(note 62 61 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 64 62 65 9 NOTE_INSN_DELETED)

(insn 65 64 66 9 arch/arm/mm/fault.c:316 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 206 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 206 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 66 65 67 9 arch/arm/mm/fault.c:316 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158


;; Succ edge  10 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 0 [r0] 24 [cc] 151
;; live  kill	 14 [lr]

;; Pred edge  9 [29.0%]  (fallthru)
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 10 arch/arm/mm/fault.c:317 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 69 68 70 10 arch/arm/mm/fault.c:317 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_exception_tables") [flags 0x41] <function_decl 0x10e04f80 search_exception_tables>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 70 69 71 10 NOTE_INSN_DELETED)

(insn 71 70 72 10 arch/arm/mm/fault.c:316 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 72 71 73 10 arch/arm/mm/fault.c:316 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 10 -> ( 41 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158


;; Succ edge  41 [15.0%] 
;; Succ edge  11 [85.0%]  (fallthru)

;; Start of basic block ( 9 10 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136
;; live  kill	 14 [lr]

;; Pred edge  9 [71.0%] 
;; Pred edge  10 [85.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 73 72 74 11 26 "" [2 uses])

(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 11 arch/arm/mm/fault.c:238 (set (reg:SI 0 r0)
        (reg/v/f:SI 148 [ mm ])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 11 arch/arm/mm/fault.c:238 (set (reg:SI 1 r1)
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 77 76 78 11 arch/arm/mm/fault.c:238 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_vma") [flags 0x41] <function_decl 0x10fe6c80 find_vma>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 78 77 79 11 NOTE_INSN_DELETED)

(insn 79 78 80 11 arch/arm/mm/fault.c:240 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 136 [ vma ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (nil))

(jump_insn 80 79 81 11 arch/arm/mm/fault.c:240 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 11 -> ( 21 12)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158


;; Succ edge  21 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 156
;; lr  def 	 24 [cc] 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  gen 	 24 [cc] 178
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
(note 81 80 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 12 arch/arm/mm/fault.c:242 (set (reg:SI 178 [ <variable>.vm_start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 12 arch/arm/mm/fault.c:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ <variable>.vm_start ])
            (reg/v:SI 156 [ addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178 [ <variable>.vm_start ])
        (nil)))

(jump_insn 84 83 155 12 arch/arm/mm/fault.c:242 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 12 -> ( 19 13)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158


;; Succ edge  19 [0.0%] 
;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 20) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 157
;; lr  def 	 24 [cc] 137 138 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  gen 	 24 [cc] 137 138 179 180
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  20 [50.0%] 
(code_label 155 84 85 13 35 "" [1 uses])

(note 85 155 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 86 85 87 13 NOTE_INSN_DELETED)

(insn 87 86 309 13 arch/arm/mm/fault.c:223 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 157 [ fsr ])
                        (const_int 2048 [0x800]))
                    (const_int 0 [0x0])))
            (set (reg:SI 138 [ D.24984 ])
                (and:SI (reg/v:SI 157 [ fsr ])
                    (const_int 2048 [0x800])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 309 87 98 13 arch/arm/mm/fault.c:224 (set (reg/v:SI 137 [ mask ])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 7 [0x7])
            (const_int 2 [0x2]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 98 309 317 13 NOTE_INSN_DELETED)

(insn 317 98 104 13 arch/arm/mm/fault.c:226 (parallel [
            (set (reg/v:SI 137 [ mask ])
                (if_then_else:SI (ge (reg/v:SI 157 [ fsr ])
                        (const_int 0 [0x0]))
                    (reg/v:SI 137 [ mask ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 104 317 105 13 arch/arm/mm/fault.c:228 (set (reg:SI 180 [ <variable>.vm_flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 105 104 106 13 NOTE_INSN_DELETED)

(insn 106 105 107 13 arch/arm/mm/fault.c:228 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 137 [ mask ])
                        (reg:SI 180 [ <variable>.vm_flags ]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 137 [ mask ])
        (expr_list:REG_DEAD (reg:SI 180 [ <variable>.vm_flags ])
            (nil))))

(jump_insn 107 106 108 13 arch/arm/mm/fault.c:228 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 148 149 154 156 157 158


;; Succ edge  14 [71.0%]  (fallthru)
;; Succ edge  15 [29.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 147
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 320 14 arch/arm/mm/fault.c:251 (set (reg/v:SI 147 [ fault ])
        (const_int 131072 [0x20000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 320 109 321 14 (set (pc)
        (label_ref 161)) -1 (nil))
;; End of basic block 14 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  22 [100.0%] 

(barrier 321 320 112)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 148 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 181 182 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 148 149 154 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 147 181 182 184 185
;; live  kill	 14 [lr]

;; Pred edge  13 [29.0%] 
(code_label 112 321 113 15 32 "" [1 uses])

(note 113 112 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 114 113 115 15 NOTE_INSN_DELETED)

(note 115 114 116 15 NOTE_INSN_DELETED)

(note 116 115 117 15 NOTE_INSN_DELETED)

(note 117 116 118 15 NOTE_INSN_DELETED)

(insn 118 117 119 15 arch/arm/mm/fault.c:259 (set (reg:SI 0 r0)
        (reg/v/f:SI 148 [ mm ])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 15 arch/arm/mm/fault.c:259 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ vma ])
        (nil)))

(insn 120 119 121 15 arch/arm/mm/fault.c:259 (set (reg:SI 2 r2)
        (and:SI (reg/v:SI 156 [ addr ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (nil))

(insn 121 120 122 15 arch/arm/mm/fault.c:259 (parallel [
            (set (reg:SI 3 r3)
                (ne:SI (reg:SI 138 [ D.24984 ])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 138 [ D.24984 ])
            (nil))))

(call_insn 122 121 123 15 arch/arm/mm/fault.c:259 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("handle_mm_fault") [flags 0x41] <function_decl 0x10fbfc80 handle_mm_fault>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 123 122 124 15 arch/arm/mm/fault.c:259 (set (reg/v:SI 147 [ fault ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 124 123 125 15 NOTE_INSN_DELETED)

(insn 125 124 126 15 arch/arm/mm/fault.c:260 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 147 [ fault ])
                        (const_int 51 [0x33]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn 126 125 127 15 arch/arm/mm/fault.c:260 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 15 -> ( 22 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  22 [0.0%] 
;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  gen 	 24 [cc] 186
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
(note 127 126 128 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 128 127 129 16 NOTE_INSN_DELETED)

(insn 129 128 130 16 arch/arm/mm/fault.c:262 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 130 129 131 16 arch/arm/mm/fault.c:262 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  gen 	 187 188
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 17 arch/arm/mm/fault.c:263 (set (reg:SI 187 [ <variable>.maj_flt ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 17 arch/arm/mm/fault.c:263 (set (reg:SI 188)
        (plus:SI (reg:SI 187 [ <variable>.maj_flt ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187 [ <variable>.maj_flt ])
        (nil)))

(insn 134 133 322 17 arch/arm/mm/fault.c:263 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 696 [0x2b8])) [0 <variable>.maj_flt+0 S4 A64])
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(jump_insn 322 134 323 17 (set (pc)
        (label_ref 161)) -1 (nil))
;; End of basic block 17 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  22 [100.0%] 

(barrier 323 322 137)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 189 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  gen 	 189 190
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 137 323 138 18 34 "" [1 uses])

(note 138 137 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 18 arch/arm/mm/fault.c:265 (set (reg:SI 189 [ <variable>.min_flt ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 140 139 141 18 arch/arm/mm/fault.c:265 (set (reg:SI 190)
        (plus:SI (reg:SI 189 [ <variable>.min_flt ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 189 [ <variable>.min_flt ])
        (nil)))

(insn 141 140 324 18 arch/arm/mm/fault.c:265 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ tsk ])
                (const_int 692 [0x2b4])) [0 <variable>.min_flt+0 S4 A32])
        (reg:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(jump_insn 324 141 325 18 (set (pc)
        (label_ref 161)) -1 (nil))
;; End of basic block 18 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  22 [100.0%] 

(barrier 325 324 144)

;; Start of basic block ( 12) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 191 192
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  gen 	 24 [cc] 191 192
;; live  kill	

;; Pred edge  12 [0.0%] 
(code_label 144 325 145 19 28 ("check_stack") [1 uses])

(note 145 144 146 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 19 arch/arm/mm/fault.c:269 (set (reg:SI 192 [ <variable>.vm_flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 147 146 148 19 NOTE_INSN_DELETED)

(insn 148 147 149 19 arch/arm/mm/fault.c:269 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 192 [ <variable>.vm_flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 192 [ <variable>.vm_flags ])
        (nil)))

(jump_insn 149 148 150 19 arch/arm/mm/fault.c:269 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158


;; Succ edge  20 [29.0%]  (fallthru)
;; Succ edge  21 [71.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135
;; live  kill	 14 [lr]

;; Pred edge  19 [29.0%]  (fallthru)
(note 150 149 152 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 152 150 153 20 arch/arm/mm/fault.c:269 discrim 1 (set (reg:SI 1 r1)
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 153 152 154 20 arch/arm/mm/fault.c:269 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("expand_stack") [flags 0x41] <function_decl 0x10fe6b80 expand_stack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 154 153 156 20 NOTE_INSN_DELETED)

(insn 156 154 157 20 arch/arm/mm/fault.c:269 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 157 156 158 20 arch/arm/mm/fault.c:269 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 13 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 154 156 157 158


;; Succ edge  13 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 19 20 11) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 154 156 157 158
;; live  gen 	 147
;; live  kill	

;; Pred edge  19 [71.0%] 
;; Pred edge  20 [50.0%]  (fallthru)
;; Pred edge  11 [0.0%] 
(code_label 158 157 159 21 27 "" [2 uses])

(note 159 158 160 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 21 arch/arm/mm/fault.c:239 (set (reg/v:SI 147 [ fault ])
        (const_int 65536 [0x10000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 15 14 17 18) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 154 156 157 158
;; live  gen 	 0 [r0] 24 [cc] 141 142 205
;; live  kill	 14 [lr]

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  15 [0.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%] 
(code_label 161 160 162 22 33 "" [4 uses])

(note 162 161 163 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 22 arch/arm/mm/fault.c:323 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ D.24547 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154 [ D.24547 ])
        (nil)))

(call_insn 164 163 300 22 arch/arm/mm/fault.c:323 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10c30e00 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 300 164 166 22 arch/arm/mm/fault.c:325 (set (reg:SI 205 [ D.24563+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 166 300 167 22 include/linux/jump_label.h:67 (set (reg/f:SI 142 [ D.24830 ])
        (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 8 [0x8])))) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 22 include/linux/jump_label.h:67 (set (reg:SI 141 [ D.24831 ])
        (mem/v:SI (reg/f:SI 142 [ D.24830 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142 [ D.24830 ])
        (expr_list:REG_EQUAL (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                        (const_int 8 [0x8]))) [0 S4 A32])
            (nil))))

(insn 168 167 169 22 include/linux/jump_label.h:67 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.24831 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.24831 ])
        (nil)))

(jump_insn 169 168 170 22 include/linux/jump_label.h:67 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 22 -> ( 23 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  23 [0.0%]  (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u209(11){ }u210(13){ }u211(25){ }u212(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [0.0%]  (fallthru)
(note 170 169 171 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 171 170 172 23 include/linux/perf_event.h:1054 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ regs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 172 171 173 23 include/linux/perf_event.h:1054 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 672 [0x2a0])
            (nil))))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  25 [6.7%] 
;; Succ edge  24 [93.3%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u215(11){ }u216(13){ }u217(25){ }u218(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 134
;; live  kill	

;; Pred edge  23 [93.3%]  (fallthru)
(note 173 172 174 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 326 24 include/linux/perf_event.h:1054 (set (reg/v/f:SI 134 [ regs.462 ])
        (reg/v/f:SI 158 [ regs ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 326 174 327 24 (set (pc)
        (label_ref 184)) -1 (nil))
;; End of basic block 24 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205


;; Succ edge  26 [100.0%] 

(barrier 327 326 177)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u220(11){ }u221(13){ }u222(25){ }u223(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 0 [r0] 1 [r1] 134 193
;; live  kill	 14 [lr]

;; Pred edge  23 [6.7%] 
(code_label 177 327 178 25 37 "" [1 uses])

(note 178 177 179 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 25 include/linux/perf_event.h:1043 discrim 1 (set (reg/f:SI 193)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))) 4 {*arm_addsi3} (nil))

(insn 180 179 181 25 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))

(insn 181 180 182 25 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 1 r1)
        (const_int 72 [0x48])) 167 {*arm_movsi_insn} (nil))

(call_insn 182 181 183 25 include/linux/perf_event.h:1043 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10bb1200 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 183 182 184 25 include/linux/perf_event.h:1056 (set (reg/v/f:SI 134 [ regs.462 ])
        (reg/f:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 193)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8]))
            (nil))))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u232(11){ }u233(13){ }u234(25){ }u235(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 156 205
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147 148 149 156 157 158 205
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
(code_label 184 183 185 26 38 "" [1 uses])

(note 185 184 186 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 301 26 include/linux/perf_event.h:1058 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 134 [ regs.462 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ regs.462 ])
        (nil)))

(insn 301 186 302 26 include/linux/perf_event.h:1058 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A64])
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 188 26 include/linux/perf_event.h:1058 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 205 [ D.24563+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 188 302 189 26 include/linux/perf_event.h:1058 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 26 include/linux/perf_event.h:1058 (set (reg:DI 2 r2)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(call_insn 190 189 191 26 include/linux/perf_event.h:1058 (parallel [
            (call (mem:SI (symbol_ref:SI ("__perf_sw_event") [flags 0x41] <function_decl 0x11436b00 __perf_sw_event>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 26 22) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u246(11){ }u247(13){ }u248(25){ }u249(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 24 [cc] 195
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%] 
(code_label 191 190 192 27 36 "" [1 uses])

(note 192 191 193 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 193 192 194 27 NOTE_INSN_DELETED)

(insn 194 193 195 27 arch/arm/mm/fault.c:326 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 195 194 196 27 arch/arm/mm/fault.c:326 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 196 195 197 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 28 include/linux/jump_label.h:67 (set (reg/f:SI 140 [ D.24847 ])
        (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                (const_int 24 [0x18])))) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 28 include/linux/jump_label.h:67 (set (reg:SI 139 [ D.24848 ])
        (mem/v:SI (reg/f:SI 140 [ D.24847 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ D.24847 ])
        (expr_list:REG_EQUAL (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1143b180 perf_swevent_enabled>)
                        (const_int 24 [0x18]))) [0 S4 A32])
            (nil))))

(insn 199 198 200 28 include/linux/jump_label.h:67 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.24848 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.24848 ])
        (nil)))

(jump_insn 200 199 201 28 include/linux/jump_label.h:67 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 28 -> ( 29 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  29 [0.0%]  (fallthru)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u260(11){ }u261(13){ }u262(25){ }u263(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  28 [0.0%]  (fallthru)
(note 201 200 202 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 29 include/linux/perf_event.h:1054 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ regs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 203 202 204 29 include/linux/perf_event.h:1054 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 672 [0x2a0])
            (nil))))
;; End of basic block 29 -> ( 31 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205


;; Succ edge  31 [6.7%] 
;; Succ edge  30 [93.3%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u266(11){ }u267(13){ }u268(25){ }u269(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 133
;; live  kill	

;; Pred edge  29 [93.3%]  (fallthru)
(note 204 203 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 328 30 include/linux/perf_event.h:1054 (set (reg/v/f:SI 133 [ regs.463 ])
        (reg/v/f:SI 158 [ regs ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 328 205 329 30 (set (pc)
        (label_ref 215)) -1 (nil))
;; End of basic block 30 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205


;; Succ edge  32 [100.0%] 

(barrier 329 328 208)

;; Start of basic block ( 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158 205
;; live  gen 	 0 [r0] 1 [r1] 133 196
;; live  kill	 14 [lr]

;; Pred edge  29 [6.7%] 
(code_label 208 329 209 31 40 "" [1 uses])

(note 209 208 210 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 31 include/linux/perf_event.h:1043 discrim 1 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))) 4 {*arm_addsi3} (nil))

(insn 211 210 212 31 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))

(insn 212 211 213 31 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 1 r1)
        (const_int 72 [0x48])) 167 {*arm_movsi_insn} (nil))

(call_insn 213 212 214 31 include/linux/perf_event.h:1043 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10bb1200 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 214 213 215 31 include/linux/perf_event.h:1056 (set (reg/v/f:SI 133 [ regs.463 ])
        (reg/f:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8]))
            (nil))))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u283(11){ }u284(13){ }u285(25){ }u286(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 156 205
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 149 156 157 158 205
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%] 
(code_label 215 214 216 32 41 "" [1 uses])

(note 216 215 217 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 303 32 include/linux/perf_event.h:1058 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 133 [ regs.463 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ regs.463 ])
        (nil)))

(insn 303 217 304 32 include/linux/perf_event.h:1058 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A64])
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 304 303 219 32 include/linux/perf_event.h:1058 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 205 [ D.24563+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205 [ D.24563+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 219 304 220 32 include/linux/perf_event.h:1058 (set (reg:SI 0 r0)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 32 include/linux/perf_event.h:1058 (set (reg:DI 2 r2)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(call_insn 221 220 222 32 include/linux/perf_event.h:1058 (parallel [
            (call (mem:SI (symbol_ref:SI ("__perf_sw_event") [flags 0x41] <function_decl 0x11436b00 __perf_sw_event>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 28 27 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  gen 	 24 [cc] 197
;; live  kill	

;; Pred edge  28 [100.0%] 
;; Pred edge  27 [50.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 222 221 223 33 39 "" [2 uses])

(note 223 222 225 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 225 223 226 33 arch/arm/mm/fault.c:334 (set (reg:SI 197)
        (and:SI (reg/v:SI 147 [ fault ])
            (const_int 196659 [0x30033]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 147 [ fault ])
            (const_int 196659 [0x30033]))
        (nil)))

(insn 226 225 227 33 arch/arm/mm/fault.c:334 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(jump_insn 227 226 228 33 arch/arm/mm/fault.c:334 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 282)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 33 -> ( 42 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158


;; Succ edge  42 [100.0%] 
;; Succ edge  34 [0.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  gen 	 24 [cc] 199
;; live  kill	

;; Pred edge  33 [0.0%]  (fallthru)
(note 228 227 229 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 229 228 230 34 NOTE_INSN_DELETED)

(insn 230 229 231 34 arch/arm/mm/fault.c:337 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 231 230 232 34 arch/arm/mm/fault.c:337 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158


;; Succ edge  35 [20.7%]  (fallthru)
;; Succ edge  36 [79.3%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u312(11){ }u313(13){ }u314(25){ }u315(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  34 [20.7%]  (fallthru)
(note 232 231 233 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(call_insn 233 232 330 35 arch/arm/mm/fault.c:343 (parallel [
            (call (mem:SI (symbol_ref:SI ("pagefault_out_of_memory") [flags 0x41] <function_decl 0x10fb4d80 pagefault_out_of_memory>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(jump_insn 330 233 331 35 arch/arm/mm/fault.c:344 (set (pc)
        (label_ref 282)) -1 (nil))
;; End of basic block 35 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  42 [100.0%] 

(barrier 331 330 236)

;; Start of basic block ( 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u317(11){ }u318(13){ }u319(25){ }u320(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  gen 	 24 [cc] 200 201
;; live  kill	

;; Pred edge  34 [79.3%] 
(code_label 236 331 237 36 43 "" [1 uses])

(note 237 236 238 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 36 arch/arm/mm/fault.c:351 (set (reg:SI 201 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 239 238 240 36 NOTE_INSN_DELETED)

(insn 240 239 241 36 arch/arm/mm/fault.c:351 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 201 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 201 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 241 240 242 36 arch/arm/mm/fault.c:351 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 36 -> ( 41 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 149 156 157 158


;; Succ edge  41 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u325(11){ }u326(13){ }u327(25){ }u328(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158
;; live  gen 	 24 [cc] 202
;; live  kill	

;; Pred edge  36 [50.0%]  (fallthru)
(note 242 241 243 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note 243 242 244 37 NOTE_INSN_DELETED)

(insn 244 243 245 37 arch/arm/mm/fault.c:354 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 147 [ fault ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 245 244 246 37 arch/arm/mm/fault.c:354 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 251)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 37 -> ( 38 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158


;; Succ edge  38 [39.0%]  (fallthru)
;; Succ edge  39 [61.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u332(11){ }u333(13){ }u334(25){ }u335(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 156 157 158
;; live  gen 	 145 146
;; live  kill	

;; Pred edge  37 [39.0%]  (fallthru)
(note 246 245 247 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 247 246 248 38 arch/arm/mm/fault.c:360 (set (reg/v:SI 145 [ code ])
        (const_int 196610 [0x30002])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 332 38 arch/arm/mm/fault.c:359 (set (reg/v:SI 146 [ sig ])
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(jump_insn 332 248 333 38 (set (pc)
        (label_ref 264)) -1 (nil))
;; End of basic block 38 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158


;; Succ edge  40 [100.0%] 

(barrier 333 332 251)

;; Start of basic block ( 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u336(11){ }u337(13){ }u338(25){ }u339(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 145 146 207 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 156 157 158
;; live  gen 	 24 [cc] 145 146 207 208
;; live  kill	

;; Pred edge  37 [61.0%] 
(code_label 251 333 252 39 44 "" [1 uses])

(note 252 251 253 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note 253 252 310 39 NOTE_INSN_DELETED)

(insn 310 253 311 39 arch/arm/mm/fault.c:367 discrim 2 (set (reg:SI 207)
        (const_int 196610 [0x30002])) 167 {*arm_movsi_insn} (nil))

(insn 311 310 313 39 arch/arm/mm/fault.c:367 discrim 2 (set (reg:SI 208)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 313 311 315 39 arch/arm/mm/fault.c:367 discrim 2 (parallel [
            (set (reg/v:SI 145 [ code ])
                (if_then_else:SI (eq (reg/v:SI 147 [ fault ])
                        (const_int 131072 [0x20000]))
                    (reg:SI 207)
                    (reg:SI 208)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v:SI 147 [ fault ])
            (expr_list:REG_DEAD (reg:SI 207)
                (expr_list:REG_DEAD (reg:SI 208)
                    (nil))))))

(insn 315 313 264 39 arch/arm/mm/fault.c:367 discrim 2 (set (reg/v:SI 146 [ sig ])
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39 38) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u345(11){ }u346(13){ }u347(25){ }u348(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 149 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%] 
(code_label 264 315 265 40 45 "" [1 uses])

(note 265 264 266 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 266 265 267 40 arch/arm/mm/fault.c:371 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 145 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ code ])
        (nil)))

(insn 267 266 268 40 arch/arm/mm/fault.c:371 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/v/f:SI 158 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 158 [ regs ])
        (nil)))

(insn 268 267 269 40 arch/arm/mm/fault.c:371 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ tsk ])
        (nil)))

(insn 269 268 270 40 arch/arm/mm/fault.c:371 (set (reg:SI 1 r1)
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 156 [ addr ])
        (nil)))

(insn 270 269 271 40 arch/arm/mm/fault.c:371 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ fsr ])
        (nil)))

(insn 271 270 272 40 arch/arm/mm/fault.c:371 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ sig ])
        (nil)))

(call_insn 272 271 334 40 arch/arm/mm/fault.c:371 (parallel [
            (call (mem:SI (symbol_ref:SI ("__do_user_fault") [flags 0x3] <function_decl 0x11459d80 __do_user_fault>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 334 272 335 40 arch/arm/mm/fault.c:372 (set (pc)
        (label_ref 282)) -1 (nil))
;; End of basic block 40 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  42 [100.0%] 

(barrier 335 334 275)

;; Start of basic block ( 4 7 10 36) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u362(11){ }u363(13){ }u364(25){ }u365(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156 157 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156 157 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156 157 158
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  7 [15.0%] 
;; Pred edge  10 [15.0%] 
;; Pred edge  36 [50.0%] 
(code_label 275 335 276 41 23 ("no_context") [4 uses])

(note 276 275 277 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 41 arch/arm/mm/fault.c:375 (set (reg:SI 0 r0)
        (reg/v/f:SI 148 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ mm ])
        (nil)))

(insn 278 277 279 41 arch/arm/mm/fault.c:375 (set (reg:SI 1 r1)
        (reg/v:SI 156 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 156 [ addr ])
        (nil)))

(insn 279 278 280 41 arch/arm/mm/fault.c:375 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ fsr ])
        (nil)))

(insn 280 279 281 41 arch/arm/mm/fault.c:375 (set (reg:SI 3 r3)
        (reg/v/f:SI 158 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 158 [ regs ])
        (nil)))

(call_insn 281 280 282 41 arch/arm/mm/fault.c:375 (parallel [
            (call (mem:SI (symbol_ref:SI ("__do_kernel_fault") [flags 0x3] <function_decl 0x11459c80 __do_kernel_fault>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 41 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 41 33 35 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u375(11){ }u376(13){ }u377(25){ }u378(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%] 
;; Pred edge  35 [100.0%] 
;; Pred edge  40 [100.0%] 
(code_label 282 281 283 42 42 "" [3 uses])

(note 283 282 288 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 288 283 294 42 arch/arm/mm/fault.c:377 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 294 288 0 42 arch/arm/mm/fault.c:377 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 42 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 14.
deleting insn with uid = 22.
deleting insn with uid = 25.
deleting insn with uid = 29.
deleting insn with uid = 30.
deleting insn with uid = 32.
deleting insn with uid = 33.
deleting insn with uid = 41.
deleting insn with uid = 46.
deleting insn with uid = 52.
deleting insn with uid = 64.
deleting insn with uid = 70.
deleting insn with uid = 78.
deleting insn with uid = 86.
deleting insn with uid = 98.
deleting insn with uid = 105.
deleting insn with uid = 114.
deleting insn with uid = 115.
deleting insn with uid = 116.
deleting insn with uid = 117.
deleting insn with uid = 124.
deleting insn with uid = 128.
deleting insn with uid = 147.
deleting insn with uid = 154.
deleting insn with uid = 193.
deleting insn with uid = 229.
deleting insn with uid = 239.
deleting insn with uid = 243.
deleting insn with uid = 253.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 15.
deleting insn with uid = 15.
verify found no changes in insn with uid = 16.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 26.
deleting insn with uid = 26.
verify found no changes in insn with uid = 27.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 47.
deleting insn with uid = 47.
verify found no changes in insn with uid = 48.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 65.
deleting insn with uid = 65.
verify found no changes in insn with uid = 66.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 79.
deleting insn with uid = 79.
verify found no changes in insn with uid = 80.
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 106.
deleting insn with uid = 106.
verify found no changes in insn with uid = 107.
rescanning insn with uid = 120.
deleting insn with uid = 120.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 125.
deleting insn with uid = 125.
verify found no changes in insn with uid = 126.
rescanning insn with uid = 129.
deleting insn with uid = 129.
verify found no changes in insn with uid = 130.
rescanning insn with uid = 148.
deleting insn with uid = 148.
verify found no changes in insn with uid = 149.
rescanning insn with uid = 156.
deleting insn with uid = 156.
rescanning insn with uid = 194.
deleting insn with uid = 194.
verify found no changes in insn with uid = 195.
rescanning insn with uid = 230.
deleting insn with uid = 230.
verify found no changes in insn with uid = 231.
rescanning insn with uid = 240.
deleting insn with uid = 240.
verify found no changes in insn with uid = 241.
rescanning insn with uid = 244.
deleting insn with uid = 244.
verify found no changes in insn with uid = 245.
verify found no changes in insn with uid = 309.
rescanning insn with uid = 313.
deleting insn with uid = 313.
rescanning insn with uid = 317.
deleting insn with uid = 317.
ending the processing of deferred insns

;; Function do_bad_area (do_bad_area)[0:1290]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 8
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 0
Successfully matched this instruction:
(set (reg:SI 139)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r139:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (reg/v/f:SI 135 [ tsk ])
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 139)
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
        (set (reg/v/f:SI 135 [ tsk ])
            (mem/s/f/j:SI (plus:SI (reg:SI 139)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 139)
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
        (set (reg/v/f:SI 135 [ tsk ])
            (mem/s/f/j:SI (plus:SI (reg:SI 139)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
        (set (reg/v/f:SI 135 [ tsk ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ mm ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
        (set (reg/v/f:SI 135 [ tsk ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/v/f:SI 135 [ tsk ])
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 142 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 142 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 15 [0xf])))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 15 [0xf])))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ regs ])
    (reg:SI 2 r2 [ regs ]))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 28)
        (pc)))
deferring deletion of insn with uid = 14.
modifying other_insn    16 pc={(cc:CC_NOOV!=0x0)?L28:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 16.
modifying insn i3    15 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x4,0x0),0x0)
      REG_DEAD: r142:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 4 [0x4])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 4 [0x4])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 138 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ regs ])
    (reg:SI 2 r2 [ regs ]))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 28)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 28)
        (pc)))
Failed to match this instruction:
(set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
    (const_int 196609 [0x30001]))


do_bad_area

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,3u} r3={5d,2u} r11={1d,4u} r12={3d} r13={1d,9u,1d} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 311{262d,48u,1e} in 22{20 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/fault.c:196 (set (reg/v:SI 136 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ addr ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:196 (set (reg/v:SI 137 [ fsr ])
        (reg:SI 1 r1 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fsr ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:196 (set (reg/v/f:SI 138 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ regs ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 139)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 135 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 139)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 12 11 13 2 arch/arm/mm/fault.c:198 (set (reg/v/f:SI 134 [ mm ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ tsk ])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/fault.c:204 (set (reg:SI 142 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 14 13 15 2 NOTE_INSN_DELETED)

(insn 15 14 16 2 arch/arm/mm/fault.c:204 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/mm/fault.c:204 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136 137 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 143
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/mm/fault.c:205 (set (reg:SI 143)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/mm/fault.c:205 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 20 19 21 3 arch/arm/mm/fault.c:205 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/v/f:SI 138 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ regs ])
        (nil)))

(insn 21 20 22 3 arch/arm/mm/fault.c:205 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ tsk ])
        (nil)))

(insn 22 21 23 3 arch/arm/mm/fault.c:205 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ addr ])
        (nil)))

(insn 23 22 24 3 arch/arm/mm/fault.c:205 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ fsr ])
        (nil)))

(insn 24 23 25 3 arch/arm/mm/fault.c:205 (set (reg:SI 3 r3)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 28 3 arch/arm/mm/fault.c:205 (parallel [
            (call (mem:SI (symbol_ref:SI ("__do_user_fault") [flags 0x3] <function_decl 0x11459d80 __do_user_fault>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 137 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 137 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 28 25 29 4 51 "" [1 uses])

(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 4 arch/arm/mm/fault.c:207 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ mm ])
        (nil)))

(insn 31 30 32 4 arch/arm/mm/fault.c:207 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ addr ])
        (nil)))

(insn 32 31 33 4 arch/arm/mm/fault.c:207 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ fsr ])
        (nil)))

(insn 33 32 34 4 arch/arm/mm/fault.c:207 (set (reg:SI 3 r3)
        (reg/v/f:SI 138 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ regs ])
        (nil)))

(call_insn/j 34 33 35 4 arch/arm/mm/fault.c:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("__do_kernel_fault") [flags 0x3] <function_decl 0x11459c80 __do_kernel_fault>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 35 34 0)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 14.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 15.
deleting insn with uid = 15.
verify found no changes in insn with uid = 16.
ending the processing of deferred insns

;; Function do_translation_fault (do_translation_fault)[0:1294]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 15: 0
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 8
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 0
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 0
insn_cost 73: 0
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0
insn_cost 63: 4
insn_cost 69: 0
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ addr ])
                (reg:SI 142)))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ addr ])
                (reg:SI 142)))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 139 [ addr ])
        (const_int -1090519040 [0xffffffffbf000000])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (geu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 8.
modifying other_insn    10 pc={(geu(cc:CC,0x0))?L18:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1ef9
deferring rescan insn with uid = 10.
modifying insn i3     9 cc:CC=cmp(r139:SI,0xffffffffbf000000)
deferring rescan insn with uid = 9.
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ addr ])
                (const_int -1090519040 [0xffffffffbf000000])))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ addr ])
                (const_int -1090519040 [0xffffffffbf000000])))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 139 [ addr ])
            (const_int -1090519040 [0xffffffffbf000000]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (reg:SI 0 r0 [ addr ])
                    (const_int -1090519040 [0xffffffffbf000000]))
                (label_ref 18)
                (pc)))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (reg:SI 0 r0 [ addr ])
                    (const_int -1090519040 [0xffffffffbf000000]))
                (label_ref 18)
                (pc)))
        (set (reg/v:SI 139 [ addr ])
            (reg:SI 0 r0 [ addr ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 139 [ addr ])
    (reg:SI 0 r0 [ addr ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg:SI 0 r0 [ addr ])
            (const_int -1090519040 [0xffffffffbf000000]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(set (reg:SI 143)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 144 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 50)
        (pc)))
deferring deletion of insn with uid = 21.
modifying other_insn    23 pc={(cc:CC_NOOV==0x0)?L50:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xb54
deferring rescan insn with uid = 23.
modifying insn i3    22 cc:CC_NOOV=cmp(zero_extract(r144:SI,0x4,0x0),0x0)
      REG_DEAD: r144:SI
deferring rescan insn with uid = 22.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 141 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 144 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 50)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 141 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 50)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.24612 ])
            (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                    (const_int 18 [0x12]))
                (const_int 16376 [0x3ff8])))
        (set (reg:SI 145)
            (lshiftrt:SI (reg/v:SI 139 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.24612 ])
            (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                    (const_int 18 [0x12]))
                (const_int 16376 [0x3ff8])))
        (set (reg:SI 145)
            (lshiftrt:SI (reg/v:SI 139 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(set (reg/f:SI 147 [ init_mm.pgd ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                        (const_int 18 [0x12]))
                    (const_int 16376 [0x3ff8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                    (const_int 18 [0x12]))
                (const_int 16376 [0x3ff8])))
        (set (reg:SI 145)
            (lshiftrt:SI (reg/v:SI 139 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                        (const_int 18 [0x12]))
                    (const_int 16376 [0x3ff8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                    (const_int 18 [0x12]))
                (const_int 16376 [0x3ff8])))
        (set (reg:SI 145)
            (lshiftrt:SI (reg/v:SI 139 [ addr ])
                (const_int 21 [0x15])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                            (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                        (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                            (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                        (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/f:SI 147 [ init_mm.pgd ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:SI 149)
    (zero_extract:SI (reg/v:SI 139 [ addr ])
        (const_int 1 [0x1])
        (const_int 20 [0x14])))
deferring deletion of insn with uid = 31.
modifying insn i3    32 r149:SI=zero_extract(r139:SI,0x1,0x14)
deferring rescan insn with uid = 32.
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(set (reg:SI 150)
    (mem:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                    (const_int 18 [0x12]))
                (const_int 4 [0x4]))
            (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (mult:SI (reg:SI 145)
                        (const_int 8 [0x8]))) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (mult:SI (reg:SI 145)
                        (const_int 8 [0x8]))) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg/f:SI 147 [ init_mm.pgd ])))
        (set (reg:SI 136 [ D.24612 ])
            (ashift:SI (reg:SI 145)
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                                (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                            (const_int 4 [0x4]))
                        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                                (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                        (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])
                (reg:SI 136 [ D.24612 ])))
        (set (reg/f:SI 147 [ init_mm.pgd ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                    (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (if_then_else:SI (zero_extract:SI (reg/v:SI 139 [ addr ])
                                (const_int 1 [0x1])
                                (const_int 20 [0x14]))
                            (const_int 4 [0x4])
                            (const_int 0 [0x0]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (mem:SI (plus:SI (plus:SI (if_then_else:SI (zero_extract:SI (reg/v:SI 139 [ addr ])
                                (const_int 1 [0x1])
                                (const_int 20 [0x14]))
                            (const_int 4 [0x4])
                            (const_int 0 [0x0]))
                        (reg/f:SI 147 [ init_mm.pgd ]))
                    (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ pmd_k ])
    (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
        (reg:SI 136 [ D.24612 ])))
Failed to match this instruction:
(set (reg:SI 150)
    (mem:SI (plus:SI (plus:SI (if_then_else:SI (zero_extract:SI (reg/v:SI 139 [ addr ])
                        (const_int 1 [0x1])
                        (const_int 20 [0x14]))
                    (const_int 4 [0x4])
                    (const_int 0 [0x0]))
                (reg/f:SI 147 [ init_mm.pgd ]))
            (reg:SI 136 [ D.24612 ])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem:SI (plus:SI (mult:SI (reg:SI 149)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                                (const_int 4 [0x4]))
                            (reg/f:SI 147 [ init_mm.pgd ]))
                        (reg:SI 136 [ D.24612 ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                                (const_int 4 [0x4]))
                            (reg/f:SI 147 [ init_mm.pgd ]))
                        (reg:SI 136 [ D.24612 ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 134 [ pmd_k ])
            (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
                (reg:SI 136 [ D.24612 ])))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ pmd_k ])
    (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
        (reg:SI 136 [ D.24612 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 149)
                        (const_int 4 [0x4]))
                    (reg/f:SI 147 [ init_mm.pgd ]))
                (reg:SI 136 [ D.24612 ])) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem:SI (plus:SI (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
                        (const_int 18 [0x12]))
                    (const_int 4 [0x4]))
                (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 150)
    (and:SI (lshiftrt:SI (reg/v:SI 139 [ addr ])
            (const_int 18 [0x12]))
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 150)
            (const_int 0 [0x0]))
        (label_ref 50)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:SI (plus:SI (mult:SI (reg:SI 149)
                        (const_int 4 [0x4]))
                    (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 50)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem:SI (plus:SI (mult:SI (reg:SI 149)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 151)
    (and:SI (reg/v:SI 133 [ pg ])
        (const_int -16384 [0xffffffffffffc000])))
deferring deletion of insn with uid = 37.
modifying insn i3    38 r151:SI=r133:SI&0xffffffffffffc000
      REG_DEAD: r133:SI
deferring rescan insn with uid = 38.
Failed to match this instruction:
(set (reg:SI 153)
    (plus:SI (and:SI (reg/v:SI 133 [ pg ])
            (const_int -16384 [0xffffffffffffc000]))
        (const_int -1073741824 [0xffffffffc0000000])))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                    (reg:SI 151))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 153)
            (plus:SI (reg:SI 151)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                    (reg:SI 151))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 153)
            (plus:SI (reg:SI 151)
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (plus:SI (and:SI (reg/v:SI 133 [ pg ])
                        (const_int -16384 [0xffffffffffffc000]))
                    (reg:SI 136 [ D.24612 ]))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 153)
            (plus:SI (and:SI (reg/v:SI 133 [ pg ])
                    (const_int -16384 [0xffffffffffffc000]))
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (plus:SI (and:SI (reg/v:SI 133 [ pg ])
                        (const_int -16384 [0xffffffffffffc000]))
                    (reg:SI 136 [ D.24612 ]))
                (const_int -1073741824 [0xffffffffc0000000])))
        (set (reg:SI 153)
            (plus:SI (and:SI (reg/v:SI 133 [ pg ])
                    (const_int -16384 [0xffffffffffffc000]))
                (const_int -1073741824 [0xffffffffc0000000])))
    ])
Failed to match this instruction:
(set (reg:SI 153)
    (plus:SI (and:SI (reg/v:SI 133 [ pg ])
            (const_int -16384 [0xffffffffffffc000]))
        (const_int -1073741824 [0xffffffffc0000000])))
Failed to match this instruction:
(set (mem:SI (plus:SI (mult:SI (reg:SI 145)
                (const_int 8 [0x8]))
            (reg:SI 153)) [0 S4 A32])
    (mem:SI (plus:SI (mult:SI (reg:SI 145)
                (const_int 8 [0x8]))
            (reg/f:SI 147 [ init_mm.pgd ])) [0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                        (reg:SI 153))
                    (const_int 4 [0x4])) [0 S4 A32])
            (reg:SI 155))
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (reg:SI 153)
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                        (reg:SI 153))
                    (const_int 4 [0x4])) [0 S4 A32])
            (reg:SI 155))
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (reg:SI 153)
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(set (mem:SI (plus:SI (reg/v/f:SI 135 [ pmd ])
            (const_int 4 [0x4])) [0 S4 A32])
    (mem:SI (plus:SI (reg/v/f:SI 134 [ pmd_k ])
            (const_int 4 [0x4])) [0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                        (reg:SI 153))
                    (const_int 4 [0x4])) [0 S4 A32])
            (mem:SI (plus:SI (reg/v/f:SI 134 [ pmd_k ])
                    (const_int 4 [0x4])) [0 S4 A32]))
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (reg:SI 153)
                (reg:SI 136 [ D.24612 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                        (reg:SI 153))
                    (const_int 4 [0x4])) [0 S4 A32])
            (mem:SI (plus:SI (reg/v/f:SI 134 [ pmd_k ])
                    (const_int 4 [0x4])) [0 S4 A32]))
        (set (reg/v/f:SI 135 [ pmd ])
            (plus:SI (reg:SI 153)
                (reg:SI 136 [ D.24612 ])))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 135 [ pmd ])
    (plus:SI (reg:SI 153)
        (reg:SI 136 [ D.24612 ])))
Failed to match this instruction:
(set (mem:SI (plus:SI (plus:SI (reg:SI 136 [ D.24612 ])
                (reg:SI 153))
            (const_int 4 [0x4])) [0 S4 A32])
    (mem:SI (plus:SI (reg/v/f:SI 134 [ pmd_k ])
            (const_int 4 [0x4])) [0 S4 A32]))
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_translation_fault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,5u} r1={4d,3u} r2={4d,3u} r3={3d} r11={1d,8u} r12={3d} r13={1d,10u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={7d,3u} r25={1d,8u} r26={1d,7u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u,1d} r134={1d,2u} r135={1d,2u} r136={1d,2u} r139={1d,4u,1d} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,3u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,2u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 355{273d,80u,2e} in 35{33 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/fault.c:407 (set (reg/v:SI 139 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/mm/fault.c:407 (set (reg/v:SI 140 [ fsr ])
        (reg:SI 1 r1 [ fsr ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/mm/fault.c:407 (set (reg/v/f:SI 141 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 arch/arm/mm/fault.c:413 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ addr ])
            (const_int -1090519040 [0xffffffffbf000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/mm/fault.c:413 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141


;; Succ edge  3 [20.7%]  (fallthru)
;; Succ edge  4 [79.3%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [20.7%]  (fallthru)
(note 11 10 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 15 11 16 3 arch/arm/mm/fault.c:414 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_page_fault") [flags 0x3] <function_decl 0x1147d180 do_page_fault>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 16 15 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  2 [79.3%] 
(code_label 18 16 19 4 57 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/mm/fault.c:416 (set (reg:SI 144 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(insn 22 21 23 4 arch/arm/mm/fault.c:416 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 144 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 144 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 23 22 24 4 arch/arm/mm/fault.c:416 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 4 -> ( 7 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141


;; Succ edge  7 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 133 134 136 145 146 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 24 [cc] 133 134 136 145 146 147 148 149 150
;; live  kill	 24 [cc]

;; Pred edge  4 [71.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/mm/fault.c:424 (parallel [
            (set (reg/v:SI 133 [ pg ])
                (asm_operands:SI ("mrc	p15, 0, %0, c2, c0, 0") ("=r") 0 []
                     [] 8342805))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 26 25 27 5 arch/arm/mm/fault.c:424 (set (reg:SI 145)
        (lshiftrt:SI (reg/v:SI 139 [ addr ])
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 5 arch/arm/mm/fault.c:424 (set (reg:SI 136 [ D.24612 ])
        (ashift:SI (reg:SI 145)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 5 arch/arm/mm/fault.c:441 (set (reg/f:SI 146)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/mm/fault.c:441 (set (reg/f:SI 147 [ init_mm.pgd ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 146)
                (const_int 36 [0x24])) [0 init_mm.pgd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x111538a0 init_mm>)
                        (const_int 36 [0x24]))) [0 init_mm.pgd+0 S4 A32])
            (nil))))

(insn 30 29 31 5 arch/arm/mm/fault.c:441 (set (reg/v/f:SI 134 [ pmd_k ])
        (plus:SI (reg/f:SI 147 [ init_mm.pgd ])
            (reg:SI 136 [ D.24612 ]))) 4 {*arm_addsi3} (nil))

(note 31 30 32 5 NOTE_INSN_DELETED)

(insn 32 31 33 5 arch/arm/mm/fault.c:451 (set (reg:SI 149)
        (zero_extract:SI (reg/v:SI 139 [ addr ])
            (const_int 1 [0x1])
            (const_int 20 [0x14]))) 124 {extzv_t2} (nil))

(insn 33 32 34 5 arch/arm/mm/fault.c:451 (set (reg:SI 150)
        (mem:SI (plus:SI (mult:SI (reg:SI 149)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 134 [ pmd_k ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 34 33 35 5 arch/arm/mm/fault.c:451 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(jump_insn 35 34 36 5 arch/arm/mm/fault.c:451 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 139 140 141 145 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 139 140 141 145 147


;; Succ edge  7 [61.0%] 
;; Succ edge  6 [39.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 145 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 136 145 147
;; lr  def 	 24 [cc] 135 151 152 153 154 155
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136 145 147
;; live  gen 	 135 151 152 153 154 155
;; live  kill	 24 [cc]

;; Pred edge  5 [39.0%]  (fallthru)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 37 36 38 6 NOTE_INSN_DELETED)

(insn 38 37 39 6 arch/arm/mm/fault.c:440 (set (reg:SI 151)
        (and:SI (reg/v:SI 133 [ pg ])
            (const_int -16384 [0xffffffffffffc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ pg ])
        (nil)))

(insn 39 38 40 6 arch/arm/mm/fault.c:440 (set (reg:SI 153)
        (plus:SI (reg:SI 151)
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 40 39 41 6 arch/arm/mm/fault.c:440 (set (reg/v/f:SI 135 [ pmd ])
        (plus:SI (reg:SI 153)
            (reg:SI 136 [ D.24612 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 136 [ D.24612 ])
        (nil)))

(insn 41 40 42 6 arch/arm/mm/fault.c:455 (set (reg:SI 154)
        (mem:SI (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg/f:SI 147 [ init_mm.pgd ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147 [ init_mm.pgd ])
        (nil)))

(insn 42 41 43 6 arch/arm/mm/fault.c:455 (set (mem:SI (plus:SI (mult:SI (reg:SI 145)
                    (const_int 8 [0x8]))
                (reg:SI 153)) [0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_DEAD (reg:SI 153)
            (expr_list:REG_DEAD (reg:SI 145)
                (nil)))))

(insn 43 42 44 6 arch/arm/mm/fault.c:455 (set (reg:SI 155)
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pmd_k ])
                (const_int 4 [0x4])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ pmd_k ])
        (nil)))

(insn 44 43 45 6 arch/arm/mm/fault.c:455 (set (mem:SI (plus:SI (reg/v/f:SI 135 [ pmd ])
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 45 44 46 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:479 (parallel [
            (asm_operands/v ("mcr	p15, 0, %0, c7, c10, 1	@ flush_pmd") ("") 0 [
                    (reg/v/f:SI 135 [ pmd ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 8282573)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v/f:SI 135 [ pmd ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 46 45 73 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:487 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8283597)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(jump_insn 73 46 74 6 arch/arm/mm/fault.c:456 (set (pc)
        (label_ref 57)) -1 (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 [100.0%] 

(barrier 74 73 50)

;; Start of basic block ( 4 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%] 
;; Pred edge  5 [61.0%] 
(code_label 50 74 51 7 58 ("bad_area") [2 uses])

(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 7 arch/arm/mm/fault.c:459 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ addr ])
        (nil)))

(insn 53 52 54 7 arch/arm/mm/fault.c:459 (set (reg:SI 1 r1)
        (reg/v:SI 140 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ fsr ])
        (nil)))

(insn 54 53 55 7 arch/arm/mm/fault.c:459 (set (reg:SI 2 r2)
        (reg/v/f:SI 141 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ regs ])
        (nil)))

(call_insn 55 54 57 7 arch/arm/mm/fault.c:459 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_bad_area") [flags 0x3] <function_decl 0x11459880 do_bad_area>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 57 55 58 8 59 "" [1 uses])

(note 58 57 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 58 69 8 arch/arm/mm/fault.c:461 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 69 63 0 8 arch/arm/mm/fault.c:461 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
deleting insn with uid = 21.
deleting insn with uid = 31.
deleting insn with uid = 37.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 22.
deleting insn with uid = 22.
verify found no changes in insn with uid = 23.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 38.
deleting insn with uid = 38.
ending the processing of deferred insns

;; Function do_sect_fault (do_sect_fault)[0:1295]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 11: 0
insn_cost 12: 4
insn_cost 16: 4
insn_cost 22: 0
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (const_int 0 [0x0]))
deferring deletion of insn with uid = 12.
modifying insn i3    16 r0:SI=0x0
      REG_EQUAL: 0x0
deferring rescan insn with uid = 16.
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_sect_fault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} 
;;    total ref usage 144{129d,15u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 11 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 11 5 12 2 arch/arm/mm/fault.c:478 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_bad_area") [flags 0x3] <function_decl 0x11459880 do_bad_area>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 12 11 16 2 NOTE_INSN_DELETED)

(insn 16 12 22 2 arch/arm/mm/fault.c:480 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 16 0 2 arch/arm/mm/fault.c:480 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function do_PrefetchAbort (do_PrefetchAbort)[0:1300]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4
insn_cost 20: 0
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
insn_cost 26: 8
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 39: 8
insn_cost 41: 4
insn_cost 42: 8
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (reg:SI 1 r1 [ ifsr ])
                (const_int 1024 [0x400])))
        (set (reg/v:SI 136 [ ifsr ])
            (reg:SI 1 r1 [ ifsr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (reg:SI 1 r1 [ ifsr ])
                (const_int 1024 [0x400])))
        (set (reg/v:SI 136 [ ifsr ])
            (reg:SI 1 r1 [ ifsr ]))
    ])
Failed to match this instruction:
(set (reg:SI 140)
    (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
            (const_int 6 [0x6]))
        (const_int 16 [0x10])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (lshiftrt:SI (reg:SI 1 r1 [ ifsr ])
                    (const_int 6 [0x6]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 136 [ ifsr ])
            (reg:SI 1 r1 [ ifsr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (lshiftrt:SI (reg:SI 1 r1 [ ifsr ])
                    (const_int 6 [0x6]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 136 [ ifsr ])
            (reg:SI 1 r1 [ ifsr ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 136 [ ifsr ])
    (reg:SI 1 r1 [ ifsr ]))
Failed to match this instruction:
(set (reg:SI 140)
    (and:SI (lshiftrt:SI (reg:SI 1 r1 [ ifsr ])
            (const_int 6 [0x6]))
        (const_int 16 [0x10])))
Successfully matched this instruction:
(set (reg:SI 142)
    (ior:SI (lshiftrt:SI (reg:SI 139)
            (const_int 6 [0x6]))
        (reg:SI 141)))
deferring deletion of insn with uid = 10.
modifying insn i3    12 r142:SI=r139:SI 0>>0x6|r141:SI
      REG_DEAD: r139:SI
      REG_DEAD: r141:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 141)))
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 139)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))
        (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))))
Successfully matched this instruction:
(set (reg:SI 141)
    (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))
        (and:SI (reg:SI 141)
            (const_int 16 [0x10]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                        (const_int 6 [0x6]))
                    (reg:SI 141))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                        (const_int 6 [0x6]))
                    (reg:SI 141))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                            (const_int 6 [0x6]))
                        (const_int 16 [0x10]))
                    (reg:SI 141))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                            (const_int 6 [0x6]))
                        (const_int 16 [0x10]))
                    (reg:SI 141))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 141)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 15 [0xf]))
                    (lshiftrt:SI (reg:SI 139)
                        (const_int 6 [0x6])))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (ashift:SI (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 15 [0xf]))
                    (lshiftrt:SI (reg:SI 139)
                        (const_int 6 [0x6])))
                (const_int 4 [0x4])))
        (set (reg:SI 142)
            (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 139)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (reg:SI 143)
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (reg:SI 143)
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 133 [ inf ])
    (plus:SI (mult:SI (reg:SI 142)
            (const_int 16 [0x10]))
        (reg/f:SI 138)))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r133:SI=r142:SI*0x10+r138:SI
deferring rescan insn with uid = 14.
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 142)
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 142)
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                                (const_int 6 [0x6]))
                            (const_int 16 [0x10]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                                (const_int 6 [0x6]))
                            (const_int 16 [0x10]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 141)))
    ])
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ ifsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 141)))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                            (const_int 15 [0xf]))
                        (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6])))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                            (const_int 15 [0xf]))
                        (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6])))
                    (const_int 16 [0x10]))
                (reg/f:SI 138)))
        (set (reg:SI 142)
            (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(set (reg:SI 142)
    (ior:SI (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 139)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 139)
                            (const_int 6 [0x6]))
                        (reg:SI 141))
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg:SI 142)
            (ior:SI (lshiftrt:SI (reg:SI 139)
                    (const_int 6 [0x6]))
                (reg:SI 141)))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (ior:SI (reg/v:SI 136 [ ifsr ])
        (const_int -2147483648 [0xffffffff80000000])))
deferring deletion of insn with uid = 15.
modifying insn i3    18 r1:SI=r136:SI|0xffffffff80000000
deferring rescan insn with uid = 18.
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 142)
                                (const_int 16 [0x10]))
                            (reg/f:SI 138)) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 16.
modifying insn i3    20 r0:SI=call [[r142:SI*0x10+r138:SI]] argc:0x0
      REG_DEAD: r138:SI
      REG_DEAD: r142:SI
      REG_DEAD: r1:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 20.
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 22.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 52)
        (pc)))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
            (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 148)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 148)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
            (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 39.
modifying insn i3    44 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 44.


do_PrefetchAbort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={7d,4u} r2={6d,4u} r3={6d,2u} r11={1d,4u} r12={4d} r13={1d,8u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,9u,1d} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,3u} r134={1d,1u} r135={1d,2u} r136={1d,5u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u,1d} r143={1d,1u,1d} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,2u} r149={1d,1u} r151={1d,1u} 
;;    total ref usage 459{388d,68u,3e} in 30{27 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 136 137 138 139 140 141 142 143 144 145
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/fault.c:626 (set (reg/v:SI 135 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/mm/fault.c:626 (set (reg/v:SI 136 [ ifsr ])
        (reg:SI 1 r1 [ ifsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ ifsr ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:626 (set (reg/v/f:SI 137 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/mm/fault.c:627 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/mm/fault.c:627 (set (reg:SI 139)
        (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (nil))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 arch/arm/mm/fault.c:627 (set (reg:SI 141)
        (and:SI (reg/v:SI 136 [ ifsr ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/fault.c:627 (set (reg:SI 142)
        (ior:SI (lshiftrt:SI (reg:SI 139)
                (const_int 6 [0x6]))
            (reg:SI 141))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))

(note 13 12 14 2 NOTE_INSN_DELETED)

(insn 14 13 15 2 arch/arm/mm/fault.c:627 (set (reg/v/f:SI 133 [ inf ])
        (plus:SI (mult:SI (reg:SI 142)
                (const_int 16 [0x10]))
            (reg/f:SI 138))) 270 {*arith_shiftsi} (nil))

(note 15 14 16 2 NOTE_INSN_DELETED)

(note 16 15 18 2 NOTE_INSN_DELETED)

(insn 18 16 20 2 arch/arm/mm/fault.c:630 (set (reg:SI 1 r1)
        (ior:SI (reg/v:SI 136 [ ifsr ])
            (const_int -2147483648 [0xffffffff80000000]))) 89 {*arm_iorsi3} (nil))

(call_insn 20 18 21 2 arch/arm/mm/fault.c:630 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 142)
                                    (const_int 16 [0x10]))
                                (reg/f:SI 138)) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 142)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 2 r2)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 21 20 22 2 NOTE_INSN_DELETED)

(insn 22 21 23 2 arch/arm/mm/fault.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 23 22 24 2 arch/arm/mm/fault.c:630 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137


;; Succ edge  4 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 148 149 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 148 149 151
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 24 23 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 3 arch/arm/mm/fault.c:633 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x114abbe0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x114abbe0>)
        (nil)))

(insn 27 26 28 3 arch/arm/mm/fault.c:633 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 12 [0xc])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 3 arch/arm/mm/fault.c:633 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ ifsr ])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/mm/fault.c:633 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 3 arch/arm/mm/fault.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 31 30 32 3 arch/arm/mm/fault.c:636 (set (reg:SI 147 [ <variable>.sig ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 3 arch/arm/mm/fault.c:636 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 147 [ <variable>.sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ <variable>.sig ])
        (nil)))

(insn 33 32 34 3 arch/arm/mm/fault.c:637 (set (reg:SI 148)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 arch/arm/mm/fault.c:637 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 35 34 36 3 arch/arm/mm/fault.c:638 (set (reg:SI 149 [ <variable>.code ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ inf ])
        (nil)))

(insn 36 35 37 3 arch/arm/mm/fault.c:638 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 149 [ <variable>.code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.code ])
        (nil)))

(insn 37 36 39 3 arch/arm/mm/fault.c:639 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ addr ])
        (nil)))

(note 39 37 41 3 NOTE_INSN_DELETED)

(insn 41 39 42 3 arch/arm/mm/fault.c:640 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 42 41 43 3 arch/arm/mm/fault.c:640 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1152d7e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1152d7e0>)
        (nil)))

(insn 43 42 44 3 arch/arm/mm/fault.c:640 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ regs ])
        (nil)))

(insn 44 43 45 3 arch/arm/mm/fault.c:640 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 45 44 46 3 arch/arm/mm/fault.c:640 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ ifsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ ifsr ])
        (nil)))

(call_insn 46 45 52 3 arch/arm/mm/fault.c:640 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x41] <function_decl 0x512d9380 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 52 46 55 4 67 "" [1 uses])

(note 55 52 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 13.
deleting insn with uid = 15.
deleting insn with uid = 16.
deleting insn with uid = 21.
deleting insn with uid = 39.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 18.
deleting insn with uid = 18.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 44.
deleting insn with uid = 44.
ending the processing of deferred insns

;; Function do_DataAbort (do_DataAbort)[0:1298]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 8
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 21: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 27: 8
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 4
insn_cost 40: 8
insn_cost 42: 4
insn_cost 43: 8
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (reg:SI 1 r1 [ fsr ])
                (const_int 1024 [0x400])))
        (set (reg/v:SI 136 [ fsr ])
            (reg:SI 1 r1 [ fsr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (reg:SI 1 r1 [ fsr ])
                (const_int 1024 [0x400])))
        (set (reg/v:SI 136 [ fsr ])
            (reg:SI 1 r1 [ fsr ]))
    ])
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
            (const_int 6 [0x6]))
        (const_int 16 [0x10])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (lshiftrt:SI (reg:SI 1 r1 [ fsr ])
                    (const_int 6 [0x6]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 136 [ fsr ])
            (reg:SI 1 r1 [ fsr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (lshiftrt:SI (reg:SI 1 r1 [ fsr ])
                    (const_int 6 [0x6]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 136 [ fsr ])
            (reg:SI 1 r1 [ fsr ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 136 [ fsr ])
    (reg:SI 1 r1 [ fsr ]))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (lshiftrt:SI (reg:SI 1 r1 [ fsr ])
            (const_int 6 [0x6]))
        (const_int 16 [0x10])))
Successfully matched this instruction:
(set (reg:SI 143)
    (ior:SI (lshiftrt:SI (reg:SI 140)
            (const_int 6 [0x6]))
        (reg:SI 142)))
deferring deletion of insn with uid = 11.
modifying insn i3    13 r143:SI=r140:SI 0>>0x6|r142:SI
      REG_DEAD: r140:SI
      REG_DEAD: r142:SI
deferring rescan insn with uid = 13.
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 142)))
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 140)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))
        (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))))
Successfully matched this instruction:
(set (reg:SI 142)
    (lshiftrt:SI (reg/v:SI 136 [ fsr ])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))
        (and:SI (reg:SI 142)
            (const_int 16 [0x10]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                        (const_int 6 [0x6]))
                    (reg:SI 142))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                        (const_int 6 [0x6]))
                    (reg:SI 142))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                            (const_int 6 [0x6]))
                        (const_int 16 [0x10]))
                    (reg:SI 142))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                            (const_int 6 [0x6]))
                        (const_int 16 [0x10]))
                    (reg:SI 142))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 142)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                        (const_int 15 [0xf]))
                    (lshiftrt:SI (reg:SI 140)
                        (const_int 6 [0x6])))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ashift:SI (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                        (const_int 15 [0xf]))
                    (lshiftrt:SI (reg:SI 140)
                        (const_int 6 [0x6])))
                (const_int 4 [0x4])))
        (set (reg:SI 143)
            (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 140)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (reg:SI 144)
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (reg:SI 144)
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 133 [ inf ])
    (plus:SI (mult:SI (reg:SI 143)
            (const_int 16 [0x10]))
        (reg/f:SI 139)))
deferring deletion of insn with uid = 14.
modifying insn i3    15 r133:SI=r143:SI*0x10+r139:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 143)
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 143)
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                                (const_int 6 [0x6]))
                            (const_int 16 [0x10]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                                (const_int 6 [0x6]))
                            (const_int 16 [0x10]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                        (const_int 6 [0x6]))
                    (const_int 16 [0x10]))
                (reg:SI 142)))
    ])
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (lshiftrt:SI (reg/v:SI 136 [ fsr ])
                (const_int 6 [0x6]))
            (const_int 16 [0x10]))
        (reg:SI 142)))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                            (const_int 15 [0xf]))
                        (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6])))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                            (const_int 15 [0xf]))
                        (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6])))
                    (const_int 16 [0x10]))
                (reg/f:SI 139)))
        (set (reg:SI 143)
            (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
                    (const_int 15 [0xf]))
                (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))))
    ])
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))
        (lshiftrt:SI (reg:SI 140)
            (const_int 6 [0x6]))))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (ior:SI (lshiftrt:SI (reg:SI 140)
                            (const_int 6 [0x6]))
                        (reg:SI 142))
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg:SI 143)
            (ior:SI (lshiftrt:SI (reg:SI 140)
                    (const_int 6 [0x6]))
                (reg:SI 142)))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 143)
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ inf ])
            (plus:SI (mult:SI (reg:SI 143)
                    (const_int 16 [0x10]))
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 512 [0x200])))))
        (set (reg/f:SI 139)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 512 [0x200]))))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (and:SI (reg/v:SI 136 [ fsr ])
        (const_int 2147483647 [0x7fffffff])))
deferring deletion of insn with uid = 16.
modifying insn i3    19 r1:SI=r136:SI&0x7fffffff
deferring rescan insn with uid = 19.
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 143)
                                (const_int 16 [0x10]))
                            (reg/f:SI 139)) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 17.
modifying insn i3    21 r0:SI=call [[r143:SI*0x10+r139:SI]] argc:0x0
      REG_DEAD: r139:SI
      REG_DEAD: r143:SI
      REG_DEAD: r1:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 21.
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 53)
        (pc)))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
            (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 149)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 149)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
            (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 40.
modifying insn i3    45 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 45.


do_DataAbort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={7d,4u} r2={6d,4u} r3={6d,2u} r11={1d,4u} r12={4d} r13={1d,8u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,9u,1d} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,3u} r134={1d,1u} r135={1d,2u} r136={1d,5u} r137={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u,1d} r144={1d,1u,1d} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,2u} r150={1d,1u} r152={1d,1u} 
;;    total ref usage 459{388d,68u,3e} in 30{27 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 139 140 141 142 143 144 145 146
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 135 136 137 139 140 141 142 143 144 145 146
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/fault.c:558 (set (reg/v:SI 135 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/mm/fault.c:558 (set (reg/v:SI 136 [ fsr ])
        (reg:SI 1 r1 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fsr ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:558 (set (reg/v/f:SI 137 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 5 10 2 arch/arm/mm/fault.c:559 (set (reg/f:SI 139)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 512 [0x200])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 512 [0x200])))
        (nil)))

(insn 10 9 11 2 arch/arm/mm/fault.c:559 (set (reg:SI 140)
        (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (nil))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 arch/arm/mm/fault.c:559 (set (reg:SI 142)
        (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/fault.c:559 (set (reg:SI 143)
        (ior:SI (lshiftrt:SI (reg:SI 140)
                (const_int 6 [0x6]))
            (reg:SI 142))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 142)
            (nil))))

(note 14 13 15 2 NOTE_INSN_DELETED)

(insn 15 14 16 2 arch/arm/mm/fault.c:559 (set (reg/v/f:SI 133 [ inf ])
        (plus:SI (mult:SI (reg:SI 143)
                (const_int 16 [0x10]))
            (reg/f:SI 139))) 270 {*arith_shiftsi} (nil))

(note 16 15 17 2 NOTE_INSN_DELETED)

(note 17 16 19 2 NOTE_INSN_DELETED)

(insn 19 17 21 2 arch/arm/mm/fault.c:562 (set (reg:SI 1 r1)
        (and:SI (reg/v:SI 136 [ fsr ])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (nil))

(call_insn 21 19 22 2 arch/arm/mm/fault.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (mult:SI (reg:SI 143)
                                    (const_int 16 [0x10]))
                                (reg/f:SI 139)) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg:SI 143)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 2 r2)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 22 21 23 2 NOTE_INSN_DELETED)

(insn 23 22 24 2 arch/arm/mm/fault.c:562 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 24 23 25 2 arch/arm/mm/fault.c:562 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137


;; Succ edge  4 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 149 150 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 148 149 150 152
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 25 24 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 27 25 28 3 arch/arm/mm/fault.c:565 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114abc30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114abc30>)
        (nil)))

(insn 28 27 29 3 arch/arm/mm/fault.c:565 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 12 [0xc])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/mm/fault.c:565 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ fsr ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 arch/arm/mm/fault.c:565 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 3 arch/arm/mm/fault.c:565 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 32 31 33 3 arch/arm/mm/fault.c:568 (set (reg:SI 148 [ <variable>.sig ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/mm/fault.c:568 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 148 [ <variable>.sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.sig ])
        (nil)))

(insn 34 33 35 3 arch/arm/mm/fault.c:569 (set (reg:SI 149)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/mm/fault.c:569 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 36 35 37 3 arch/arm/mm/fault.c:570 (set (reg:SI 150 [ <variable>.code ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ inf ])
                (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ inf ])
        (nil)))

(insn 37 36 38 3 arch/arm/mm/fault.c:570 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 150 [ <variable>.code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150 [ <variable>.code ])
        (nil)))

(insn 38 37 40 3 arch/arm/mm/fault.c:571 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 135 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ addr ])
        (nil)))

(note 40 38 42 3 NOTE_INSN_DELETED)

(insn 42 40 43 3 arch/arm/mm/fault.c:572 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 43 42 44 3 arch/arm/mm/fault.c:572 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1152d7e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1152d7e0>)
        (nil)))

(insn 44 43 45 3 arch/arm/mm/fault.c:572 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ regs ])
        (nil)))

(insn 45 44 46 3 arch/arm/mm/fault.c:572 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 46 45 47 3 arch/arm/mm/fault.c:572 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ fsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ fsr ])
        (nil)))

(call_insn 47 46 53 3 arch/arm/mm/fault.c:572 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x41] <function_decl 0x512d9380 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 53 47 56 4 72 "" [1 uses])

(note 56 53 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 14.
deleting insn with uid = 16.
deleting insn with uid = 17.
deleting insn with uid = 22.
deleting insn with uid = 40.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 19.
deleting insn with uid = 19.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 45.
deleting insn with uid = 45.
ending the processing of deferred insns

;; Function hook_ifault_code (hook_ifault_code)[0:1299] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 14: 8
insn_cost 15: 4
insn_cost 16: 0
insn_cost 20: 8
insn_cost 21: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 27: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 39: 4
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ nr ])
                (const_int 31 [0x1f])))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ nr ])
                (const_int 31 [0x1f])))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg/v:SI 133 [ nr ])
            (const_int 31 [0x1f]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (reg:SI 0 r0 [ nr ])
                    (const_int 31 [0x1f]))
                (label_ref 18)
                (pc)))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (reg:SI 0 r0 [ nr ])
                    (const_int 31 [0x1f]))
                (label_ref 18)
                (pc)))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 133 [ nr ])
    (reg:SI 0 r0 [ nr ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 0 r0 [ nr ])
            (const_int 31 [0x1f]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:SI 143)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 16 [0x10]))
        (reg/f:SI 139)))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r143:SI=r133:SI*0x10+r139:SI
deferring rescan insn with uid = 25.
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (reg/f:SI 139))
            (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32])
    (reg/v:SI 135 [ sig ]))
Failed to match this instruction:
(set (reg:SI 147)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 2 [0x2]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 146)
                            (const_int 8 [0x8]))
                        (reg/f:SI 139))
                    (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 147)
            (plus:SI (reg:SI 146)
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 146)
                            (const_int 8 [0x8]))
                        (reg/f:SI 139))
                    (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 147)
            (plus:SI (reg:SI 146)
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 139))
                    (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 147)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 2 [0x2]))
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 139))
                    (const_int 8 [0x8])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 147)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 2 [0x2]))
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (reg:SI 147)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 2 [0x2]))
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 153)
    (plus:SI (mult:SI (reg:SI 147)
            (const_int 8 [0x8]))
        (reg/f:SI 139)))
deferring deletion of insn with uid = 36.
modifying insn i3    37 r153:SI=r147:SI*0x8+r139:SI
      REG_DEAD: r147:SI
      REG_DEAD: r139:SI
deferring rescan insn with uid = 37.
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 147)
                    (const_int 8 [0x8]))
                (reg/f:SI 139))
            (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])
    (reg/v/f:SI 137 [ name ]))


hook_ifault_code

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d,1u} r3={2d,1u} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,4u,1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,4u} r142={1d,1u,1d} r143={1d,1u} r146={1d,1u} r147={1d,2u} r152={1d,1u,1d} r153={1d,1u} 
;;    total ref usage 189{142d,44u,3e} in 19{18 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/mm/fault.c:614 (set (reg/v:SI 133 [ nr ])
        (reg:SI 0 r0 [ nr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ nr ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:614 (set (reg/v/f:SI 134 [ fn ])
        (reg:SI 1 r1 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fn ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:614 (set (reg/v:SI 135 [ sig ])
        (reg:SI 2 r2 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ sig ])
        (nil)))

(insn 5 4 6 2 arch/arm/mm/fault.c:614 (set (reg/v:SI 136 [ code ])
        (reg:SI 3 r3 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ code ])
        (nil)))

(insn 6 5 7 2 arch/arm/mm/fault.c:614 (set (reg/v/f:SI 137 [ name ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 name+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/mm/fault.c:615 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ nr ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/mm/fault.c:615 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 12 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 12 15 3 arch/arm/mm/fault.c:616 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11536b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11536b70>)
        (nil)))

(insn 15 14 16 3 arch/arm/mm/fault.c:616 (set (reg:SI 1 r1)
        (const_int 616 [0x268])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 3 arch/arm/mm/fault.c:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_NORETURN (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 17 16 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 136 137
;; lr  def 	 139 142 143 146 147 152 153
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; live  gen 	 139 142 143 146 147 152 153
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 18 17 19 4 76 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/mm/fault.c:618 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 24 4 arch/arm/mm/fault.c:618 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (reg/f:SI 139)) [0 <variable>.fn+0 S4 A32])
        (reg/v/f:SI 134 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ fn ])
        (nil)))

(note 24 21 25 4 NOTE_INSN_DELETED)

(insn 25 24 27 4 arch/arm/mm/fault.c:619 (set (reg:SI 143)
        (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 139))) 270 {*arith_shiftsi} (nil))

(insn 27 25 29 4 arch/arm/mm/fault.c:619 (set (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 4 [0x4])) [0 <variable>.sig+0 S4 A32])
        (reg/v:SI 135 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 135 [ sig ])
            (nil))))

(insn 29 27 30 4 arch/arm/mm/fault.c:620 (set (reg:SI 146)
        (ashift:SI (reg/v:SI 133 [ nr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ nr ])
        (nil)))

(insn 30 29 31 4 arch/arm/mm/fault.c:620 (set (reg:SI 147)
        (plus:SI (reg:SI 146)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 31 30 36 4 arch/arm/mm/fault.c:620 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 147)
                    (const_int 8 [0x8]))
                (reg/f:SI 139)) [0 <variable>.code+0 S4 A32])
        (reg/v:SI 136 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ code ])
        (nil)))

(note 36 31 37 4 NOTE_INSN_DELETED)

(insn 37 36 39 4 arch/arm/mm/fault.c:621 (set (reg:SI 153)
        (plus:SI (mult:SI (reg:SI 147)
                (const_int 8 [0x8]))
            (reg/f:SI 139))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (nil))))

(insn 39 37 0 4 arch/arm/mm/fault.c:621 (set (mem/s/f/j:SI (plus:SI (reg:SI 153)
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])
        (reg/v/f:SI 137 [ name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ name ])
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 24.
deleting insn with uid = 36.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 37.
deleting insn with uid = 37.
ending the processing of deferred insns

;; Function hook_fault_code (hook_fault_code)[0:1297] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 15: 8
insn_cost 16: 8
insn_cost 17: 0
insn_cost 21: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 26: 4
insn_cost 32: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 37: 4
insn_cost 38: 4
insn_cost 40: 4
insn_cost 48: 4
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ nr ])
                (const_int 31 [0x1f])))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ nr ])
                (const_int 31 [0x1f])))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg/v:SI 133 [ nr ])
            (const_int 31 [0x1f]))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (reg:SI 0 r0 [ nr ])
                    (const_int 31 [0x1f]))
                (label_ref 19)
                (pc)))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (reg:SI 0 r0 [ nr ])
                    (const_int 31 [0x1f]))
                (label_ref 19)
                (pc)))
        (set (reg/v:SI 133 [ nr ])
            (reg:SI 0 r0 [ nr ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 133 [ nr ])
    (reg:SI 0 r0 [ nr ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 0 r0 [ nr ])
            (const_int 31 [0x1f]))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (plus:SI (reg:SI 142)
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (plus:SI (reg:SI 142)
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:SI 143)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 16 [0x10]))
        (reg/f:SI 140)))
deferring deletion of insn with uid = 23.
modifying insn i3    24 r143:SI=r133:SI*0x10+r140:SI
deferring rescan insn with uid = 24.
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 140))
                    (const_int 512 [0x200])) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (reg/f:SI 140)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 140))
                    (const_int 512 [0x200])) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (reg/f:SI 140)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 512 [0x200])))) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 512 [0x200])))) [0 <variable>.fn+0 S4 A32])
            (reg/v/f:SI 134 [ fn ]))
        (set (reg:SI 143)
            (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                    (const_int 16 [0x10]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:SI 152)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 2 [0x2]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (mult:SI (reg:SI 151)
            (const_int 8 [0x8]))
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 16 [0x10]))
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:SI 152)
    (ashift:SI (reg/v:SI 133 [ nr ])
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg:SI 154)
    (plus:SI (reg:SI 152)
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 34.
modifying insn i2    35 r152:SI=r133:SI<<0x4
      REG_DEAD: r133:SI
deferring rescan insn with uid = 35.
modifying insn i3    37 r154:SI=r152:SI+0x8
      REG_DEAD: r152:SI
deferring rescan insn with uid = 37.
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 16 [0x10]))
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (reg/f:SI 140)
            (reg:SI 152))
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 140))
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:SI 154)
    (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
            (const_int 16 [0x10]))
        (reg/f:SI 140)))
Successfully matched this instruction:
(set (reg:SI 155)
    (plus:SI (reg:SI 154)
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 35.
modifying insn i2    37 r154:SI=r133:SI*0x10+r140:SI
      REG_DEAD: r133:SI
      REG_DEAD: r140:SI
deferring rescan insn with uid = 37.
modifying insn i3    38 r155:SI=r154:SI+0x8
      REG_DEAD: r154:SI
deferring rescan insn with uid = 38.
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 140))
        (const_int 8 [0x8])))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 154)
                    (const_int 520 [0x208])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 155)
            (plus:SI (reg:SI 154)
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 154)
                    (const_int 520 [0x208])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 155)
            (plus:SI (reg:SI 154)
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 140))
                    (const_int 520 [0x208])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 155)
            (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (reg/f:SI 140))
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                            (const_int 16 [0x10]))
                        (reg/f:SI 140))
                    (const_int 520 [0x208])) [0 <variable>.code+0 S4 A32])
            (reg/v:SI 136 [ code ]))
        (set (reg:SI 155)
            (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                        (const_int 16 [0x10]))
                    (reg/f:SI 140))
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 140))
        (const_int 8 [0x8])))


hook_fault_code

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d,1u} r3={2d,1u} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,4u,1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,3u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,2u} r142={1d,1u,1d} r143={1d,2u} r151={1d,1u} r152={1d,1u} r154={1d,1u,1d} r155={1d,2u} 
;;    total ref usage 187{142d,42u,3e} in 18{17 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/mm/fault.c:543 (set (reg/v:SI 133 [ nr ])
        (reg:SI 0 r0 [ nr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ nr ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/fault.c:543 (set (reg/v/f:SI 134 [ fn ])
        (reg:SI 1 r1 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fn ])
        (nil)))

(insn 4 3 5 2 arch/arm/mm/fault.c:543 (set (reg/v:SI 135 [ sig ])
        (reg:SI 2 r2 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ sig ])
        (nil)))

(insn 5 4 6 2 arch/arm/mm/fault.c:543 (set (reg/v:SI 136 [ code ])
        (reg:SI 3 r3 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ code ])
        (nil)))

(insn 6 5 7 2 arch/arm/mm/fault.c:543 (set (reg/v/f:SI 137 [ name ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 name+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/mm/fault.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ nr ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/mm/fault.c:544 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 12 11 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 12 16 3 arch/arm/mm/fault.c:545 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11536b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11536b70>)
        (nil)))

(insn 16 15 17 3 arch/arm/mm/fault.c:545 (set (reg:SI 1 r1)
        (const_int 545 [0x221])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 545 [0x221])
        (nil)))

(call_insn 17 16 18 3 arch/arm/mm/fault.c:545 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_NORETURN (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 18 17 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 136 137
;; lr  def 	 140 142 143 151 152 154 155
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 136 137
;; live  gen 	 140 142 143 151 152 154 155
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 19 18 20 4 81 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 23 4 arch/arm/mm/fault.c:547 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(note 23 21 24 4 NOTE_INSN_DELETED)

(insn 24 23 26 4 arch/arm/mm/fault.c:547 (set (reg:SI 143)
        (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 140))) 270 {*arith_shiftsi} (nil))

(insn 26 24 32 4 arch/arm/mm/fault.c:547 (set (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 512 [0x200])) [0 <variable>.fn+0 S4 A32])
        (reg/v/f:SI 134 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ fn ])
        (nil)))

(insn 32 26 34 4 arch/arm/mm/fault.c:548 (set (mem/s/j:SI (plus:SI (reg:SI 143)
                (const_int 516 [0x204])) [0 <variable>.sig+0 S4 A32])
        (reg/v:SI 135 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 135 [ sig ])
            (nil))))

(note 34 32 35 4 NOTE_INSN_DELETED)

(note 35 34 37 4 NOTE_INSN_DELETED)

(insn 37 35 38 4 arch/arm/mm/fault.c:549 (set (reg:SI 154)
        (plus:SI (mult:SI (reg/v:SI 133 [ nr ])
                (const_int 16 [0x10]))
            (reg/f:SI 140))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/v:SI 133 [ nr ])
        (expr_list:REG_DEAD (reg/f:SI 140)
            (nil))))

(insn 38 37 40 4 arch/arm/mm/fault.c:549 (set (reg:SI 155)
        (plus:SI (reg:SI 154)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(insn 40 38 48 4 arch/arm/mm/fault.c:549 (set (mem/s/j:SI (plus:SI (reg:SI 155)
                (const_int 512 [0x200])) [0 <variable>.code+0 S4 A32])
        (reg/v:SI 136 [ code ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ code ])
        (nil)))

(insn 48 40 0 4 arch/arm/mm/fault.c:550 (set (mem/s/f/j:SI (plus:SI (reg:SI 155)
                (const_int 516 [0x204])) [0 <variable>.name+0 S4 A32])
        (reg/v/f:SI 137 [ name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ name ])
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 23.
deleting insn with uid = 34.
deleting insn with uid = 35.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 37.
deleting insn with uid = 37.
rescanning insn with uid = 38.
deleting insn with uid = 38.
ending the processing of deferred insns

;; Function exceptions_init (exceptions_init)[0:1301] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 0
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 12: 8
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 8
insn_cost 16: 4
insn_cost 17: 8
insn_cost 18: 0
insn_cost 21: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 28: 8
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 8
insn_cost 32: 4
insn_cost 33: 8
insn_cost 34: 0
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 8
insn_cost 41: 4
insn_cost 42: 8
insn_cost 43: 0
insn_cost 50: 4
insn_cost 56: 0
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 7 [0x7])))
deferring deletion of insn with uid = 6.
modifying insn i3     7 cc:CC=cmp(r0:SI,0x7)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 7.
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 0 r0)
            (const_int 7 [0x7]))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
    (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x1154a280>))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 cc:CC=cmp(r0:SI,0x8)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 0 r0)
            (const_int 8 [0x8]))
        (label_ref 44)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>))
        (set (reg/f:SI 141)
            (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>))
        (set (reg/f:SI 141)
            (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


exceptions_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,3u} r2={9d,3u} r3={9d,3u} r11={1d,6u} r12={6d} r13={1d,14u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={7d,2u} r25={1d,6u} r26={1d,5u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={1d,1u} r134={1d,1u} r138={1d,1u} r141={1d,2u} 
;;    total ref usage 669{614d,55u,0e} in 28{23 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 arch/arm/mm/fault.c:645 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x41] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(note 6 5 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/mm/fault.c:645 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 8 7 9 2 arch/arm/mm/fault.c:645 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 138
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 9 13 3 arch/arm/mm/fault.c:646 (set (reg/f:SI 138)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x1154a280>)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/mm/fault.c:646 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x1154a280>)
            (nil))))

(insn 14 13 15 3 arch/arm/mm/fault.c:646 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/mm/fault.c:646 (set (reg:SI 1 r1)
        (symbol_ref:SI ("do_translation_fault") [flags 0x3] <function_decl 0x1147d280 do_translation_fault>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("do_translation_fault") [flags 0x3] <function_decl 0x1147d280 do_translation_fault>)
        (nil)))

(insn 16 15 17 3 arch/arm/mm/fault.c:646 (set (reg:SI 2 r2)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/mm/fault.c:646 (set (reg:SI 3 r3)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(call_insn 18 17 19 3 arch/arm/mm/fault.c:646 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_fault_code") [flags 0x3] <function_decl 0x512d9400 hook_fault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 19 18 20 4 86 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 21 20 22 4 arch/arm/mm/fault.c:650 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x41] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 24 4 arch/arm/mm/fault.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 8 [0x8]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 24 23 25 4 arch/arm/mm/fault.c:650 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 141
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%]  (fallthru)
(note 25 24 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 25 29 5 arch/arm/mm/fault.c:655 (set (reg/f:SI 141)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/mm/fault.c:655 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>)
        (nil)))

(insn 30 29 31 5 arch/arm/mm/fault.c:655 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/mm/fault.c:655 (set (reg:SI 1 r1)
        (symbol_ref:SI ("do_bad") [flags 0x3] <function_decl 0x1147d480 do_bad>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("do_bad") [flags 0x3] <function_decl 0x1147d480 do_bad>)
        (nil)))

(insn 32 31 33 5 arch/arm/mm/fault.c:655 (set (reg:SI 2 r2)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/mm/fault.c:655 (set (reg:SI 3 r3)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(call_insn 34 33 38 5 arch/arm/mm/fault.c:655 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_fault_code") [flags 0x3] <function_decl 0x512d9400 hook_fault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 38 34 39 5 arch/arm/mm/fault.c:657 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x1154a2c0>)
            (nil))))

(insn 39 38 40 5 arch/arm/mm/fault.c:657 (set (reg:SI 0 r0)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 arch/arm/mm/fault.c:657 (set (reg:SI 1 r1)
        (symbol_ref:SI ("do_bad") [flags 0x3] <function_decl 0x1147d480 do_bad>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("do_bad") [flags 0x3] <function_decl 0x1147d480 do_bad>)
        (nil)))

(insn 41 40 42 5 arch/arm/mm/fault.c:657 (set (reg:SI 2 r2)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 5 arch/arm/mm/fault.c:657 (set (reg:SI 3 r3)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196609 [0x30001])
        (nil)))

(call_insn 43 42 44 5 arch/arm/mm/fault.c:657 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_fault_code") [flags 0x3] <function_decl 0x512d9400 hook_fault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 44 43 45 6 87 "" [1 uses])

(note 45 44 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 45 56 6 arch/arm/mm/fault.c:662 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 56 50 0 6 arch/arm/mm/fault.c:662 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 22.
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Combiner totals: 664 attempts, 347 substitutions (114 requiring new space),
;; 73 successes.
