// Seed: 3922452421
module module_0 #(
    parameter id_4 = 32'd85,
    parameter id_5 = 32'd36,
    parameter id_8 = 32'd4
) (
    output tri1  id_0,
    output uwire id_1
);
  wire ["" : 1] id_3;
  assign module_1.id_22 = 0;
  assign id_0 = -1;
  wire _id_4 = -1;
  logic _id_5 = -1'b0;
  wire id_6 = id_4;
  wire [id_5 : id_4] id_7[1 : 1];
  wire [(  id_5  ) : -1] _id_8, id_9;
  wire id_10[-1 : id_8];
  assign id_1 = id_9 - -1'd0;
endmodule
module module_1 #(
    parameter id_8 = 32'd29
) (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    output supply0 id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7,
    output wire _id_8,
    output wire id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12,
    output supply0 id_13,
    output uwire id_14,
    output uwire id_15,
    output uwire id_16,
    output wire id_17,
    input wire id_18,
    output tri0 id_19,
    input supply1 id_20
    , id_38,
    input supply0 id_21,
    output supply1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    input tri1 id_25[1 'h0 : id_8],
    output tri0 id_26,
    output tri id_27,
    input tri id_28,
    output uwire id_29,
    output uwire id_30,
    input wire id_31,
    output supply1 id_32,
    input supply1 id_33,
    output supply0 id_34,
    output supply0 id_35,
    input wor id_36
);
  logic id_39;
  module_0 modCall_1 (
      id_5,
      id_9
  );
  logic id_40[-1 : -1];
endmodule
