
h750_bno_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000638c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  0800662c  0800662c  0001662c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006750  08006750  00016750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006758  08006758  00016758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800675c  0800675c  0001675c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  24000000  08006760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002a8  24000060  080067c0  00020060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000308  080067c0  00020308  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY
 11 .debug_info   00012b76  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000021a7  00000000  00000000  00032c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000d38  00000000  00000000  00034df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000a4d  00000000  00000000  00035b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00036545  00000000  00000000  00036575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001223b  00000000  00000000  0006caba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00158d77  00000000  00000000  0007ecf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00003c3c  00000000  00000000  001d7a6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  001db6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006614 	.word	0x08006614

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	08006614 	.word	0x08006614

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000394:	f000 b970 	b.w	8000678 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9e08      	ldr	r6, [sp, #32]
 80003b6:	460d      	mov	r5, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	460f      	mov	r7, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4694      	mov	ip, r2
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0xe2>
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	b143      	cbz	r3, 80003de <__udivmoddi4+0x2e>
 80003cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003d0:	f1c3 0220 	rsb	r2, r3, #32
 80003d4:	409f      	lsls	r7, r3
 80003d6:	fa20 f202 	lsr.w	r2, r0, r2
 80003da:	4317      	orrs	r7, r2
 80003dc:	409c      	lsls	r4, r3
 80003de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003e2:	fa1f f58c 	uxth.w	r5, ip
 80003e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003ea:	0c22      	lsrs	r2, r4, #16
 80003ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80003f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003f4:	fb01 f005 	mul.w	r0, r1, r5
 80003f8:	4290      	cmp	r0, r2
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000400:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000404:	f080 811c 	bcs.w	8000640 <__udivmoddi4+0x290>
 8000408:	4290      	cmp	r0, r2
 800040a:	f240 8119 	bls.w	8000640 <__udivmoddi4+0x290>
 800040e:	3902      	subs	r1, #2
 8000410:	4462      	add	r2, ip
 8000412:	1a12      	subs	r2, r2, r0
 8000414:	b2a4      	uxth	r4, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000422:	fb00 f505 	mul.w	r5, r0, r5
 8000426:	42a5      	cmp	r5, r4
 8000428:	d90a      	bls.n	8000440 <__udivmoddi4+0x90>
 800042a:	eb1c 0404 	adds.w	r4, ip, r4
 800042e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000432:	f080 8107 	bcs.w	8000644 <__udivmoddi4+0x294>
 8000436:	42a5      	cmp	r5, r4
 8000438:	f240 8104 	bls.w	8000644 <__udivmoddi4+0x294>
 800043c:	4464      	add	r4, ip
 800043e:	3802      	subs	r0, #2
 8000440:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000444:	1b64      	subs	r4, r4, r5
 8000446:	2100      	movs	r1, #0
 8000448:	b11e      	cbz	r6, 8000452 <__udivmoddi4+0xa2>
 800044a:	40dc      	lsrs	r4, r3
 800044c:	2300      	movs	r3, #0
 800044e:	e9c6 4300 	strd	r4, r3, [r6]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0xbc>
 800045a:	2e00      	cmp	r6, #0
 800045c:	f000 80ed 	beq.w	800063a <__udivmoddi4+0x28a>
 8000460:	2100      	movs	r1, #0
 8000462:	e9c6 0500 	strd	r0, r5, [r6]
 8000466:	4608      	mov	r0, r1
 8000468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046c:	fab3 f183 	clz	r1, r3
 8000470:	2900      	cmp	r1, #0
 8000472:	d149      	bne.n	8000508 <__udivmoddi4+0x158>
 8000474:	42ab      	cmp	r3, r5
 8000476:	d302      	bcc.n	800047e <__udivmoddi4+0xce>
 8000478:	4282      	cmp	r2, r0
 800047a:	f200 80f8 	bhi.w	800066e <__udivmoddi4+0x2be>
 800047e:	1a84      	subs	r4, r0, r2
 8000480:	eb65 0203 	sbc.w	r2, r5, r3
 8000484:	2001      	movs	r0, #1
 8000486:	4617      	mov	r7, r2
 8000488:	2e00      	cmp	r6, #0
 800048a:	d0e2      	beq.n	8000452 <__udivmoddi4+0xa2>
 800048c:	e9c6 4700 	strd	r4, r7, [r6]
 8000490:	e7df      	b.n	8000452 <__udivmoddi4+0xa2>
 8000492:	b902      	cbnz	r2, 8000496 <__udivmoddi4+0xe6>
 8000494:	deff      	udf	#255	; 0xff
 8000496:	fab2 f382 	clz	r3, r2
 800049a:	2b00      	cmp	r3, #0
 800049c:	f040 8090 	bne.w	80005c0 <__udivmoddi4+0x210>
 80004a0:	1a8a      	subs	r2, r1, r2
 80004a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a6:	fa1f fe8c 	uxth.w	lr, ip
 80004aa:	2101      	movs	r1, #1
 80004ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80004b0:	fb07 2015 	mls	r0, r7, r5, r2
 80004b4:	0c22      	lsrs	r2, r4, #16
 80004b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ba:	fb0e f005 	mul.w	r0, lr, r5
 80004be:	4290      	cmp	r0, r2
 80004c0:	d908      	bls.n	80004d4 <__udivmoddi4+0x124>
 80004c2:	eb1c 0202 	adds.w	r2, ip, r2
 80004c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004ca:	d202      	bcs.n	80004d2 <__udivmoddi4+0x122>
 80004cc:	4290      	cmp	r0, r2
 80004ce:	f200 80cb 	bhi.w	8000668 <__udivmoddi4+0x2b8>
 80004d2:	4645      	mov	r5, r8
 80004d4:	1a12      	subs	r2, r2, r0
 80004d6:	b2a4      	uxth	r4, r4
 80004d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004dc:	fb07 2210 	mls	r2, r7, r0, r2
 80004e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004e4:	fb0e fe00 	mul.w	lr, lr, r0
 80004e8:	45a6      	cmp	lr, r4
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x14e>
 80004ec:	eb1c 0404 	adds.w	r4, ip, r4
 80004f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x14c>
 80004f6:	45a6      	cmp	lr, r4
 80004f8:	f200 80bb 	bhi.w	8000672 <__udivmoddi4+0x2c2>
 80004fc:	4610      	mov	r0, r2
 80004fe:	eba4 040e 	sub.w	r4, r4, lr
 8000502:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000506:	e79f      	b.n	8000448 <__udivmoddi4+0x98>
 8000508:	f1c1 0720 	rsb	r7, r1, #32
 800050c:	408b      	lsls	r3, r1
 800050e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000512:	ea4c 0c03 	orr.w	ip, ip, r3
 8000516:	fa05 f401 	lsl.w	r4, r5, r1
 800051a:	fa20 f307 	lsr.w	r3, r0, r7
 800051e:	40fd      	lsrs	r5, r7
 8000520:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000524:	4323      	orrs	r3, r4
 8000526:	fbb5 f8f9 	udiv	r8, r5, r9
 800052a:	fa1f fe8c 	uxth.w	lr, ip
 800052e:	fb09 5518 	mls	r5, r9, r8, r5
 8000532:	0c1c      	lsrs	r4, r3, #16
 8000534:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000538:	fb08 f50e 	mul.w	r5, r8, lr
 800053c:	42a5      	cmp	r5, r4
 800053e:	fa02 f201 	lsl.w	r2, r2, r1
 8000542:	fa00 f001 	lsl.w	r0, r0, r1
 8000546:	d90b      	bls.n	8000560 <__udivmoddi4+0x1b0>
 8000548:	eb1c 0404 	adds.w	r4, ip, r4
 800054c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000550:	f080 8088 	bcs.w	8000664 <__udivmoddi4+0x2b4>
 8000554:	42a5      	cmp	r5, r4
 8000556:	f240 8085 	bls.w	8000664 <__udivmoddi4+0x2b4>
 800055a:	f1a8 0802 	sub.w	r8, r8, #2
 800055e:	4464      	add	r4, ip
 8000560:	1b64      	subs	r4, r4, r5
 8000562:	b29d      	uxth	r5, r3
 8000564:	fbb4 f3f9 	udiv	r3, r4, r9
 8000568:	fb09 4413 	mls	r4, r9, r3, r4
 800056c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000570:	fb03 fe0e 	mul.w	lr, r3, lr
 8000574:	45a6      	cmp	lr, r4
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x1da>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000580:	d26c      	bcs.n	800065c <__udivmoddi4+0x2ac>
 8000582:	45a6      	cmp	lr, r4
 8000584:	d96a      	bls.n	800065c <__udivmoddi4+0x2ac>
 8000586:	3b02      	subs	r3, #2
 8000588:	4464      	add	r4, ip
 800058a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800058e:	fba3 9502 	umull	r9, r5, r3, r2
 8000592:	eba4 040e 	sub.w	r4, r4, lr
 8000596:	42ac      	cmp	r4, r5
 8000598:	46c8      	mov	r8, r9
 800059a:	46ae      	mov	lr, r5
 800059c:	d356      	bcc.n	800064c <__udivmoddi4+0x29c>
 800059e:	d053      	beq.n	8000648 <__udivmoddi4+0x298>
 80005a0:	b156      	cbz	r6, 80005b8 <__udivmoddi4+0x208>
 80005a2:	ebb0 0208 	subs.w	r2, r0, r8
 80005a6:	eb64 040e 	sbc.w	r4, r4, lr
 80005aa:	fa04 f707 	lsl.w	r7, r4, r7
 80005ae:	40ca      	lsrs	r2, r1
 80005b0:	40cc      	lsrs	r4, r1
 80005b2:	4317      	orrs	r7, r2
 80005b4:	e9c6 7400 	strd	r7, r4, [r6]
 80005b8:	4618      	mov	r0, r3
 80005ba:	2100      	movs	r1, #0
 80005bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c0:	f1c3 0120 	rsb	r1, r3, #32
 80005c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005c8:	fa20 f201 	lsr.w	r2, r0, r1
 80005cc:	fa25 f101 	lsr.w	r1, r5, r1
 80005d0:	409d      	lsls	r5, r3
 80005d2:	432a      	orrs	r2, r5
 80005d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005d8:	fa1f fe8c 	uxth.w	lr, ip
 80005dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80005e0:	fb07 1510 	mls	r5, r7, r0, r1
 80005e4:	0c11      	lsrs	r1, r2, #16
 80005e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005ea:	fb00 f50e 	mul.w	r5, r0, lr
 80005ee:	428d      	cmp	r5, r1
 80005f0:	fa04 f403 	lsl.w	r4, r4, r3
 80005f4:	d908      	bls.n	8000608 <__udivmoddi4+0x258>
 80005f6:	eb1c 0101 	adds.w	r1, ip, r1
 80005fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005fe:	d22f      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000600:	428d      	cmp	r5, r1
 8000602:	d92d      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000604:	3802      	subs	r0, #2
 8000606:	4461      	add	r1, ip
 8000608:	1b49      	subs	r1, r1, r5
 800060a:	b292      	uxth	r2, r2
 800060c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000610:	fb07 1115 	mls	r1, r7, r5, r1
 8000614:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000618:	fb05 f10e 	mul.w	r1, r5, lr
 800061c:	4291      	cmp	r1, r2
 800061e:	d908      	bls.n	8000632 <__udivmoddi4+0x282>
 8000620:	eb1c 0202 	adds.w	r2, ip, r2
 8000624:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000628:	d216      	bcs.n	8000658 <__udivmoddi4+0x2a8>
 800062a:	4291      	cmp	r1, r2
 800062c:	d914      	bls.n	8000658 <__udivmoddi4+0x2a8>
 800062e:	3d02      	subs	r5, #2
 8000630:	4462      	add	r2, ip
 8000632:	1a52      	subs	r2, r2, r1
 8000634:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000638:	e738      	b.n	80004ac <__udivmoddi4+0xfc>
 800063a:	4631      	mov	r1, r6
 800063c:	4630      	mov	r0, r6
 800063e:	e708      	b.n	8000452 <__udivmoddi4+0xa2>
 8000640:	4639      	mov	r1, r7
 8000642:	e6e6      	b.n	8000412 <__udivmoddi4+0x62>
 8000644:	4610      	mov	r0, r2
 8000646:	e6fb      	b.n	8000440 <__udivmoddi4+0x90>
 8000648:	4548      	cmp	r0, r9
 800064a:	d2a9      	bcs.n	80005a0 <__udivmoddi4+0x1f0>
 800064c:	ebb9 0802 	subs.w	r8, r9, r2
 8000650:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000654:	3b01      	subs	r3, #1
 8000656:	e7a3      	b.n	80005a0 <__udivmoddi4+0x1f0>
 8000658:	4645      	mov	r5, r8
 800065a:	e7ea      	b.n	8000632 <__udivmoddi4+0x282>
 800065c:	462b      	mov	r3, r5
 800065e:	e794      	b.n	800058a <__udivmoddi4+0x1da>
 8000660:	4640      	mov	r0, r8
 8000662:	e7d1      	b.n	8000608 <__udivmoddi4+0x258>
 8000664:	46d0      	mov	r8, sl
 8000666:	e77b      	b.n	8000560 <__udivmoddi4+0x1b0>
 8000668:	3d02      	subs	r5, #2
 800066a:	4462      	add	r2, ip
 800066c:	e732      	b.n	80004d4 <__udivmoddi4+0x124>
 800066e:	4608      	mov	r0, r1
 8000670:	e70a      	b.n	8000488 <__udivmoddi4+0xd8>
 8000672:	4464      	add	r4, ip
 8000674:	3802      	subs	r0, #2
 8000676:	e742      	b.n	80004fe <__udivmoddi4+0x14e>

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <BNO085_setup>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void BNO085_setup(){
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BNO_P0_GPIO_Port, BNO_P0_Pin, GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000686:	4814      	ldr	r0, [pc, #80]	; (80006d8 <BNO085_setup+0x5c>)
 8000688:	f001 f8be 	bl	8001808 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BNO_P1_GPIO_Port, BNO_P1_Pin, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000692:	4811      	ldr	r0, [pc, #68]	; (80006d8 <BNO085_setup+0x5c>)
 8000694:	f001 f8b8 	bl	8001808 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BNO_BOOTN_GPIO_Port, BNO_BOOTN_Pin, GPIO_PIN_SET);
 8000698:	2201      	movs	r2, #1
 800069a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800069e:	480f      	ldr	r0, [pc, #60]	; (80006dc <BNO085_setup+0x60>)
 80006a0:	f001 f8b2 	bl	8001808 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(BNO_NRST_GPIO_Port,BNO_NRST_Pin,GPIO_PIN_SET);
 80006a4:	2201      	movs	r2, #1
 80006a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006aa:	480c      	ldr	r0, [pc, #48]	; (80006dc <BNO085_setup+0x60>)
 80006ac:	f001 f8ac 	bl	8001808 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f000 fde5 	bl	8001280 <HAL_Delay>
	HAL_GPIO_WritePin(BNO_NRST_GPIO_Port,BNO_NRST_Pin,GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006bc:	4807      	ldr	r0, [pc, #28]	; (80006dc <BNO085_setup+0x60>)
 80006be:	f001 f8a3 	bl	8001808 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80006c2:	2001      	movs	r0, #1
 80006c4:	f000 fddc 	bl	8001280 <HAL_Delay>
	HAL_GPIO_WritePin(BNO_NRST_GPIO_Port,BNO_NRST_Pin,GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006ce:	4803      	ldr	r0, [pc, #12]	; (80006dc <BNO085_setup+0x60>)
 80006d0:	f001 f89a 	bl	8001808 <HAL_GPIO_WritePin>

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	58020c00 	.word	0x58020c00
 80006dc:	58020400 	.word	0x58020400

080006e0 <test_i2c>:

void test_i2c(){
 80006e0:	b590      	push	{r4, r7, lr}
 80006e2:	b091      	sub	sp, #68	; 0x44
 80006e4:	af00      	add	r7, sp, #0

    uint8_t i;
    HAL_StatusTypeDef ret;
    uint8_t address[10];
    uint8_t length=0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    for(i=1; i<128; i++)
 80006ec:	2301      	movs	r3, #1
 80006ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80006f2:	e020      	b.n	8000736 <test_i2c+0x56>
    {
        ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 80006f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	005b      	lsls	r3, r3, #1
 80006fc:	b299      	uxth	r1, r3
 80006fe:	2305      	movs	r3, #5
 8000700:	2203      	movs	r2, #3
 8000702:	4865      	ldr	r0, [pc, #404]	; (8000898 <test_i2c+0x1b8>)
 8000704:	f001 f944 	bl	8001990 <HAL_I2C_IsDeviceReady>
 8000708:	4603      	mov	r3, r0
 800070a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
        if(ret == HAL_OK)
 800070e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000712:	2b00      	cmp	r3, #0
 8000714:	d10a      	bne.n	800072c <test_i2c+0x4c>
        {
            address[length++]=i;
 8000716:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 8000720:	3340      	adds	r3, #64	; 0x40
 8000722:	443b      	add	r3, r7
 8000724:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000728:	f803 2c10 	strb.w	r2, [r3, #-16]
    for(i=1; i<128; i++)
 800072c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000730:	3301      	adds	r3, #1
 8000732:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000736:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800073a:	2b00      	cmp	r3, #0
 800073c:	dada      	bge.n	80006f4 <test_i2c+0x14>
        }
    }
    uint8_t i2c_start_msg1[] = "I2C Scanning:\n";
 800073e:	4b57      	ldr	r3, [pc, #348]	; (800089c <test_i2c+0x1bc>)
 8000740:	f107 0420 	add.w	r4, r7, #32
 8000744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000746:	c407      	stmia	r4!, {r0, r1, r2}
 8000748:	8023      	strh	r3, [r4, #0]
 800074a:	3402      	adds	r4, #2
 800074c:	0c1b      	lsrs	r3, r3, #16
 800074e:	7023      	strb	r3, [r4, #0]

	char buffer[25] = {0};
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	f107 0308 	add.w	r3, r7, #8
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
 8000764:	751a      	strb	r2, [r3, #20]
	HAL_UART_Transmit(&hlpuart1, i2c_start_msg1, sizeof(i2c_start_msg1)-1, 10);
 8000766:	f107 0120 	add.w	r1, r7, #32
 800076a:	230a      	movs	r3, #10
 800076c:	220e      	movs	r2, #14
 800076e:	484c      	ldr	r0, [pc, #304]	; (80008a0 <test_i2c+0x1c0>)
 8000770:	f004 f998 	bl	8004aa4 <HAL_UART_Transmit>

	if(length==2){
 8000774:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000778:	2b02      	cmp	r3, #2
 800077a:	d10f      	bne.n	800079c <test_i2c+0xbc>
		sprintf(buffer, "\tI2C1 Address:0x%02X,0x%02X\n", address[0],address[1]);
 800077c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000780:	461a      	mov	r2, r3
 8000782:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000786:	1d38      	adds	r0, r7, #4
 8000788:	4946      	ldr	r1, [pc, #280]	; (80008a4 <test_i2c+0x1c4>)
 800078a:	f005 fa9f 	bl	8005ccc <siprintf>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, 24, 10);
 800078e:	1d39      	adds	r1, r7, #4
 8000790:	230a      	movs	r3, #10
 8000792:	2218      	movs	r2, #24
 8000794:	4842      	ldr	r0, [pc, #264]	; (80008a0 <test_i2c+0x1c0>)
 8000796:	f004 f985 	bl	8004aa4 <HAL_UART_Transmit>
 800079a:	e01c      	b.n	80007d6 <test_i2c+0xf6>
	}else if(length==1){
 800079c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d10e      	bne.n	80007c2 <test_i2c+0xe2>
		sprintf(buffer, "\tI2C1 Address:0x%02X\n", address[0]);
 80007a4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80007a8:	461a      	mov	r2, r3
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	493e      	ldr	r1, [pc, #248]	; (80008a8 <test_i2c+0x1c8>)
 80007ae:	4618      	mov	r0, r3
 80007b0:	f005 fa8c 	bl	8005ccc <siprintf>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, 19, 10);
 80007b4:	1d39      	adds	r1, r7, #4
 80007b6:	230a      	movs	r3, #10
 80007b8:	2213      	movs	r2, #19
 80007ba:	4839      	ldr	r0, [pc, #228]	; (80008a0 <test_i2c+0x1c0>)
 80007bc:	f004 f972 	bl	8004aa4 <HAL_UART_Transmit>
 80007c0:	e009      	b.n	80007d6 <test_i2c+0xf6>
	}else if(length==0){
 80007c2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d105      	bne.n	80007d6 <test_i2c+0xf6>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\tNo Device Found In I2C1\n", 25, 10);
 80007ca:	230a      	movs	r3, #10
 80007cc:	2219      	movs	r2, #25
 80007ce:	4937      	ldr	r1, [pc, #220]	; (80008ac <test_i2c+0x1cc>)
 80007d0:	4833      	ldr	r0, [pc, #204]	; (80008a0 <test_i2c+0x1c0>)
 80007d2:	f004 f967 	bl	8004aa4 <HAL_UART_Transmit>
	}

    length=0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    for(i=1; i<128; i++)
 80007dc:	2301      	movs	r3, #1
 80007de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80007e2:	e020      	b.n	8000826 <test_i2c+0x146>
	{
		ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 80007e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80007e8:	b29b      	uxth	r3, r3
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	b299      	uxth	r1, r3
 80007ee:	2305      	movs	r3, #5
 80007f0:	2203      	movs	r2, #3
 80007f2:	482f      	ldr	r0, [pc, #188]	; (80008b0 <test_i2c+0x1d0>)
 80007f4:	f001 f8cc 	bl	8001990 <HAL_I2C_IsDeviceReady>
 80007f8:	4603      	mov	r3, r0
 80007fa:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
		if(ret == HAL_OK)
 80007fe:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10a      	bne.n	800081c <test_i2c+0x13c>
		{
			address[length++]=i;
 8000806:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800080a:	1c5a      	adds	r2, r3, #1
 800080c:	f887 203e 	strb.w	r2, [r7, #62]	; 0x3e
 8000810:	3340      	adds	r3, #64	; 0x40
 8000812:	443b      	add	r3, r7
 8000814:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000818:	f803 2c10 	strb.w	r2, [r3, #-16]
    for(i=1; i<128; i++)
 800081c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000820:	3301      	adds	r3, #1
 8000822:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000826:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800082a:	2b00      	cmp	r3, #0
 800082c:	dada      	bge.n	80007e4 <test_i2c+0x104>
		}
	}
    if(length==2){
 800082e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000832:	2b02      	cmp	r3, #2
 8000834:	d10f      	bne.n	8000856 <test_i2c+0x176>
		sprintf(buffer, "\tI2C2 Address:0x%02X,0x%02X\n", address[0],address[1]);
 8000836:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800083a:	461a      	mov	r2, r3
 800083c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000840:	1d38      	adds	r0, r7, #4
 8000842:	491c      	ldr	r1, [pc, #112]	; (80008b4 <test_i2c+0x1d4>)
 8000844:	f005 fa42 	bl	8005ccc <siprintf>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, 24, 10);
 8000848:	1d39      	adds	r1, r7, #4
 800084a:	230a      	movs	r3, #10
 800084c:	2218      	movs	r2, #24
 800084e:	4814      	ldr	r0, [pc, #80]	; (80008a0 <test_i2c+0x1c0>)
 8000850:	f004 f928 	bl	8004aa4 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, 19, 10);
	}else if(length==0){
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\tNo Device Found In I2C2\n", 25, 10);
	}

}
 8000854:	e01c      	b.n	8000890 <test_i2c+0x1b0>
	}else if(length==1){
 8000856:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800085a:	2b01      	cmp	r3, #1
 800085c:	d10e      	bne.n	800087c <test_i2c+0x19c>
		sprintf(buffer, "\tI2C2 Address:0x%02X\n", address[0]);
 800085e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000862:	461a      	mov	r2, r3
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4914      	ldr	r1, [pc, #80]	; (80008b8 <test_i2c+0x1d8>)
 8000868:	4618      	mov	r0, r3
 800086a:	f005 fa2f 	bl	8005ccc <siprintf>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, 19, 10);
 800086e:	1d39      	adds	r1, r7, #4
 8000870:	230a      	movs	r3, #10
 8000872:	2213      	movs	r2, #19
 8000874:	480a      	ldr	r0, [pc, #40]	; (80008a0 <test_i2c+0x1c0>)
 8000876:	f004 f915 	bl	8004aa4 <HAL_UART_Transmit>
}
 800087a:	e009      	b.n	8000890 <test_i2c+0x1b0>
	}else if(length==0){
 800087c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000880:	2b00      	cmp	r3, #0
 8000882:	d105      	bne.n	8000890 <test_i2c+0x1b0>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\tNo Device Found In I2C2\n", 25, 10);
 8000884:	230a      	movs	r3, #10
 8000886:	2219      	movs	r2, #25
 8000888:	490c      	ldr	r1, [pc, #48]	; (80008bc <test_i2c+0x1dc>)
 800088a:	4805      	ldr	r0, [pc, #20]	; (80008a0 <test_i2c+0x1c0>)
 800088c:	f004 f90a 	bl	8004aa4 <HAL_UART_Transmit>
}
 8000890:	bf00      	nop
 8000892:	3744      	adds	r7, #68	; 0x44
 8000894:	46bd      	mov	sp, r7
 8000896:	bd90      	pop	{r4, r7, pc}
 8000898:	2400007c 	.word	0x2400007c
 800089c:	080066d4 	.word	0x080066d4
 80008a0:	24000124 	.word	0x24000124
 80008a4:	0800662c 	.word	0x0800662c
 80008a8:	0800664c 	.word	0x0800664c
 80008ac:	08006664 	.word	0x08006664
 80008b0:	240000d0 	.word	0x240000d0
 80008b4:	08006680 	.word	0x08006680
 80008b8:	080066a0 	.word	0x080066a0
 80008bc:	080066b8 	.word	0x080066b8

080008c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c4:	f000 fc4a 	bl	800115c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c8:	f000 f81a 	bl	8000900 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80008cc:	f000 f892 	bl	80009f4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008d0:	f000 f98e 	bl	8000bf0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008d4:	f000 f8c0 	bl	8000a58 <MX_I2C1_Init>
  MX_I2C2_Init();
 80008d8:	f000 f8fe 	bl	8000ad8 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 80008dc:	f000 f93c 	bl	8000b58 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BNO085_setup();
 80008e0:	f7ff fecc 	bl	800067c <BNO085_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  test_i2c();
 80008e4:	f7ff fefc 	bl	80006e0 <test_i2c>
	  HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 80008e8:	2108      	movs	r1, #8
 80008ea:	4804      	ldr	r0, [pc, #16]	; (80008fc <main+0x3c>)
 80008ec:	f000 ffa5 	bl	800183a <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80008f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008f4:	f000 fcc4 	bl	8001280 <HAL_Delay>
	  test_i2c();
 80008f8:	e7f4      	b.n	80008e4 <main+0x24>
 80008fa:	bf00      	nop
 80008fc:	58020c00 	.word	0x58020c00

08000900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b09c      	sub	sp, #112	; 0x70
 8000904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800090a:	224c      	movs	r2, #76	; 0x4c
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f005 f9fc 	bl	8005d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2220      	movs	r2, #32
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f005 f9f6 	bl	8005d0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000920:	2002      	movs	r0, #2
 8000922:	f001 fa23 	bl	8001d6c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b30      	ldr	r3, [pc, #192]	; (80009ec <SystemClock_Config+0xec>)
 800092c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092e:	4a2f      	ldr	r2, [pc, #188]	; (80009ec <SystemClock_Config+0xec>)
 8000930:	f023 0301 	bic.w	r3, r3, #1
 8000934:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000936:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <SystemClock_Config+0xec>)
 8000938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <SystemClock_Config+0xf0>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	4a2a      	ldr	r2, [pc, #168]	; (80009f0 <SystemClock_Config+0xf0>)
 8000946:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800094a:	6193      	str	r3, [r2, #24]
 800094c:	4b28      	ldr	r3, [pc, #160]	; (80009f0 <SystemClock_Config+0xf0>)
 800094e:	699b      	ldr	r3, [r3, #24]
 8000950:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000954:	603b      	str	r3, [r7, #0]
 8000956:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000958:	bf00      	nop
 800095a:	4b25      	ldr	r3, [pc, #148]	; (80009f0 <SystemClock_Config+0xf0>)
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000966:	d1f8      	bne.n	800095a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000968:	2301      	movs	r3, #1
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800096c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000970:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000972:	2302      	movs	r3, #2
 8000974:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000976:	2302      	movs	r3, #2
 8000978:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800097a:	2305      	movs	r3, #5
 800097c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000982:	2302      	movs	r3, #2
 8000984:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000986:	2302      	movs	r3, #2
 8000988:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800098a:	2302      	movs	r3, #2
 800098c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800098e:	2308      	movs	r3, #8
 8000990:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000992:	2300      	movs	r3, #0
 8000994:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 fa1e 	bl	8001de0 <HAL_RCC_OscConfig>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009aa:	f000 f9b9 	bl	8000d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ae:	233f      	movs	r3, #63	; 0x3f
 80009b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b2:	2303      	movs	r3, #3
 80009b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV4;
 80009ba:	2309      	movs	r3, #9
 80009bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80009c2:	2300      	movs	r3, #0
 80009c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2101      	movs	r1, #1
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fe5e 	bl	8002694 <HAL_RCC_ClockConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80009de:	f000 f99f 	bl	8000d20 <Error_Handler>
  }
}
 80009e2:	bf00      	nop
 80009e4:	3770      	adds	r7, #112	; 0x70
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	58000400 	.word	0x58000400
 80009f0:	58024800 	.word	0x58024800

080009f4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b0b0      	sub	sp, #192	; 0xc0
 80009f8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009fa:	463b      	mov	r3, r7
 80009fc:	22c0      	movs	r2, #192	; 0xc0
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f005 f983 	bl	8005d0c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C1;
 8000a06:	f04f 0208 	mov.w	r2, #8
 8000a0a:	f04f 0300 	mov.w	r3, #0
 8000a0e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8000a12:	2319      	movs	r3, #25
 8000a14:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 160;
 8000a16:	23a0      	movs	r3, #160	; 0xa0
 8000a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8000a1e:	2308      	movs	r3, #8
 8000a20:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 8;
 8000a22:	2308      	movs	r3, #8
 8000a24:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8000a2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a2e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_PLL3;
 8000a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f002 f9b4 	bl	8002dac <HAL_RCCEx_PeriphCLKConfig>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 8000a4a:	f000 f969 	bl	8000d20 <Error_Handler>
  }
}
 8000a4e:	bf00      	nop
 8000a50:	37c0      	adds	r7, #192	; 0xc0
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a5c:	4b1b      	ldr	r3, [pc, #108]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a5e:	4a1c      	ldr	r2, [pc, #112]	; (8000ad0 <MX_I2C1_Init+0x78>)
 8000a60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 8000a62:	4b1a      	ldr	r3, [pc, #104]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a64:	4a1b      	ldr	r2, [pc, #108]	; (8000ad4 <MX_I2C1_Init+0x7c>)
 8000a66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a68:	4b18      	ldr	r3, [pc, #96]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a6e:	4b17      	ldr	r3, [pc, #92]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a74:	4b15      	ldr	r3, [pc, #84]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a7a:	4b14      	ldr	r3, [pc, #80]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a86:	4b11      	ldr	r3, [pc, #68]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a92:	480e      	ldr	r0, [pc, #56]	; (8000acc <MX_I2C1_Init+0x74>)
 8000a94:	f000 feec 	bl	8001870 <HAL_I2C_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a9e:	f000 f93f 	bl	8000d20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4809      	ldr	r0, [pc, #36]	; (8000acc <MX_I2C1_Init+0x74>)
 8000aa6:	f001 f8ca 	bl	8001c3e <HAL_I2CEx_ConfigAnalogFilter>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ab0:	f000 f936 	bl	8000d20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4805      	ldr	r0, [pc, #20]	; (8000acc <MX_I2C1_Init+0x74>)
 8000ab8:	f001 f90c 	bl	8001cd4 <HAL_I2CEx_ConfigDigitalFilter>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ac2:	f000 f92d 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	2400007c 	.word	0x2400007c
 8000ad0:	40005400 	.word	0x40005400
 8000ad4:	00404c74 	.word	0x00404c74

08000ad8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000adc:	4b1b      	ldr	r3, [pc, #108]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000ade:	4a1c      	ldr	r2, [pc, #112]	; (8000b50 <MX_I2C2_Init+0x78>)
 8000ae0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000ae4:	4a1b      	ldr	r2, [pc, #108]	; (8000b54 <MX_I2C2_Init+0x7c>)
 8000ae6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ae8:	4b18      	ldr	r3, [pc, #96]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aee:	4b17      	ldr	r3, [pc, #92]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af4:	4b15      	ldr	r3, [pc, #84]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000afa:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b12:	480e      	ldr	r0, [pc, #56]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b14:	f000 feac 	bl	8001870 <HAL_I2C_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b1e:	f000 f8ff 	bl	8000d20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4809      	ldr	r0, [pc, #36]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b26:	f001 f88a 	bl	8001c3e <HAL_I2CEx_ConfigAnalogFilter>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b30:	f000 f8f6 	bl	8000d20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b34:	2100      	movs	r1, #0
 8000b36:	4805      	ldr	r0, [pc, #20]	; (8000b4c <MX_I2C2_Init+0x74>)
 8000b38:	f001 f8cc 	bl	8001cd4 <HAL_I2CEx_ConfigDigitalFilter>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b42:	f000 f8ed 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	240000d0 	.word	0x240000d0
 8000b50:	40005800 	.word	0x40005800
 8000b54:	00404c74 	.word	0x00404c74

08000b58 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b5c:	4b22      	ldr	r3, [pc, #136]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b5e:	4a23      	ldr	r2, [pc, #140]	; (8000bec <MX_LPUART1_UART_Init+0x94>)
 8000b60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000b62:	4b21      	ldr	r3, [pc, #132]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b68:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b70:	4b1d      	ldr	r3, [pc, #116]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b76:	4b1c      	ldr	r3, [pc, #112]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b7e:	220c      	movs	r2, #12
 8000b80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b82:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b88:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b8e:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b94:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000b9a:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000ba0:	4811      	ldr	r0, [pc, #68]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000ba2:	f003 ff2f 	bl	8004a04 <HAL_UART_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000bac:	f000 f8b8 	bl	8000d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	480d      	ldr	r0, [pc, #52]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000bb4:	f004 ffbf 	bl	8005b36 <HAL_UARTEx_SetTxFifoThreshold>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bbe:	f000 f8af 	bl	8000d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4808      	ldr	r0, [pc, #32]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000bc6:	f004 fff4 	bl	8005bb2 <HAL_UARTEx_SetRxFifoThreshold>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000bd0:	f000 f8a6 	bl	8000d20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000bd4:	4804      	ldr	r0, [pc, #16]	; (8000be8 <MX_LPUART1_UART_Init+0x90>)
 8000bd6:	f004 ff75 	bl	8005ac4 <HAL_UARTEx_DisableFifoMode>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000be0:	f000 f89e 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	24000124 	.word	0x24000124
 8000bec:	58000c00 	.word	0x58000c00

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	; 0x28
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
 8000c04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c06:	4b43      	ldr	r3, [pc, #268]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c0c:	4a41      	ldr	r2, [pc, #260]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c16:	4b3f      	ldr	r3, [pc, #252]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c1c:	f003 0304 	and.w	r3, r3, #4
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c24:	4b3b      	ldr	r3, [pc, #236]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2a:	4a3a      	ldr	r2, [pc, #232]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c34:	4b37      	ldr	r3, [pc, #220]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c42:	4b34      	ldr	r3, [pc, #208]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c48:	4a32      	ldr	r2, [pc, #200]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c4a:	f043 0302 	orr.w	r3, r3, #2
 8000c4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c52:	4b30      	ldr	r3, [pc, #192]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c58:	f003 0302 	and.w	r3, r3, #2
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c60:	4b2c      	ldr	r3, [pc, #176]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c66:	4a2b      	ldr	r2, [pc, #172]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c68:	f043 0308 	orr.w	r3, r3, #8
 8000c6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c70:	4b28      	ldr	r3, [pc, #160]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c76:	f003 0308 	and.w	r3, r3, #8
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	4b25      	ldr	r3, [pc, #148]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c84:	4a23      	ldr	r2, [pc, #140]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c86:	f043 0301 	orr.w	r3, r3, #1
 8000c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c8e:	4b21      	ldr	r3, [pc, #132]	; (8000d14 <MX_GPIO_Init+0x124>)
 8000c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	603b      	str	r3, [r7, #0]
 8000c9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO_NRST_Pin|BNO_BOOTN_Pin, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000ca2:	481d      	ldr	r0, [pc, #116]	; (8000d18 <MX_GPIO_Init+0x128>)
 8000ca4:	f000 fdb0 	bl	8001808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BNO_P1_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 7102 	mov.w	r1, #520	; 0x208
 8000cae:	481b      	ldr	r0, [pc, #108]	; (8000d1c <MX_GPIO_Init+0x12c>)
 8000cb0:	f000 fdaa 	bl	8001808 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BNO_NRST_Pin BNO_BOOTN_Pin */
  GPIO_InitStruct.Pin = BNO_NRST_Pin|BNO_BOOTN_Pin;
 8000cb4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4812      	ldr	r0, [pc, #72]	; (8000d18 <MX_GPIO_Init+0x128>)
 8000cce:	f000 fbeb 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_P0_Pin */
  GPIO_InitStruct.Pin = BNO_P0_Pin;
 8000cd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BNO_P0_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	480d      	ldr	r0, [pc, #52]	; (8000d1c <MX_GPIO_Init+0x12c>)
 8000ce8:	f000 fbde 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO_P1_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = BNO_P1_Pin|LED_BLUE_Pin;
 8000cec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8000cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_GPIO_Init+0x12c>)
 8000d06:	f000 fbcf 	bl	80014a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d0a:	bf00      	nop
 8000d0c:	3728      	adds	r7, #40	; 0x28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	58024400 	.word	0x58024400
 8000d18:	58020400 	.word	0x58020400
 8000d1c:	58020c00 	.word	0x58020c00

08000d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d24:	b672      	cpsid	i
}
 8000d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <Error_Handler+0x8>
	...

08000d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d32:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <HAL_MspInit+0x30>)
 8000d34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d38:	4a08      	ldr	r2, [pc, #32]	; (8000d5c <HAL_MspInit+0x30>)
 8000d3a:	f043 0302 	orr.w	r3, r3, #2
 8000d3e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d42:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <HAL_MspInit+0x30>)
 8000d44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	58024400 	.word	0x58024400

08000d60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08c      	sub	sp, #48	; 0x30
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 031c 	add.w	r3, r7, #28
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a35      	ldr	r2, [pc, #212]	; (8000e54 <HAL_I2C_MspInit+0xf4>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d12f      	bne.n	8000de2 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d82:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000d84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d88:	4a33      	ldr	r2, [pc, #204]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d92:	4b31      	ldr	r3, [pc, #196]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
 8000d9e:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000da0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000da6:	2312      	movs	r3, #18
 8000da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000db2:	2304      	movs	r3, #4
 8000db4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db6:	f107 031c 	add.w	r3, r7, #28
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4827      	ldr	r0, [pc, #156]	; (8000e5c <HAL_I2C_MspInit+0xfc>)
 8000dbe:	f000 fb73 	bl	80014a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dc8:	4a23      	ldr	r2, [pc, #140]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000dca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000dd2:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000dd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ddc:	617b      	str	r3, [r7, #20]
 8000dde:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000de0:	e033      	b.n	8000e4a <HAL_I2C_MspInit+0xea>
  else if(hi2c->Instance==I2C2)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a1e      	ldr	r2, [pc, #120]	; (8000e60 <HAL_I2C_MspInit+0x100>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d12e      	bne.n	8000e4a <HAL_I2C_MspInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dec:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df2:	4a19      	ldr	r2, [pc, #100]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000df4:	f043 0302 	orr.w	r3, r3, #2
 8000df8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dfc:	4b16      	ldr	r3, [pc, #88]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e0a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e10:	2312      	movs	r3, #18
 8000e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e1c:	2304      	movs	r3, #4
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	4619      	mov	r1, r3
 8000e26:	480d      	ldr	r0, [pc, #52]	; (8000e5c <HAL_I2C_MspInit+0xfc>)
 8000e28:	f000 fb3e 	bl	80014a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000e2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e32:	4a09      	ldr	r2, [pc, #36]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000e34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e38:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e3c:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <HAL_I2C_MspInit+0xf8>)
 8000e3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
}
 8000e4a:	bf00      	nop
 8000e4c:	3730      	adds	r7, #48	; 0x30
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40005400 	.word	0x40005400
 8000e58:	58024400 	.word	0x58024400
 8000e5c:	58020400 	.word	0x58020400
 8000e60:	40005800 	.word	0x40005800

08000e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0ba      	sub	sp, #232	; 0xe8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	22c0      	movs	r2, #192	; 0xc0
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f004 ff41 	bl	8005d0c <memset>
  if(huart->Instance==LPUART1)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a27      	ldr	r2, [pc, #156]	; (8000f2c <HAL_UART_MspInit+0xc8>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d146      	bne.n	8000f22 <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e94:	f04f 0204 	mov.w	r2, #4
 8000e98:	f04f 0300 	mov.w	r3, #0
 8000e9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_D3PCLK1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea6:	f107 0310 	add.w	r3, r7, #16
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f001 ff7e 	bl	8002dac <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eb6:	f7ff ff33 	bl	8000d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000eba:	4b1d      	ldr	r3, [pc, #116]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ebc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ec0:	4a1b      	ldr	r2, [pc, #108]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ec2:	f043 0308 	orr.w	r3, r3, #8
 8000ec6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000eca:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed8:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ede:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <HAL_UART_MspInit+0xcc>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA9     ------> LPUART1_TX
    PA10     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ef6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000efa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPUART;
 8000f10:	2303      	movs	r3, #3
 8000f12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f16:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4805      	ldr	r0, [pc, #20]	; (8000f34 <HAL_UART_MspInit+0xd0>)
 8000f1e:	f000 fac3 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000f22:	bf00      	nop
 8000f24:	37e8      	adds	r7, #232	; 0xe8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	58000c00 	.word	0x58000c00
 8000f30:	58024400 	.word	0x58024400
 8000f34:	58020000 	.word	0x58020000

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <NMI_Handler+0x4>

08000f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <HardFault_Handler+0x4>

08000f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <MemManage_Handler+0x4>

08000f4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f4e:	e7fe      	b.n	8000f4e <BusFault_Handler+0x4>

08000f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f54:	e7fe      	b.n	8000f54 <UsageFault_Handler+0x4>

08000f56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f84:	f000 f95c 	bl	8001240 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f94:	4a14      	ldr	r2, [pc, #80]	; (8000fe8 <_sbrk+0x5c>)
 8000f96:	4b15      	ldr	r3, [pc, #84]	; (8000fec <_sbrk+0x60>)
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <_sbrk+0x64>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <_sbrk+0x64>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <_sbrk+0x68>)
 8000fac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <_sbrk+0x64>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d207      	bcs.n	8000fcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fbc:	f004 feae 	bl	8005d1c <__errno>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	220c      	movs	r2, #12
 8000fc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fca:	e009      	b.n	8000fe0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <_sbrk+0x64>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <_sbrk+0x64>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4413      	add	r3, r2
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <_sbrk+0x64>)
 8000fdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fde:	68fb      	ldr	r3, [r7, #12]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3718      	adds	r7, #24
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	24080000 	.word	0x24080000
 8000fec:	00000400 	.word	0x00000400
 8000ff0:	240001b8 	.word	0x240001b8
 8000ff4:	24000308 	.word	0x24000308

08000ff8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ffc:	4b37      	ldr	r3, [pc, #220]	; (80010dc <SystemInit+0xe4>)
 8000ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001002:	4a36      	ldr	r2, [pc, #216]	; (80010dc <SystemInit+0xe4>)
 8001004:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001008:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800100c:	4b34      	ldr	r3, [pc, #208]	; (80010e0 <SystemInit+0xe8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 030f 	and.w	r3, r3, #15
 8001014:	2b06      	cmp	r3, #6
 8001016:	d807      	bhi.n	8001028 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001018:	4b31      	ldr	r3, [pc, #196]	; (80010e0 <SystemInit+0xe8>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f023 030f 	bic.w	r3, r3, #15
 8001020:	4a2f      	ldr	r2, [pc, #188]	; (80010e0 <SystemInit+0xe8>)
 8001022:	f043 0307 	orr.w	r3, r3, #7
 8001026:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001028:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <SystemInit+0xec>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a2d      	ldr	r2, [pc, #180]	; (80010e4 <SystemInit+0xec>)
 800102e:	f043 0301 	orr.w	r3, r3, #1
 8001032:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001034:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <SystemInit+0xec>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800103a:	4b2a      	ldr	r3, [pc, #168]	; (80010e4 <SystemInit+0xec>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	4929      	ldr	r1, [pc, #164]	; (80010e4 <SystemInit+0xec>)
 8001040:	4b29      	ldr	r3, [pc, #164]	; (80010e8 <SystemInit+0xf0>)
 8001042:	4013      	ands	r3, r2
 8001044:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001046:	4b26      	ldr	r3, [pc, #152]	; (80010e0 <SystemInit+0xe8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	2b00      	cmp	r3, #0
 8001050:	d007      	beq.n	8001062 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001052:	4b23      	ldr	r3, [pc, #140]	; (80010e0 <SystemInit+0xe8>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f023 030f 	bic.w	r3, r3, #15
 800105a:	4a21      	ldr	r2, [pc, #132]	; (80010e0 <SystemInit+0xe8>)
 800105c:	f043 0307 	orr.w	r3, r3, #7
 8001060:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001062:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <SystemInit+0xec>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001068:	4b1e      	ldr	r3, [pc, #120]	; (80010e4 <SystemInit+0xec>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <SystemInit+0xec>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001074:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <SystemInit+0xec>)
 8001076:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <SystemInit+0xf4>)
 8001078:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800107a:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <SystemInit+0xec>)
 800107c:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <SystemInit+0xf8>)
 800107e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <SystemInit+0xec>)
 8001082:	4a1c      	ldr	r2, [pc, #112]	; (80010f4 <SystemInit+0xfc>)
 8001084:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001086:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <SystemInit+0xec>)
 8001088:	2200      	movs	r2, #0
 800108a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800108c:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <SystemInit+0xec>)
 800108e:	4a19      	ldr	r2, [pc, #100]	; (80010f4 <SystemInit+0xfc>)
 8001090:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001092:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <SystemInit+0xec>)
 8001094:	2200      	movs	r2, #0
 8001096:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <SystemInit+0xec>)
 800109a:	4a16      	ldr	r2, [pc, #88]	; (80010f4 <SystemInit+0xfc>)
 800109c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800109e:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <SystemInit+0xec>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <SystemInit+0xec>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <SystemInit+0xec>)
 80010aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <SystemInit+0xec>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80010b6:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <SystemInit+0x100>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <SystemInit+0x104>)
 80010bc:	4013      	ands	r3, r2
 80010be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010c2:	d202      	bcs.n	80010ca <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80010c4:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <SystemInit+0x108>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <SystemInit+0x10c>)
 80010cc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80010d0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00
 80010e0:	52002000 	.word	0x52002000
 80010e4:	58024400 	.word	0x58024400
 80010e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80010ec:	02020200 	.word	0x02020200
 80010f0:	01ff0000 	.word	0x01ff0000
 80010f4:	01010280 	.word	0x01010280
 80010f8:	5c001000 	.word	0x5c001000
 80010fc:	ffff0000 	.word	0xffff0000
 8001100:	51008108 	.word	0x51008108
 8001104:	52004000 	.word	0x52004000

08001108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001140 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800110c:	f7ff ff74 	bl	8000ff8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001110:	480c      	ldr	r0, [pc, #48]	; (8001144 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001112:	490d      	ldr	r1, [pc, #52]	; (8001148 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001114:	4a0d      	ldr	r2, [pc, #52]	; (800114c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001118:	e002      	b.n	8001120 <LoopCopyDataInit>

0800111a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800111a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800111c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111e:	3304      	adds	r3, #4

08001120 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001120:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001122:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001124:	d3f9      	bcc.n	800111a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001126:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001128:	4c0a      	ldr	r4, [pc, #40]	; (8001154 <LoopFillZerobss+0x22>)
  movs r3, #0
 800112a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800112c:	e001      	b.n	8001132 <LoopFillZerobss>

0800112e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001130:	3204      	adds	r2, #4

08001132 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001132:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001134:	d3fb      	bcc.n	800112e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001136:	f004 fdf7 	bl	8005d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800113a:	f7ff fbc1 	bl	80008c0 <main>
  bx  lr
 800113e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001140:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001144:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001148:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800114c:	08006760 	.word	0x08006760
  ldr r2, =_sbss
 8001150:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001154:	24000308 	.word	0x24000308

08001158 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001158:	e7fe      	b.n	8001158 <ADC3_IRQHandler>
	...

0800115c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001162:	2003      	movs	r0, #3
 8001164:	f000 f96e 	bl	8001444 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001168:	f001 fc4a 	bl	8002a00 <HAL_RCC_GetSysClockFreq>
 800116c:	4602      	mov	r2, r0
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <HAL_Init+0x68>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	0a1b      	lsrs	r3, r3, #8
 8001174:	f003 030f 	and.w	r3, r3, #15
 8001178:	4913      	ldr	r1, [pc, #76]	; (80011c8 <HAL_Init+0x6c>)
 800117a:	5ccb      	ldrb	r3, [r1, r3]
 800117c:	f003 031f 	and.w	r3, r3, #31
 8001180:	fa22 f303 	lsr.w	r3, r2, r3
 8001184:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001186:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <HAL_Init+0x68>)
 8001188:	699b      	ldr	r3, [r3, #24]
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <HAL_Init+0x6c>)
 8001190:	5cd3      	ldrb	r3, [r2, r3]
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	fa22 f303 	lsr.w	r3, r2, r3
 800119c:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <HAL_Init+0x70>)
 800119e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011a0:	4a0b      	ldr	r2, [pc, #44]	; (80011d0 <HAL_Init+0x74>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011a6:	200f      	movs	r0, #15
 80011a8:	f000 f814 	bl	80011d4 <HAL_InitTick>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e002      	b.n	80011bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011b6:	f7ff fdb9 	bl	8000d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	58024400 	.word	0x58024400
 80011c8:	080066e4 	.word	0x080066e4
 80011cc:	24000004 	.word	0x24000004
 80011d0:	24000000 	.word	0x24000000

080011d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <HAL_InitTick+0x60>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d101      	bne.n	80011e8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e021      	b.n	800122c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011e8:	4b13      	ldr	r3, [pc, #76]	; (8001238 <HAL_InitTick+0x64>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b11      	ldr	r3, [pc, #68]	; (8001234 <HAL_InitTick+0x60>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f945 	bl	800148e <HAL_SYSTICK_Config>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e00e      	b.n	800122c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b0f      	cmp	r3, #15
 8001212:	d80a      	bhi.n	800122a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001214:	2200      	movs	r2, #0
 8001216:	6879      	ldr	r1, [r7, #4]
 8001218:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800121c:	f000 f91d 	bl	800145a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001220:	4a06      	ldr	r2, [pc, #24]	; (800123c <HAL_InitTick+0x68>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	e000      	b.n	800122c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	2400000c 	.word	0x2400000c
 8001238:	24000000 	.word	0x24000000
 800123c:	24000008 	.word	0x24000008

08001240 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <HAL_IncTick+0x20>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <HAL_IncTick+0x24>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4413      	add	r3, r2
 8001250:	4a04      	ldr	r2, [pc, #16]	; (8001264 <HAL_IncTick+0x24>)
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	2400000c 	.word	0x2400000c
 8001264:	240001bc 	.word	0x240001bc

08001268 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return uwTick;
 800126c:	4b03      	ldr	r3, [pc, #12]	; (800127c <HAL_GetTick+0x14>)
 800126e:	681b      	ldr	r3, [r3, #0]
}
 8001270:	4618      	mov	r0, r3
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	240001bc 	.word	0x240001bc

08001280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001288:	f7ff ffee 	bl	8001268 <HAL_GetTick>
 800128c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001298:	d005      	beq.n	80012a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <HAL_Delay+0x44>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	461a      	mov	r2, r3
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012a6:	bf00      	nop
 80012a8:	f7ff ffde 	bl	8001268 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d8f7      	bhi.n	80012a8 <HAL_Delay+0x28>
  {
  }
}
 80012b8:	bf00      	nop
 80012ba:	bf00      	nop
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	2400000c 	.word	0x2400000c

080012c8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <HAL_GetREVID+0x14>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	0c1b      	lsrs	r3, r3, #16
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr
 80012dc:	5c001000 	.word	0x5c001000

080012e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f0:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <__NVIC_SetPriorityGrouping+0x40>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012fc:	4013      	ands	r3, r2
 80012fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <__NVIC_SetPriorityGrouping+0x44>)
 800130a:	4313      	orrs	r3, r2
 800130c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800130e:	4a04      	ldr	r2, [pc, #16]	; (8001320 <__NVIC_SetPriorityGrouping+0x40>)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	60d3      	str	r3, [r2, #12]
}
 8001314:	bf00      	nop
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	e000ed00 	.word	0xe000ed00
 8001324:	05fa0000 	.word	0x05fa0000

08001328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <__NVIC_GetPriorityGrouping+0x18>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	f003 0307 	and.w	r3, r3, #7
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	6039      	str	r1, [r7, #0]
 800134e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001350:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001354:	2b00      	cmp	r3, #0
 8001356:	db0a      	blt.n	800136e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	490c      	ldr	r1, [pc, #48]	; (8001390 <__NVIC_SetPriority+0x4c>)
 800135e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001362:	0112      	lsls	r2, r2, #4
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	440b      	add	r3, r1
 8001368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800136c:	e00a      	b.n	8001384 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4908      	ldr	r1, [pc, #32]	; (8001394 <__NVIC_SetPriority+0x50>)
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	3b04      	subs	r3, #4
 800137c:	0112      	lsls	r2, r2, #4
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	440b      	add	r3, r1
 8001382:	761a      	strb	r2, [r3, #24]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000e100 	.word	0xe000e100
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001398:	b480      	push	{r7}
 800139a:	b089      	sub	sp, #36	; 0x24
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f1c3 0307 	rsb	r3, r3, #7
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	bf28      	it	cs
 80013b6:	2304      	movcs	r3, #4
 80013b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3304      	adds	r3, #4
 80013be:	2b06      	cmp	r3, #6
 80013c0:	d902      	bls.n	80013c8 <NVIC_EncodePriority+0x30>
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3b03      	subs	r3, #3
 80013c6:	e000      	b.n	80013ca <NVIC_EncodePriority+0x32>
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43da      	mvns	r2, r3
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	401a      	ands	r2, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ea:	43d9      	mvns	r1, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f0:	4313      	orrs	r3, r2
         );
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3724      	adds	r7, #36	; 0x24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3b01      	subs	r3, #1
 800140c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001410:	d301      	bcc.n	8001416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001412:	2301      	movs	r3, #1
 8001414:	e00f      	b.n	8001436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001416:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <SysTick_Config+0x40>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800141e:	210f      	movs	r1, #15
 8001420:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001424:	f7ff ff8e 	bl	8001344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <SysTick_Config+0x40>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <SysTick_Config+0x40>)
 8001430:	2207      	movs	r2, #7
 8001432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	e000e010 	.word	0xe000e010

08001444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ff47 	bl	80012e0 <__NVIC_SetPriorityGrouping>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b086      	sub	sp, #24
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001468:	f7ff ff5e 	bl	8001328 <__NVIC_GetPriorityGrouping>
 800146c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	6978      	ldr	r0, [r7, #20]
 8001474:	f7ff ff90 	bl	8001398 <NVIC_EncodePriority>
 8001478:	4602      	mov	r2, r0
 800147a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800147e:	4611      	mov	r1, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff5f 	bl	8001344 <__NVIC_SetPriority>
}
 8001486:	bf00      	nop
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b082      	sub	sp, #8
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff ffb2 	bl	8001400 <SysTick_Config>
 800149c:	4603      	mov	r3, r0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
	...

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	; 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80014b6:	4b89      	ldr	r3, [pc, #548]	; (80016dc <HAL_GPIO_Init+0x234>)
 80014b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80014ba:	e194      	b.n	80017e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2101      	movs	r1, #1
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	fa01 f303 	lsl.w	r3, r1, r3
 80014c8:	4013      	ands	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 8186 	beq.w	80017e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f003 0303 	and.w	r3, r3, #3
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d005      	beq.n	80014ec <HAL_GPIO_Init+0x44>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d130      	bne.n	800154e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	2203      	movs	r2, #3
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4013      	ands	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001522:	2201      	movs	r2, #1
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43db      	mvns	r3, r3
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	4013      	ands	r3, r2
 8001530:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	091b      	lsrs	r3, r3, #4
 8001538:	f003 0201 	and.w	r2, r3, #1
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4313      	orrs	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b03      	cmp	r3, #3
 8001558:	d017      	beq.n	800158a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	2203      	movs	r2, #3
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d123      	bne.n	80015de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	08da      	lsrs	r2, r3, #3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3208      	adds	r2, #8
 800159e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	220f      	movs	r2, #15
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	4013      	ands	r3, r2
 80015b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	691a      	ldr	r2, [r3, #16]
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	f003 0307 	and.w	r3, r3, #7
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	08da      	lsrs	r2, r3, #3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3208      	adds	r2, #8
 80015d8:	69b9      	ldr	r1, [r7, #24]
 80015da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	2203      	movs	r2, #3
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43db      	mvns	r3, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4013      	ands	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f003 0203 	and.w	r2, r3, #3
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 80e0 	beq.w	80017e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001620:	4b2f      	ldr	r3, [pc, #188]	; (80016e0 <HAL_GPIO_Init+0x238>)
 8001622:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001626:	4a2e      	ldr	r2, [pc, #184]	; (80016e0 <HAL_GPIO_Init+0x238>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001630:	4b2b      	ldr	r3, [pc, #172]	; (80016e0 <HAL_GPIO_Init+0x238>)
 8001632:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800163e:	4a29      	ldr	r2, [pc, #164]	; (80016e4 <HAL_GPIO_Init+0x23c>)
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	089b      	lsrs	r3, r3, #2
 8001644:	3302      	adds	r3, #2
 8001646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800164a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f003 0303 	and.w	r3, r3, #3
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	220f      	movs	r2, #15
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43db      	mvns	r3, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4013      	ands	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a20      	ldr	r2, [pc, #128]	; (80016e8 <HAL_GPIO_Init+0x240>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d052      	beq.n	8001710 <HAL_GPIO_Init+0x268>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a1f      	ldr	r2, [pc, #124]	; (80016ec <HAL_GPIO_Init+0x244>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d031      	beq.n	80016d6 <HAL_GPIO_Init+0x22e>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a1e      	ldr	r2, [pc, #120]	; (80016f0 <HAL_GPIO_Init+0x248>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d02b      	beq.n	80016d2 <HAL_GPIO_Init+0x22a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a1d      	ldr	r2, [pc, #116]	; (80016f4 <HAL_GPIO_Init+0x24c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d025      	beq.n	80016ce <HAL_GPIO_Init+0x226>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a1c      	ldr	r2, [pc, #112]	; (80016f8 <HAL_GPIO_Init+0x250>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d01f      	beq.n	80016ca <HAL_GPIO_Init+0x222>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4a1b      	ldr	r2, [pc, #108]	; (80016fc <HAL_GPIO_Init+0x254>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d019      	beq.n	80016c6 <HAL_GPIO_Init+0x21e>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a1a      	ldr	r2, [pc, #104]	; (8001700 <HAL_GPIO_Init+0x258>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_GPIO_Init+0x21a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a19      	ldr	r2, [pc, #100]	; (8001704 <HAL_GPIO_Init+0x25c>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d00d      	beq.n	80016be <HAL_GPIO_Init+0x216>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a18      	ldr	r2, [pc, #96]	; (8001708 <HAL_GPIO_Init+0x260>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d007      	beq.n	80016ba <HAL_GPIO_Init+0x212>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a17      	ldr	r2, [pc, #92]	; (800170c <HAL_GPIO_Init+0x264>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d101      	bne.n	80016b6 <HAL_GPIO_Init+0x20e>
 80016b2:	2309      	movs	r3, #9
 80016b4:	e02d      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016b6:	230a      	movs	r3, #10
 80016b8:	e02b      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016ba:	2308      	movs	r3, #8
 80016bc:	e029      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016be:	2307      	movs	r3, #7
 80016c0:	e027      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016c2:	2306      	movs	r3, #6
 80016c4:	e025      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016c6:	2305      	movs	r3, #5
 80016c8:	e023      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016ca:	2304      	movs	r3, #4
 80016cc:	e021      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016ce:	2303      	movs	r3, #3
 80016d0:	e01f      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016d2:	2302      	movs	r3, #2
 80016d4:	e01d      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e01b      	b.n	8001712 <HAL_GPIO_Init+0x26a>
 80016da:	bf00      	nop
 80016dc:	58000080 	.word	0x58000080
 80016e0:	58024400 	.word	0x58024400
 80016e4:	58000400 	.word	0x58000400
 80016e8:	58020000 	.word	0x58020000
 80016ec:	58020400 	.word	0x58020400
 80016f0:	58020800 	.word	0x58020800
 80016f4:	58020c00 	.word	0x58020c00
 80016f8:	58021000 	.word	0x58021000
 80016fc:	58021400 	.word	0x58021400
 8001700:	58021800 	.word	0x58021800
 8001704:	58021c00 	.word	0x58021c00
 8001708:	58022000 	.word	0x58022000
 800170c:	58022400 	.word	0x58022400
 8001710:	2300      	movs	r3, #0
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	f002 0203 	and.w	r2, r2, #3
 8001718:	0092      	lsls	r2, r2, #2
 800171a:	4093      	lsls	r3, r2
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001722:	4938      	ldr	r1, [pc, #224]	; (8001804 <HAL_GPIO_Init+0x35c>)
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	089b      	lsrs	r3, r3, #2
 8001728:	3302      	adds	r3, #2
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001730:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001756:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800175e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001784:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	43db      	mvns	r3, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4013      	ands	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	3301      	adds	r3, #1
 80017e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	fa22 f303 	lsr.w	r3, r2, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	f47f ae63 	bne.w	80014bc <HAL_GPIO_Init+0x14>
  }
}
 80017f6:	bf00      	nop
 80017f8:	bf00      	nop
 80017fa:	3724      	adds	r7, #36	; 0x24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	58000400 	.word	0x58000400

08001808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	807b      	strh	r3, [r7, #2]
 8001814:	4613      	mov	r3, r2
 8001816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001818:	787b      	ldrb	r3, [r7, #1]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001824:	e003      	b.n	800182e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	041a      	lsls	r2, r3, #16
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	619a      	str	r2, [r3, #24]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800183a:	b480      	push	{r7}
 800183c:	b085      	sub	sp, #20
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
 8001842:	460b      	mov	r3, r1
 8001844:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800184c:	887a      	ldrh	r2, [r7, #2]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	4013      	ands	r3, r2
 8001852:	041a      	lsls	r2, r3, #16
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	43d9      	mvns	r1, r3
 8001858:	887b      	ldrh	r3, [r7, #2]
 800185a:	400b      	ands	r3, r1
 800185c:	431a      	orrs	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	619a      	str	r2, [r3, #24]
}
 8001862:	bf00      	nop
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
	...

08001870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e07f      	b.n	8001982 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b00      	cmp	r3, #0
 800188c:	d106      	bne.n	800189c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff fa62 	bl	8000d60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 0201 	bic.w	r2, r2, #1
 80018b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80018d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d107      	bne.n	80018ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	e006      	b.n	80018f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80018f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d104      	bne.n	800190a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001908:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b1d      	ldr	r3, [pc, #116]	; (800198c <HAL_I2C_Init+0x11c>)
 8001916:	430b      	orrs	r3, r1
 8001918:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001928:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691a      	ldr	r2, [r3, #16]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	430a      	orrs	r2, r1
 8001942:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69d9      	ldr	r1, [r3, #28]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a1a      	ldr	r2, [r3, #32]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	430a      	orrs	r2, r1
 8001952:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2220      	movs	r2, #32
 800196e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	02008000 	.word	0x02008000

08001990 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	; 0x28
 8001994:	af02      	add	r7, sp, #8
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	607a      	str	r2, [r7, #4]
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	460b      	mov	r3, r1
 800199e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b20      	cmp	r3, #32
 80019ae:	f040 80ef 	bne.w	8001b90 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019c0:	d101      	bne.n	80019c6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80019c2:	2302      	movs	r3, #2
 80019c4:	e0e5      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d101      	bne.n	80019d4 <HAL_I2C_IsDeviceReady+0x44>
 80019d0:	2302      	movs	r3, #2
 80019d2:	e0de      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2224      	movs	r2, #36	; 0x24
 80019e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2200      	movs	r2, #0
 80019e8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d105      	bne.n	80019fe <HAL_I2C_IsDeviceReady+0x6e>
 80019f2:	897b      	ldrh	r3, [r7, #10]
 80019f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80019f8:	4b68      	ldr	r3, [pc, #416]	; (8001b9c <HAL_I2C_IsDeviceReady+0x20c>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	e004      	b.n	8001a08 <HAL_I2C_IsDeviceReady+0x78>
 80019fe:	897b      	ldrh	r3, [r7, #10]
 8001a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a04:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	6812      	ldr	r2, [r2, #0]
 8001a0c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001a0e:	f7ff fc2b 	bl	8001268 <HAL_GetTick>
 8001a12:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	f003 0320 	and.w	r3, r3, #32
 8001a1e:	2b20      	cmp	r3, #32
 8001a20:	bf0c      	ite	eq
 8001a22:	2301      	moveq	r3, #1
 8001a24:	2300      	movne	r3, #0
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0310 	and.w	r3, r3, #16
 8001a34:	2b10      	cmp	r3, #16
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001a40:	e034      	b.n	8001aac <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a48:	d01a      	beq.n	8001a80 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001a4a:	f7ff fc0d 	bl	8001268 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d302      	bcc.n	8001a60 <HAL_I2C_IsDeviceReady+0xd0>
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10f      	bne.n	8001a80 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2220      	movs	r2, #32
 8001a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6c:	f043 0220 	orr.w	r2, r3, #32
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e088      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	f003 0320 	and.w	r3, r3, #32
 8001a8a:	2b20      	cmp	r3, #32
 8001a8c:	bf0c      	ite	eq
 8001a8e:	2301      	moveq	r3, #1
 8001a90:	2300      	movne	r3, #0
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	2b10      	cmp	r3, #16
 8001aa2:	bf0c      	ite	eq
 8001aa4:	2301      	moveq	r3, #1
 8001aa6:	2300      	movne	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001aac:	7ffb      	ldrb	r3, [r7, #31]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d102      	bne.n	8001ab8 <HAL_I2C_IsDeviceReady+0x128>
 8001ab2:	7fbb      	ldrb	r3, [r7, #30]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0c4      	beq.n	8001a42 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	2b10      	cmp	r3, #16
 8001ac4:	d01a      	beq.n	8001afc <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	2200      	movs	r2, #0
 8001ace:	2120      	movs	r1, #32
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f000 f865 	bl	8001ba0 <I2C_WaitOnFlagUntilTimeout>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e058      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2220      	movs	r2, #32
 8001ae6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2220      	movs	r2, #32
 8001aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001af8:	2300      	movs	r3, #0
 8001afa:	e04a      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	2200      	movs	r2, #0
 8001b04:	2120      	movs	r1, #32
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 f84a 	bl	8001ba0 <I2C_WaitOnFlagUntilTimeout>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e03d      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2220      	movs	r2, #32
 8001b24:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d118      	bne.n	8001b60 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b3c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	2200      	movs	r2, #0
 8001b46:	2120      	movs	r1, #32
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f000 f829 	bl	8001ba0 <I2C_WaitOnFlagUntilTimeout>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e01c      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	3301      	adds	r3, #1
 8001b64:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	f63f af3d 	bhi.w	80019ea <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2220      	movs	r2, #32
 8001b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7c:	f043 0220 	orr.w	r2, r3, #32
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8001b90:	2302      	movs	r3, #2
  }
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3720      	adds	r7, #32
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	02002000 	.word	0x02002000

08001ba0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	603b      	str	r3, [r7, #0]
 8001bac:	4613      	mov	r3, r2
 8001bae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bb0:	e031      	b.n	8001c16 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bb8:	d02d      	beq.n	8001c16 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bba:	f7ff fb55 	bl	8001268 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d302      	bcc.n	8001bd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d122      	bne.n	8001c16 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	699a      	ldr	r2, [r3, #24]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	bf0c      	ite	eq
 8001be0:	2301      	moveq	r3, #1
 8001be2:	2300      	movne	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	461a      	mov	r2, r3
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d113      	bne.n	8001c16 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	f043 0220 	orr.w	r2, r3, #32
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	699a      	ldr	r2, [r3, #24]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	bf0c      	ite	eq
 8001c26:	2301      	moveq	r3, #1
 8001c28:	2300      	movne	r3, #0
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d0be      	beq.n	8001bb2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
 8001c46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	d138      	bne.n	8001cc6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d101      	bne.n	8001c62 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e032      	b.n	8001cc8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2224      	movs	r2, #36	; 0x24
 8001c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 0201 	bic.w	r2, r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c90:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	6819      	ldr	r1, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f042 0201 	orr.w	r2, r2, #1
 8001cb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001cc6:	2302      	movs	r3, #2
  }
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b20      	cmp	r3, #32
 8001ce8:	d139      	bne.n	8001d5e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e033      	b.n	8001d60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2224      	movs	r2, #36	; 0x24
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0201 	bic.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d26:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	021b      	lsls	r3, r3, #8
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f042 0201 	orr.w	r2, r2, #1
 8001d48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e000      	b.n	8001d60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001d5e:	2302      	movs	r3, #2
  }
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001d74:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <HAL_PWREx_ConfigSupply+0x70>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d00a      	beq.n	8001d96 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001d80:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <HAL_PWREx_ConfigSupply+0x70>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d001      	beq.n	8001d92 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e01f      	b.n	8001dd2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e01d      	b.n	8001dd2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <HAL_PWREx_ConfigSupply+0x70>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	f023 0207 	bic.w	r2, r3, #7
 8001d9e:	490f      	ldr	r1, [pc, #60]	; (8001ddc <HAL_PWREx_ConfigSupply+0x70>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001da6:	f7ff fa5f 	bl	8001268 <HAL_GetTick>
 8001daa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001dac:	e009      	b.n	8001dc2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001dae:	f7ff fa5b 	bl	8001268 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dbc:	d901      	bls.n	8001dc2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e007      	b.n	8001dd2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_PWREx_ConfigSupply+0x70>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dce:	d1ee      	bne.n	8001dae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	58024800 	.word	0x58024800

08001de0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08c      	sub	sp, #48	; 0x30
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d102      	bne.n	8001df4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	f000 bc48 	b.w	8002684 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 8088 	beq.w	8001f12 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e02:	4b99      	ldr	r3, [pc, #612]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e0c:	4b96      	ldr	r3, [pc, #600]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e14:	2b10      	cmp	r3, #16
 8001e16:	d007      	beq.n	8001e28 <HAL_RCC_OscConfig+0x48>
 8001e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e1a:	2b18      	cmp	r3, #24
 8001e1c:	d111      	bne.n	8001e42 <HAL_RCC_OscConfig+0x62>
 8001e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d10c      	bne.n	8001e42 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e28:	4b8f      	ldr	r3, [pc, #572]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d06d      	beq.n	8001f10 <HAL_RCC_OscConfig+0x130>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d169      	bne.n	8001f10 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	f000 bc21 	b.w	8002684 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x7a>
 8001e4c:	4b86      	ldr	r3, [pc, #536]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a85      	ldr	r2, [pc, #532]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	e02e      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd8>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x9c>
 8001e62:	4b81      	ldr	r3, [pc, #516]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a80      	ldr	r2, [pc, #512]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	4b7e      	ldr	r3, [pc, #504]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a7d      	ldr	r2, [pc, #500]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e01d      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd8>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e84:	d10c      	bne.n	8001ea0 <HAL_RCC_OscConfig+0xc0>
 8001e86:	4b78      	ldr	r3, [pc, #480]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a77      	ldr	r2, [pc, #476]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e90:	6013      	str	r3, [r2, #0]
 8001e92:	4b75      	ldr	r3, [pc, #468]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a74      	ldr	r2, [pc, #464]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	e00b      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd8>
 8001ea0:	4b71      	ldr	r3, [pc, #452]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a70      	ldr	r2, [pc, #448]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	4b6e      	ldr	r3, [pc, #440]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a6d      	ldr	r2, [pc, #436]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d013      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f9d2 	bl	8001268 <HAL_GetTick>
 8001ec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec8:	f7ff f9ce 	bl	8001268 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b64      	cmp	r3, #100	; 0x64
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e3d4      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001eda:	4b63      	ldr	r3, [pc, #396]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f0      	beq.n	8001ec8 <HAL_RCC_OscConfig+0xe8>
 8001ee6:	e014      	b.n	8001f12 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee8:	f7ff f9be 	bl	8001268 <HAL_GetTick>
 8001eec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef0:	f7ff f9ba 	bl	8001268 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b64      	cmp	r3, #100	; 0x64
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e3c0      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f02:	4b59      	ldr	r3, [pc, #356]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f0      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x110>
 8001f0e:	e000      	b.n	8001f12 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80ca 	beq.w	80020b4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f20:	4b51      	ldr	r3, [pc, #324]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f28:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f2a:	4b4f      	ldr	r3, [pc, #316]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d007      	beq.n	8001f46 <HAL_RCC_OscConfig+0x166>
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	2b18      	cmp	r3, #24
 8001f3a:	d156      	bne.n	8001fea <HAL_RCC_OscConfig+0x20a>
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d151      	bne.n	8001fea <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f46:	4b48      	ldr	r3, [pc, #288]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_RCC_OscConfig+0x17e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e392      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f5e:	4b42      	ldr	r3, [pc, #264]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 0219 	bic.w	r2, r3, #25
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	493f      	ldr	r1, [pc, #252]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7ff f97a 	bl	8001268 <HAL_GetTick>
 8001f74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f78:	f7ff f976 	bl	8001268 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e37c      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f8a:	4b37      	ldr	r3, [pc, #220]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f0      	beq.n	8001f78 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f96:	f7ff f997 	bl	80012c8 <HAL_GetREVID>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	f241 0203 	movw	r2, #4099	; 0x1003
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d817      	bhi.n	8001fd4 <HAL_RCC_OscConfig+0x1f4>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b40      	cmp	r3, #64	; 0x40
 8001faa:	d108      	bne.n	8001fbe <HAL_RCC_OscConfig+0x1de>
 8001fac:	4b2e      	ldr	r3, [pc, #184]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001fb4:	4a2c      	ldr	r2, [pc, #176]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fba:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fbc:	e07a      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbe:	4b2a      	ldr	r3, [pc, #168]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	031b      	lsls	r3, r3, #12
 8001fcc:	4926      	ldr	r1, [pc, #152]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fd2:	e06f      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd4:	4b24      	ldr	r3, [pc, #144]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	061b      	lsls	r3, r3, #24
 8001fe2:	4921      	ldr	r1, [pc, #132]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fe8:	e064      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d047      	beq.n	8002082 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ff2:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f023 0219 	bic.w	r2, r3, #25
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	491a      	ldr	r1, [pc, #104]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8002000:	4313      	orrs	r3, r2
 8002002:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002004:	f7ff f930 	bl	8001268 <HAL_GetTick>
 8002008:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200c:	f7ff f92c 	bl	8001268 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e332      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800201e:	4b12      	ldr	r3, [pc, #72]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202a:	f7ff f94d 	bl	80012c8 <HAL_GetREVID>
 800202e:	4603      	mov	r3, r0
 8002030:	f241 0203 	movw	r2, #4099	; 0x1003
 8002034:	4293      	cmp	r3, r2
 8002036:	d819      	bhi.n	800206c <HAL_RCC_OscConfig+0x28c>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	2b40      	cmp	r3, #64	; 0x40
 800203e:	d108      	bne.n	8002052 <HAL_RCC_OscConfig+0x272>
 8002040:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002048:	4a07      	ldr	r2, [pc, #28]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 800204a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204e:	6053      	str	r3, [r2, #4]
 8002050:	e030      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
 8002052:	4b05      	ldr	r3, [pc, #20]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	031b      	lsls	r3, r3, #12
 8002060:	4901      	ldr	r1, [pc, #4]	; (8002068 <HAL_RCC_OscConfig+0x288>)
 8002062:	4313      	orrs	r3, r2
 8002064:	604b      	str	r3, [r1, #4]
 8002066:	e025      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
 8002068:	58024400 	.word	0x58024400
 800206c:	4b9a      	ldr	r3, [pc, #616]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	061b      	lsls	r3, r3, #24
 800207a:	4997      	ldr	r1, [pc, #604]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
 8002080:	e018      	b.n	80020b4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002082:	4b95      	ldr	r3, [pc, #596]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a94      	ldr	r2, [pc, #592]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002088:	f023 0301 	bic.w	r3, r3, #1
 800208c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208e:	f7ff f8eb 	bl	8001268 <HAL_GetTick>
 8002092:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002094:	e008      	b.n	80020a8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002096:	f7ff f8e7 	bl	8001268 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e2ed      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020a8:	4b8b      	ldr	r3, [pc, #556]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1f0      	bne.n	8002096 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80a9 	beq.w	8002214 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c2:	4b85      	ldr	r3, [pc, #532]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020cc:	4b82      	ldr	r3, [pc, #520]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	2b08      	cmp	r3, #8
 80020d6:	d007      	beq.n	80020e8 <HAL_RCC_OscConfig+0x308>
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	2b18      	cmp	r3, #24
 80020dc:	d13a      	bne.n	8002154 <HAL_RCC_OscConfig+0x374>
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f003 0303 	and.w	r3, r3, #3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d135      	bne.n	8002154 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80020e8:	4b7b      	ldr	r3, [pc, #492]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_RCC_OscConfig+0x320>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	2b80      	cmp	r3, #128	; 0x80
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e2c1      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002100:	f7ff f8e2 	bl	80012c8 <HAL_GetREVID>
 8002104:	4603      	mov	r3, r0
 8002106:	f241 0203 	movw	r2, #4099	; 0x1003
 800210a:	4293      	cmp	r3, r2
 800210c:	d817      	bhi.n	800213e <HAL_RCC_OscConfig+0x35e>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	2b20      	cmp	r3, #32
 8002114:	d108      	bne.n	8002128 <HAL_RCC_OscConfig+0x348>
 8002116:	4b70      	ldr	r3, [pc, #448]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800211e:	4a6e      	ldr	r2, [pc, #440]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002120:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002124:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002126:	e075      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002128:	4b6b      	ldr	r3, [pc, #428]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	069b      	lsls	r3, r3, #26
 8002136:	4968      	ldr	r1, [pc, #416]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800213c:	e06a      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800213e:	4b66      	ldr	r3, [pc, #408]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	061b      	lsls	r3, r3, #24
 800214c:	4962      	ldr	r1, [pc, #392]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800214e:	4313      	orrs	r3, r2
 8002150:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002152:	e05f      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d042      	beq.n	80021e2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800215c:	4b5e      	ldr	r3, [pc, #376]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a5d      	ldr	r2, [pc, #372]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002168:	f7ff f87e 	bl	8001268 <HAL_GetTick>
 800216c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002170:	f7ff f87a 	bl	8001268 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e280      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002182:	4b55      	ldr	r3, [pc, #340]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800218e:	f7ff f89b 	bl	80012c8 <HAL_GetREVID>
 8002192:	4603      	mov	r3, r0
 8002194:	f241 0203 	movw	r2, #4099	; 0x1003
 8002198:	4293      	cmp	r3, r2
 800219a:	d817      	bhi.n	80021cc <HAL_RCC_OscConfig+0x3ec>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d108      	bne.n	80021b6 <HAL_RCC_OscConfig+0x3d6>
 80021a4:	4b4c      	ldr	r3, [pc, #304]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80021ac:	4a4a      	ldr	r2, [pc, #296]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80021b2:	6053      	str	r3, [r2, #4]
 80021b4:	e02e      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
 80021b6:	4b48      	ldr	r3, [pc, #288]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	069b      	lsls	r3, r3, #26
 80021c4:	4944      	ldr	r1, [pc, #272]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
 80021ca:	e023      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
 80021cc:	4b42      	ldr	r3, [pc, #264]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	061b      	lsls	r3, r3, #24
 80021da:	493f      	ldr	r1, [pc, #252]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	60cb      	str	r3, [r1, #12]
 80021e0:	e018      	b.n	8002214 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80021e2:	4b3d      	ldr	r3, [pc, #244]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a3c      	ldr	r2, [pc, #240]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80021e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ee:	f7ff f83b 	bl	8001268 <HAL_GetTick>
 80021f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80021f6:	f7ff f837 	bl	8001268 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e23d      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002208:	4b33      	ldr	r3, [pc, #204]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1f0      	bne.n	80021f6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d036      	beq.n	800228e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d019      	beq.n	800225c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002228:	4b2b      	ldr	r3, [pc, #172]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800222a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800222c:	4a2a      	ldr	r2, [pc, #168]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002234:	f7ff f818 	bl	8001268 <HAL_GetTick>
 8002238:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223c:	f7ff f814 	bl	8001268 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e21a      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800224e:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x45c>
 800225a:	e018      	b.n	800228e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800225c:	4b1e      	ldr	r3, [pc, #120]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 800225e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002260:	4a1d      	ldr	r2, [pc, #116]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002262:	f023 0301 	bic.w	r3, r3, #1
 8002266:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002268:	f7fe fffe 	bl	8001268 <HAL_GetTick>
 800226c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002270:	f7fe fffa 	bl	8001268 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e200      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 8002284:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0320 	and.w	r3, r3, #32
 8002296:	2b00      	cmp	r3, #0
 8002298:	d039      	beq.n	800230e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d01c      	beq.n	80022dc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a0c      	ldr	r2, [pc, #48]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80022a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022ae:	f7fe ffdb 	bl	8001268 <HAL_GetTick>
 80022b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022b6:	f7fe ffd7 	bl	8001268 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e1dd      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <HAL_RCC_OscConfig+0x4f8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x4d6>
 80022d4:	e01b      	b.n	800230e <HAL_RCC_OscConfig+0x52e>
 80022d6:	bf00      	nop
 80022d8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022dc:	4b9b      	ldr	r3, [pc, #620]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a9a      	ldr	r2, [pc, #616]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80022e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022e6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022e8:	f7fe ffbe 	bl	8001268 <HAL_GetTick>
 80022ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022f0:	f7fe ffba 	bl	8001268 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e1c0      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002302:	4b92      	ldr	r3, [pc, #584]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 8081 	beq.w	800241e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800231c:	4b8c      	ldr	r3, [pc, #560]	; (8002550 <HAL_RCC_OscConfig+0x770>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a8b      	ldr	r2, [pc, #556]	; (8002550 <HAL_RCC_OscConfig+0x770>)
 8002322:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002326:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002328:	f7fe ff9e 	bl	8001268 <HAL_GetTick>
 800232c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002330:	f7fe ff9a 	bl	8001268 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b64      	cmp	r3, #100	; 0x64
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e1a0      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002342:	4b83      	ldr	r3, [pc, #524]	; (8002550 <HAL_RCC_OscConfig+0x770>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234a:	2b00      	cmp	r3, #0
 800234c:	d0f0      	beq.n	8002330 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d106      	bne.n	8002364 <HAL_RCC_OscConfig+0x584>
 8002356:	4b7d      	ldr	r3, [pc, #500]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235a:	4a7c      	ldr	r2, [pc, #496]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6713      	str	r3, [r2, #112]	; 0x70
 8002362:	e02d      	b.n	80023c0 <HAL_RCC_OscConfig+0x5e0>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10c      	bne.n	8002386 <HAL_RCC_OscConfig+0x5a6>
 800236c:	4b77      	ldr	r3, [pc, #476]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800236e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002370:	4a76      	ldr	r2, [pc, #472]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	6713      	str	r3, [r2, #112]	; 0x70
 8002378:	4b74      	ldr	r3, [pc, #464]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800237a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800237c:	4a73      	ldr	r2, [pc, #460]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800237e:	f023 0304 	bic.w	r3, r3, #4
 8002382:	6713      	str	r3, [r2, #112]	; 0x70
 8002384:	e01c      	b.n	80023c0 <HAL_RCC_OscConfig+0x5e0>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b05      	cmp	r3, #5
 800238c:	d10c      	bne.n	80023a8 <HAL_RCC_OscConfig+0x5c8>
 800238e:	4b6f      	ldr	r3, [pc, #444]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002392:	4a6e      	ldr	r2, [pc, #440]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002394:	f043 0304 	orr.w	r3, r3, #4
 8002398:	6713      	str	r3, [r2, #112]	; 0x70
 800239a:	4b6c      	ldr	r3, [pc, #432]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239e:	4a6b      	ldr	r2, [pc, #428]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	6713      	str	r3, [r2, #112]	; 0x70
 80023a6:	e00b      	b.n	80023c0 <HAL_RCC_OscConfig+0x5e0>
 80023a8:	4b68      	ldr	r3, [pc, #416]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ac:	4a67      	ldr	r2, [pc, #412]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023ae:	f023 0301 	bic.w	r3, r3, #1
 80023b2:	6713      	str	r3, [r2, #112]	; 0x70
 80023b4:	4b65      	ldr	r3, [pc, #404]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b8:	4a64      	ldr	r2, [pc, #400]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023ba:	f023 0304 	bic.w	r3, r3, #4
 80023be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d015      	beq.n	80023f4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c8:	f7fe ff4e 	bl	8001268 <HAL_GetTick>
 80023cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023ce:	e00a      	b.n	80023e6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d0:	f7fe ff4a 	bl	8001268 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	f241 3288 	movw	r2, #5000	; 0x1388
 80023de:	4293      	cmp	r3, r2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e14e      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023e6:	4b59      	ldr	r3, [pc, #356]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80023e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d0ee      	beq.n	80023d0 <HAL_RCC_OscConfig+0x5f0>
 80023f2:	e014      	b.n	800241e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f4:	f7fe ff38 	bl	8001268 <HAL_GetTick>
 80023f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023fa:	e00a      	b.n	8002412 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fc:	f7fe ff34 	bl	8001268 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	f241 3288 	movw	r2, #5000	; 0x1388
 800240a:	4293      	cmp	r3, r2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e138      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002412:	4b4e      	ldr	r3, [pc, #312]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1ee      	bne.n	80023fc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 812d 	beq.w	8002682 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002428:	4b48      	ldr	r3, [pc, #288]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002430:	2b18      	cmp	r3, #24
 8002432:	f000 80bd 	beq.w	80025b0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	2b02      	cmp	r3, #2
 800243c:	f040 809e 	bne.w	800257c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002440:	4b42      	ldr	r3, [pc, #264]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a41      	ldr	r2, [pc, #260]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002446:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800244a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244c:	f7fe ff0c 	bl	8001268 <HAL_GetTick>
 8002450:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002454:	f7fe ff08 	bl	8001268 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e10e      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002466:	4b39      	ldr	r3, [pc, #228]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002472:	4b36      	ldr	r3, [pc, #216]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002476:	4b37      	ldr	r3, [pc, #220]	; (8002554 <HAL_RCC_OscConfig+0x774>)
 8002478:	4013      	ands	r3, r2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002482:	0112      	lsls	r2, r2, #4
 8002484:	430a      	orrs	r2, r1
 8002486:	4931      	ldr	r1, [pc, #196]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002488:	4313      	orrs	r3, r2
 800248a:	628b      	str	r3, [r1, #40]	; 0x28
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002490:	3b01      	subs	r3, #1
 8002492:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249a:	3b01      	subs	r3, #1
 800249c:	025b      	lsls	r3, r3, #9
 800249e:	b29b      	uxth	r3, r3
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a6:	3b01      	subs	r3, #1
 80024a8:	041b      	lsls	r3, r3, #16
 80024aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b4:	3b01      	subs	r3, #1
 80024b6:	061b      	lsls	r3, r3, #24
 80024b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80024bc:	4923      	ldr	r1, [pc, #140]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80024c2:	4b22      	ldr	r3, [pc, #136]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c6:	4a21      	ldr	r2, [pc, #132]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024ce:	4b1f      	ldr	r3, [pc, #124]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024d2:	4b21      	ldr	r3, [pc, #132]	; (8002558 <HAL_RCC_OscConfig+0x778>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024da:	00d2      	lsls	r2, r2, #3
 80024dc:	491b      	ldr	r1, [pc, #108]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80024e2:	4b1a      	ldr	r3, [pc, #104]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	f023 020c 	bic.w	r2, r3, #12
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	4917      	ldr	r1, [pc, #92]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80024f4:	4b15      	ldr	r3, [pc, #84]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	f023 0202 	bic.w	r2, r3, #2
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	4912      	ldr	r1, [pc, #72]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002502:	4313      	orrs	r3, r2
 8002504:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002506:	4b11      	ldr	r3, [pc, #68]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250a:	4a10      	ldr	r2, [pc, #64]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800250c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002510:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002512:	4b0e      	ldr	r3, [pc, #56]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002516:	4a0d      	ldr	r2, [pc, #52]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800251c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002522:	4a0a      	ldr	r2, [pc, #40]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002528:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800252c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a04      	ldr	r2, [pc, #16]	; (800254c <HAL_RCC_OscConfig+0x76c>)
 800253c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002540:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002542:	f7fe fe91 	bl	8001268 <HAL_GetTick>
 8002546:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002548:	e011      	b.n	800256e <HAL_RCC_OscConfig+0x78e>
 800254a:	bf00      	nop
 800254c:	58024400 	.word	0x58024400
 8002550:	58024800 	.word	0x58024800
 8002554:	fffffc0c 	.word	0xfffffc0c
 8002558:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255c:	f7fe fe84 	bl	8001268 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e08a      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800256e:	4b47      	ldr	r3, [pc, #284]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0x77c>
 800257a:	e082      	b.n	8002682 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800257c:	4b43      	ldr	r3, [pc, #268]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a42      	ldr	r2, [pc, #264]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002582:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002586:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002588:	f7fe fe6e 	bl	8001268 <HAL_GetTick>
 800258c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002590:	f7fe fe6a 	bl	8001268 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e070      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025a2:	4b3a      	ldr	r3, [pc, #232]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f0      	bne.n	8002590 <HAL_RCC_OscConfig+0x7b0>
 80025ae:	e068      	b.n	8002682 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80025b0:	4b36      	ldr	r3, [pc, #216]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 80025b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80025b6:	4b35      	ldr	r3, [pc, #212]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d031      	beq.n	8002628 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	f003 0203 	and.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d12a      	bne.n	8002628 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025de:	429a      	cmp	r2, r3
 80025e0:	d122      	bne.n	8002628 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d11a      	bne.n	8002628 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	0a5b      	lsrs	r3, r3, #9
 80025f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025fe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002600:	429a      	cmp	r2, r3
 8002602:	d111      	bne.n	8002628 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	0c1b      	lsrs	r3, r3, #16
 8002608:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002612:	429a      	cmp	r2, r3
 8002614:	d108      	bne.n	8002628 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	0e1b      	lsrs	r3, r3, #24
 800261a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002622:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d001      	beq.n	800262c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e02b      	b.n	8002684 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800262c:	4b17      	ldr	r3, [pc, #92]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 800262e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002630:	08db      	lsrs	r3, r3, #3
 8002632:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002636:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	429a      	cmp	r2, r3
 8002640:	d01f      	beq.n	8002682 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002642:	4b12      	ldr	r3, [pc, #72]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002646:	4a11      	ldr	r2, [pc, #68]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002648:	f023 0301 	bic.w	r3, r3, #1
 800264c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800264e:	f7fe fe0b 	bl	8001268 <HAL_GetTick>
 8002652:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002654:	bf00      	nop
 8002656:	f7fe fe07 	bl	8001268 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	4293      	cmp	r3, r2
 8002660:	d0f9      	beq.n	8002656 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002662:	4b0a      	ldr	r3, [pc, #40]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_RCC_OscConfig+0x8b0>)
 8002668:	4013      	ands	r3, r2
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800266e:	00d2      	lsls	r2, r2, #3
 8002670:	4906      	ldr	r1, [pc, #24]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002672:	4313      	orrs	r3, r2
 8002674:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002676:	4b05      	ldr	r3, [pc, #20]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 8002678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267a:	4a04      	ldr	r2, [pc, #16]	; (800268c <HAL_RCC_OscConfig+0x8ac>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3730      	adds	r7, #48	; 0x30
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	58024400 	.word	0x58024400
 8002690:	ffff0007 	.word	0xffff0007

08002694 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e19c      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026a8:	4b8a      	ldr	r3, [pc, #552]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 030f 	and.w	r3, r3, #15
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d910      	bls.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b87      	ldr	r3, [pc, #540]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 020f 	bic.w	r2, r3, #15
 80026be:	4985      	ldr	r1, [pc, #532]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b83      	ldr	r3, [pc, #524]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e184      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d010      	beq.n	8002706 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	4b7b      	ldr	r3, [pc, #492]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d908      	bls.n	8002706 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80026f4:	4b78      	ldr	r3, [pc, #480]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	4975      	ldr	r1, [pc, #468]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002702:	4313      	orrs	r3, r2
 8002704:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b00      	cmp	r3, #0
 8002710:	d010      	beq.n	8002734 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695a      	ldr	r2, [r3, #20]
 8002716:	4b70      	ldr	r3, [pc, #448]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800271e:	429a      	cmp	r2, r3
 8002720:	d908      	bls.n	8002734 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002722:	4b6d      	ldr	r3, [pc, #436]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	496a      	ldr	r1, [pc, #424]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002730:	4313      	orrs	r3, r2
 8002732:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d010      	beq.n	8002762 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699a      	ldr	r2, [r3, #24]
 8002744:	4b64      	ldr	r3, [pc, #400]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800274c:	429a      	cmp	r2, r3
 800274e:	d908      	bls.n	8002762 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002750:	4b61      	ldr	r3, [pc, #388]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	495e      	ldr	r1, [pc, #376]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 800275e:	4313      	orrs	r3, r2
 8002760:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0320 	and.w	r3, r3, #32
 800276a:	2b00      	cmp	r3, #0
 800276c:	d010      	beq.n	8002790 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69da      	ldr	r2, [r3, #28]
 8002772:	4b59      	ldr	r3, [pc, #356]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800277a:	429a      	cmp	r2, r3
 800277c:	d908      	bls.n	8002790 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800277e:	4b56      	ldr	r3, [pc, #344]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	4953      	ldr	r1, [pc, #332]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 800278c:	4313      	orrs	r3, r2
 800278e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d010      	beq.n	80027be <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	4b4d      	ldr	r3, [pc, #308]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d908      	bls.n	80027be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027ac:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	f023 020f 	bic.w	r2, r3, #15
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4947      	ldr	r1, [pc, #284]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d055      	beq.n	8002876 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80027ca:	4b43      	ldr	r3, [pc, #268]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	4940      	ldr	r1, [pc, #256]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d107      	bne.n	80027f4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027e4:	4b3c      	ldr	r3, [pc, #240]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d121      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0f6      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b03      	cmp	r3, #3
 80027fa:	d107      	bne.n	800280c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027fc:	4b36      	ldr	r3, [pc, #216]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d115      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0ea      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d107      	bne.n	8002824 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002814:	4b30      	ldr	r3, [pc, #192]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d109      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0de      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002824:	4b2c      	ldr	r3, [pc, #176]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0d6      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002834:	4b28      	ldr	r3, [pc, #160]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	f023 0207 	bic.w	r2, r3, #7
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	4925      	ldr	r1, [pc, #148]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002842:	4313      	orrs	r3, r2
 8002844:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002846:	f7fe fd0f 	bl	8001268 <HAL_GetTick>
 800284a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284c:	e00a      	b.n	8002864 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800284e:	f7fe fd0b 	bl	8001268 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	f241 3288 	movw	r2, #5000	; 0x1388
 800285c:	4293      	cmp	r3, r2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e0be      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002864:	4b1c      	ldr	r3, [pc, #112]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	429a      	cmp	r2, r3
 8002874:	d1eb      	bne.n	800284e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d010      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	4b14      	ldr	r3, [pc, #80]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	429a      	cmp	r2, r3
 8002890:	d208      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002892:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	f023 020f 	bic.w	r2, r3, #15
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	490e      	ldr	r1, [pc, #56]	; (80028d8 <HAL_RCC_ClockConfig+0x244>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028a4:	4b0b      	ldr	r3, [pc, #44]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d214      	bcs.n	80028dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b2:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f023 020f 	bic.w	r2, r3, #15
 80028ba:	4906      	ldr	r1, [pc, #24]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c2:	4b04      	ldr	r3, [pc, #16]	; (80028d4 <HAL_RCC_ClockConfig+0x240>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d005      	beq.n	80028dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e086      	b.n	80029e2 <HAL_RCC_ClockConfig+0x34e>
 80028d4:	52002000 	.word	0x52002000
 80028d8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d010      	beq.n	800290a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	4b3f      	ldr	r3, [pc, #252]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d208      	bcs.n	800290a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80028f8:	4b3c      	ldr	r3, [pc, #240]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	4939      	ldr	r1, [pc, #228]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002906:	4313      	orrs	r3, r2
 8002908:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d010      	beq.n	8002938 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695a      	ldr	r2, [r3, #20]
 800291a:	4b34      	ldr	r3, [pc, #208]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002922:	429a      	cmp	r2, r3
 8002924:	d208      	bcs.n	8002938 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002926:	4b31      	ldr	r3, [pc, #196]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	492e      	ldr	r1, [pc, #184]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002934:	4313      	orrs	r3, r2
 8002936:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	d010      	beq.n	8002966 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699a      	ldr	r2, [r3, #24]
 8002948:	4b28      	ldr	r3, [pc, #160]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002950:	429a      	cmp	r2, r3
 8002952:	d208      	bcs.n	8002966 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	4922      	ldr	r1, [pc, #136]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002962:	4313      	orrs	r3, r2
 8002964:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d010      	beq.n	8002994 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69da      	ldr	r2, [r3, #28]
 8002976:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800297e:	429a      	cmp	r2, r3
 8002980:	d208      	bcs.n	8002994 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002982:	4b1a      	ldr	r3, [pc, #104]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	4917      	ldr	r1, [pc, #92]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 8002990:	4313      	orrs	r3, r2
 8002992:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002994:	f000 f834 	bl	8002a00 <HAL_RCC_GetSysClockFreq>
 8002998:	4602      	mov	r2, r0
 800299a:	4b14      	ldr	r3, [pc, #80]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	0a1b      	lsrs	r3, r3, #8
 80029a0:	f003 030f 	and.w	r3, r3, #15
 80029a4:	4912      	ldr	r1, [pc, #72]	; (80029f0 <HAL_RCC_ClockConfig+0x35c>)
 80029a6:	5ccb      	ldrb	r3, [r1, r3]
 80029a8:	f003 031f 	and.w	r3, r3, #31
 80029ac:	fa22 f303 	lsr.w	r3, r2, r3
 80029b0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80029b2:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <HAL_RCC_ClockConfig+0x358>)
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	4a0d      	ldr	r2, [pc, #52]	; (80029f0 <HAL_RCC_ClockConfig+0x35c>)
 80029bc:	5cd3      	ldrb	r3, [r2, r3]
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
 80029c8:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <HAL_RCC_ClockConfig+0x360>)
 80029ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029cc:	4a0a      	ldr	r2, [pc, #40]	; (80029f8 <HAL_RCC_ClockConfig+0x364>)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_RCC_ClockConfig+0x368>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe fbfc 	bl	80011d4 <HAL_InitTick>
 80029dc:	4603      	mov	r3, r0
 80029de:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	58024400 	.word	0x58024400
 80029f0:	080066e4 	.word	0x080066e4
 80029f4:	24000004 	.word	0x24000004
 80029f8:	24000000 	.word	0x24000000
 80029fc:	24000008 	.word	0x24000008

08002a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a06:	4bb3      	ldr	r3, [pc, #716]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a0e:	2b18      	cmp	r3, #24
 8002a10:	f200 8155 	bhi.w	8002cbe <HAL_RCC_GetSysClockFreq+0x2be>
 8002a14:	a201      	add	r2, pc, #4	; (adr r2, 8002a1c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1a:	bf00      	nop
 8002a1c:	08002a81 	.word	0x08002a81
 8002a20:	08002cbf 	.word	0x08002cbf
 8002a24:	08002cbf 	.word	0x08002cbf
 8002a28:	08002cbf 	.word	0x08002cbf
 8002a2c:	08002cbf 	.word	0x08002cbf
 8002a30:	08002cbf 	.word	0x08002cbf
 8002a34:	08002cbf 	.word	0x08002cbf
 8002a38:	08002cbf 	.word	0x08002cbf
 8002a3c:	08002aa7 	.word	0x08002aa7
 8002a40:	08002cbf 	.word	0x08002cbf
 8002a44:	08002cbf 	.word	0x08002cbf
 8002a48:	08002cbf 	.word	0x08002cbf
 8002a4c:	08002cbf 	.word	0x08002cbf
 8002a50:	08002cbf 	.word	0x08002cbf
 8002a54:	08002cbf 	.word	0x08002cbf
 8002a58:	08002cbf 	.word	0x08002cbf
 8002a5c:	08002aad 	.word	0x08002aad
 8002a60:	08002cbf 	.word	0x08002cbf
 8002a64:	08002cbf 	.word	0x08002cbf
 8002a68:	08002cbf 	.word	0x08002cbf
 8002a6c:	08002cbf 	.word	0x08002cbf
 8002a70:	08002cbf 	.word	0x08002cbf
 8002a74:	08002cbf 	.word	0x08002cbf
 8002a78:	08002cbf 	.word	0x08002cbf
 8002a7c:	08002ab3 	.word	0x08002ab3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a80:	4b94      	ldr	r3, [pc, #592]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0320 	and.w	r3, r3, #32
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d009      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a8c:	4b91      	ldr	r3, [pc, #580]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	08db      	lsrs	r3, r3, #3
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	4a90      	ldr	r2, [pc, #576]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a98:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002a9e:	e111      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002aa0:	4b8d      	ldr	r3, [pc, #564]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002aa2:	61bb      	str	r3, [r7, #24]
      break;
 8002aa4:	e10e      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002aa6:	4b8d      	ldr	r3, [pc, #564]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002aa8:	61bb      	str	r3, [r7, #24]
      break;
 8002aaa:	e10b      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002aac:	4b8c      	ldr	r3, [pc, #560]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002aae:	61bb      	str	r3, [r7, #24]
      break;
 8002ab0:	e108      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ab2:	4b88      	ldr	r3, [pc, #544]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	f003 0303 	and.w	r3, r3, #3
 8002aba:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002abc:	4b85      	ldr	r3, [pc, #532]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac0:	091b      	lsrs	r3, r3, #4
 8002ac2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ac6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ac8:	4b82      	ldr	r3, [pc, #520]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002ad2:	4b80      	ldr	r3, [pc, #512]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad6:	08db      	lsrs	r3, r3, #3
 8002ad8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	fb02 f303 	mul.w	r3, r2, r3
 8002ae2:	ee07 3a90 	vmov	s15, r3
 8002ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aea:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 80e1 	beq.w	8002cb8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	f000 8083 	beq.w	8002c04 <HAL_RCC_GetSysClockFreq+0x204>
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	f200 80a1 	bhi.w	8002c48 <HAL_RCC_GetSysClockFreq+0x248>
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0x114>
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d056      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002b12:	e099      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b14:	4b6f      	ldr	r3, [pc, #444]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d02d      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b20:	4b6c      	ldr	r3, [pc, #432]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	08db      	lsrs	r3, r3, #3
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	4a6b      	ldr	r2, [pc, #428]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b30:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	ee07 3a90 	vmov	s15, r3
 8002b38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b4a:	4b62      	ldr	r3, [pc, #392]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b52:	ee07 3a90 	vmov	s15, r3
 8002b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b5e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002ce4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b76:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002b7a:	e087      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b86:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002ce8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b8e:	4b51      	ldr	r3, [pc, #324]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b96:	ee07 3a90 	vmov	s15, r3
 8002b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ba2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002ce4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002bbe:	e065      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	ee07 3a90 	vmov	s15, r3
 8002bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bca:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002cec <HAL_RCC_GetSysClockFreq+0x2ec>
 8002bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bd2:	4b40      	ldr	r3, [pc, #256]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bda:	ee07 3a90 	vmov	s15, r3
 8002bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002be2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002be6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002ce4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bf2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bfe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c02:	e043      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c0e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002cf0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c16:	4b2f      	ldr	r3, [pc, #188]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c1e:	ee07 3a90 	vmov	s15, r3
 8002c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c26:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c2a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002ce4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c46:	e021      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c52:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002cec <HAL_RCC_GetSysClockFreq+0x2ec>
 8002c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c5a:	4b1e      	ldr	r3, [pc, #120]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c6e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002ce4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c8a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002c8c:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	0a5b      	lsrs	r3, r3, #9
 8002c92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c96:	3301      	adds	r3, #1
 8002c98:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	ee07 3a90 	vmov	s15, r3
 8002ca0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ca4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cb0:	ee17 3a90 	vmov	r3, s15
 8002cb4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002cb6:	e005      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61bb      	str	r3, [r7, #24]
      break;
 8002cbc:	e002      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002cbe:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002cc0:	61bb      	str	r3, [r7, #24]
      break;
 8002cc2:	bf00      	nop
  }

  return sysclockfreq;
 8002cc4:	69bb      	ldr	r3, [r7, #24]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3724      	adds	r7, #36	; 0x24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	58024400 	.word	0x58024400
 8002cd8:	03d09000 	.word	0x03d09000
 8002cdc:	003d0900 	.word	0x003d0900
 8002ce0:	017d7840 	.word	0x017d7840
 8002ce4:	46000000 	.word	0x46000000
 8002ce8:	4c742400 	.word	0x4c742400
 8002cec:	4a742400 	.word	0x4a742400
 8002cf0:	4bbebc20 	.word	0x4bbebc20

08002cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cfa:	f7ff fe81 	bl	8002a00 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_RCC_GetHCLKFreq+0x50>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	490f      	ldr	r1, [pc, #60]	; (8002d48 <HAL_RCC_GetHCLKFreq+0x54>)
 8002d0c:	5ccb      	ldrb	r3, [r1, r3]
 8002d0e:	f003 031f 	and.w	r3, r3, #31
 8002d12:	fa22 f303 	lsr.w	r3, r2, r3
 8002d16:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_RCC_GetHCLKFreq+0x50>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	4a09      	ldr	r2, [pc, #36]	; (8002d48 <HAL_RCC_GetHCLKFreq+0x54>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2e:	4a07      	ldr	r2, [pc, #28]	; (8002d4c <HAL_RCC_GetHCLKFreq+0x58>)
 8002d30:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d32:	4a07      	ldr	r2, [pc, #28]	; (8002d50 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002d38:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <HAL_RCC_GetHCLKFreq+0x58>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	58024400 	.word	0x58024400
 8002d48:	080066e4 	.word	0x080066e4
 8002d4c:	24000004 	.word	0x24000004
 8002d50:	24000000 	.word	0x24000000

08002d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002d58:	f7ff ffcc 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	091b      	lsrs	r3, r3, #4
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	4904      	ldr	r1, [pc, #16]	; (8002d7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d6a:	5ccb      	ldrb	r3, [r1, r3]
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	58024400 	.word	0x58024400
 8002d7c:	080066e4 	.word	0x080066e4

08002d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002d84:	f7ff ffb6 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	0a1b      	lsrs	r3, r3, #8
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	4904      	ldr	r1, [pc, #16]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d96:	5ccb      	ldrb	r3, [r1, r3]
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	58024400 	.word	0x58024400
 8002da8:	080066e4 	.word	0x080066e4

08002dac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002db0:	b0ca      	sub	sp, #296	; 0x128
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002dd0:	2500      	movs	r5, #0
 8002dd2:	ea54 0305 	orrs.w	r3, r4, r5
 8002dd6:	d049      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ddc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dde:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002de2:	d02f      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002de4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002de8:	d828      	bhi.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002dea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002dee:	d01a      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002df0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002df4:	d822      	bhi.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002dfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dfe:	d007      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e00:	e01c      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e02:	4bb8      	ldr	r3, [pc, #736]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	4ab7      	ldr	r2, [pc, #732]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e0c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e0e:	e01a      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e14:	3308      	adds	r3, #8
 8002e16:	2102      	movs	r1, #2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f001 fc8f 	bl	800473c <RCCEx_PLL2_Config>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e24:	e00f      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e2a:	3328      	adds	r3, #40	; 0x28
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f001 fd36 	bl	80048a0 <RCCEx_PLL3_Config>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e3a:	e004      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002e42:	e000      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10a      	bne.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002e4e:	4ba5      	ldr	r3, [pc, #660]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e52:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e5c:	4aa1      	ldr	r2, [pc, #644]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e5e:	430b      	orrs	r3, r1
 8002e60:	6513      	str	r3, [r2, #80]	; 0x50
 8002e62:	e003      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e68:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e74:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8002e78:	f04f 0900 	mov.w	r9, #0
 8002e7c:	ea58 0309 	orrs.w	r3, r8, r9
 8002e80:	d047      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d82a      	bhi.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002e8c:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e92:	bf00      	nop
 8002e94:	08002ea9 	.word	0x08002ea9
 8002e98:	08002eb7 	.word	0x08002eb7
 8002e9c:	08002ecd 	.word	0x08002ecd
 8002ea0:	08002eeb 	.word	0x08002eeb
 8002ea4:	08002eeb 	.word	0x08002eeb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ea8:	4b8e      	ldr	r3, [pc, #568]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	4a8d      	ldr	r2, [pc, #564]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002eae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002eb4:	e01a      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002eba:	3308      	adds	r3, #8
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f001 fc3c 	bl	800473c <RCCEx_PLL2_Config>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002eca:	e00f      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ed0:	3328      	adds	r3, #40	; 0x28
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f001 fce3 	bl	80048a0 <RCCEx_PLL3_Config>
 8002eda:	4603      	mov	r3, r0
 8002edc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ee0:	e004      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002ee8:	e000      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ef4:	4b7b      	ldr	r3, [pc, #492]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ef8:	f023 0107 	bic.w	r1, r3, #7
 8002efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f02:	4a78      	ldr	r2, [pc, #480]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6513      	str	r3, [r2, #80]	; 0x50
 8002f08:	e003      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002f0e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8002f1e:	f04f 0b00 	mov.w	fp, #0
 8002f22:	ea5a 030b 	orrs.w	r3, sl, fp
 8002f26:	d04c      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f32:	d030      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002f34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f38:	d829      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f3a:	2bc0      	cmp	r3, #192	; 0xc0
 8002f3c:	d02d      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002f3e:	2bc0      	cmp	r3, #192	; 0xc0
 8002f40:	d825      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f42:	2b80      	cmp	r3, #128	; 0x80
 8002f44:	d018      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002f46:	2b80      	cmp	r3, #128	; 0x80
 8002f48:	d821      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002f4e:	2b40      	cmp	r3, #64	; 0x40
 8002f50:	d007      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002f52:	e01c      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f54:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	4a62      	ldr	r2, [pc, #392]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f60:	e01c      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f66:	3308      	adds	r3, #8
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f001 fbe6 	bl	800473c <RCCEx_PLL2_Config>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f76:	e011      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f7c:	3328      	adds	r3, #40	; 0x28
 8002f7e:	2100      	movs	r1, #0
 8002f80:	4618      	mov	r0, r3
 8002f82:	f001 fc8d 	bl	80048a0 <RCCEx_PLL3_Config>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f8c:	e006      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002f94:	e002      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002f96:	bf00      	nop
 8002f98:	e000      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002f9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f9c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10a      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002fa4:	4b4f      	ldr	r3, [pc, #316]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fa8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8002fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb2:	4a4c      	ldr	r2, [pc, #304]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	6513      	str	r3, [r2, #80]	; 0x50
 8002fb8:	e003      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002fbe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fca:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002fce:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002fd8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	d053      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fe6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002fea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002fee:	d035      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002ff0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ff4:	d82e      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002ff6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002ffa:	d031      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002ffc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003000:	d828      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003002:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003006:	d01a      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800300c:	d822      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003012:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003016:	d007      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003018:	e01c      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800301a:	4b32      	ldr	r3, [pc, #200]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301e:	4a31      	ldr	r2, [pc, #196]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003024:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003026:	e01c      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003028:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800302c:	3308      	adds	r3, #8
 800302e:	2100      	movs	r1, #0
 8003030:	4618      	mov	r0, r3
 8003032:	f001 fb83 	bl	800473c <RCCEx_PLL2_Config>
 8003036:	4603      	mov	r3, r0
 8003038:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800303c:	e011      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800303e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003042:	3328      	adds	r3, #40	; 0x28
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f001 fc2a 	bl	80048a0 <RCCEx_PLL3_Config>
 800304c:	4603      	mov	r3, r0
 800304e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003052:	e006      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800305a:	e002      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800305c:	bf00      	nop
 800305e:	e000      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003062:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10b      	bne.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800306a:	4b1e      	ldr	r3, [pc, #120]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800306c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8003072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003076:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800307a:	4a1a      	ldr	r2, [pc, #104]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800307c:	430b      	orrs	r3, r1
 800307e:	6593      	str	r3, [r2, #88]	; 0x58
 8003080:	e003      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003082:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003086:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800308a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800308e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003092:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003096:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800309a:	2300      	movs	r3, #0
 800309c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80030a0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80030a4:	460b      	mov	r3, r1
 80030a6:	4313      	orrs	r3, r2
 80030a8:	d056      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80030b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030b6:	d038      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80030b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030bc:	d831      	bhi.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80030c2:	d034      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80030c4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80030c8:	d82b      	bhi.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030ce:	d01d      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80030d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030d4:	d825      	bhi.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d006      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80030da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030de:	d00a      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80030e0:	e01f      	b.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030e2:	bf00      	nop
 80030e4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030e8:	4ba2      	ldr	r3, [pc, #648]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	4aa1      	ldr	r2, [pc, #644]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030f4:	e01c      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030fa:	3308      	adds	r3, #8
 80030fc:	2100      	movs	r1, #0
 80030fe:	4618      	mov	r0, r3
 8003100:	f001 fb1c 	bl	800473c <RCCEx_PLL2_Config>
 8003104:	4603      	mov	r3, r0
 8003106:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800310a:	e011      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800310c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003110:	3328      	adds	r3, #40	; 0x28
 8003112:	2100      	movs	r1, #0
 8003114:	4618      	mov	r0, r3
 8003116:	f001 fbc3 	bl	80048a0 <RCCEx_PLL3_Config>
 800311a:	4603      	mov	r3, r0
 800311c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003120:	e006      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003128:	e002      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800312a:	bf00      	nop
 800312c:	e000      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800312e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003130:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10b      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003138:	4b8e      	ldr	r3, [pc, #568]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8003140:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003144:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003148:	4a8a      	ldr	r2, [pc, #552]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800314a:	430b      	orrs	r3, r1
 800314c:	6593      	str	r3, [r2, #88]	; 0x58
 800314e:	e003      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003150:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003154:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800315c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003160:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003164:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003168:	2300      	movs	r3, #0
 800316a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800316e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8003172:	460b      	mov	r3, r1
 8003174:	4313      	orrs	r3, r2
 8003176:	d03a      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003178:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800317c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317e:	2b30      	cmp	r3, #48	; 0x30
 8003180:	d01f      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003182:	2b30      	cmp	r3, #48	; 0x30
 8003184:	d819      	bhi.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003186:	2b20      	cmp	r3, #32
 8003188:	d00c      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800318a:	2b20      	cmp	r3, #32
 800318c:	d815      	bhi.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800318e:	2b00      	cmp	r3, #0
 8003190:	d019      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003192:	2b10      	cmp	r3, #16
 8003194:	d111      	bne.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003196:	4b77      	ldr	r3, [pc, #476]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319a:	4a76      	ldr	r2, [pc, #472]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800319c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80031a2:	e011      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031a8:	3308      	adds	r3, #8
 80031aa:	2102      	movs	r1, #2
 80031ac:	4618      	mov	r0, r3
 80031ae:	f001 fac5 	bl	800473c <RCCEx_PLL2_Config>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80031b8:	e006      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80031c0:	e002      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80031c2:	bf00      	nop
 80031c4:	e000      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80031c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10a      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80031d0:	4b68      	ldr	r3, [pc, #416]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80031d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	4a65      	ldr	r2, [pc, #404]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031e0:	430b      	orrs	r3, r1
 80031e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031e4:	e003      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80031ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80031ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 80031fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80031fe:	2300      	movs	r3, #0
 8003200:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003204:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8003208:	460b      	mov	r3, r1
 800320a:	4313      	orrs	r3, r2
 800320c:	d051      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800320e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003218:	d035      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800321a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800321e:	d82e      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003220:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003224:	d031      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003226:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800322a:	d828      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800322c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003230:	d01a      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003236:	d822      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003238:	2b00      	cmp	r3, #0
 800323a:	d003      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800323c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003240:	d007      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003242:	e01c      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003244:	4b4b      	ldr	r3, [pc, #300]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	4a4a      	ldr	r2, [pc, #296]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800324a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800324e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003250:	e01c      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003256:	3308      	adds	r3, #8
 8003258:	2100      	movs	r1, #0
 800325a:	4618      	mov	r0, r3
 800325c:	f001 fa6e 	bl	800473c <RCCEx_PLL2_Config>
 8003260:	4603      	mov	r3, r0
 8003262:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003266:	e011      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003268:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800326c:	3328      	adds	r3, #40	; 0x28
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f001 fb15 	bl	80048a0 <RCCEx_PLL3_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800327c:	e006      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003284:	e002      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003286:	bf00      	nop
 8003288:	e000      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800328a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800328c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003294:	4b37      	ldr	r3, [pc, #220]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003298:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800329c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a2:	4a34      	ldr	r2, [pc, #208]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032a4:	430b      	orrs	r3, r1
 80032a6:	6513      	str	r3, [r2, #80]	; 0x50
 80032a8:	e003      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80032ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80032b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ba:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80032be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032c2:	2300      	movs	r3, #0
 80032c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80032c8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80032cc:	460b      	mov	r3, r1
 80032ce:	4313      	orrs	r3, r2
 80032d0:	d056      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80032d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032dc:	d033      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80032de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032e2:	d82c      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032e8:	d02f      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80032ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032ee:	d826      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80032f4:	d02b      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80032f6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80032fa:	d820      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003300:	d012      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003302:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003306:	d81a      	bhi.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003308:	2b00      	cmp	r3, #0
 800330a:	d022      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800330c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003310:	d115      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003312:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003316:	3308      	adds	r3, #8
 8003318:	2101      	movs	r1, #1
 800331a:	4618      	mov	r0, r3
 800331c:	f001 fa0e 	bl	800473c <RCCEx_PLL2_Config>
 8003320:	4603      	mov	r3, r0
 8003322:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003326:	e015      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003328:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800332c:	3328      	adds	r3, #40	; 0x28
 800332e:	2101      	movs	r1, #1
 8003330:	4618      	mov	r0, r3
 8003332:	f001 fab5 	bl	80048a0 <RCCEx_PLL3_Config>
 8003336:	4603      	mov	r3, r0
 8003338:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800333c:	e00a      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003344:	e006      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003346:	bf00      	nop
 8003348:	e004      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800334a:	bf00      	nop
 800334c:	e002      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800334e:	bf00      	nop
 8003350:	e000      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003354:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10d      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800335c:	4b05      	ldr	r3, [pc, #20]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800335e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003360:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8003364:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003368:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800336a:	4a02      	ldr	r2, [pc, #8]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800336c:	430b      	orrs	r3, r1
 800336e:	6513      	str	r3, [r2, #80]	; 0x50
 8003370:	e006      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003372:	bf00      	nop
 8003374:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003378:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800337c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003380:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003388:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800338c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003390:	2300      	movs	r3, #0
 8003392:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003396:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800339a:	460b      	mov	r3, r1
 800339c:	4313      	orrs	r3, r2
 800339e:	d055      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80033a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80033a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033ac:	d033      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80033ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033b2:	d82c      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80033b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b8:	d02f      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80033ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033be:	d826      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80033c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80033c4:	d02b      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80033c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80033ca:	d820      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80033cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033d0:	d012      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80033d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033d6:	d81a      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d022      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80033dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033e0:	d115      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033e6:	3308      	adds	r3, #8
 80033e8:	2101      	movs	r1, #1
 80033ea:	4618      	mov	r0, r3
 80033ec:	f001 f9a6 	bl	800473c <RCCEx_PLL2_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80033f6:	e015      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80033f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033fc:	3328      	adds	r3, #40	; 0x28
 80033fe:	2101      	movs	r1, #1
 8003400:	4618      	mov	r0, r3
 8003402:	f001 fa4d 	bl	80048a0 <RCCEx_PLL3_Config>
 8003406:	4603      	mov	r3, r0
 8003408:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800340c:	e00a      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003414:	e006      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003416:	bf00      	nop
 8003418:	e004      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800341a:	bf00      	nop
 800341c:	e002      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800341e:	bf00      	nop
 8003420:	e000      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003422:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003424:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10b      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800342c:	4ba3      	ldr	r3, [pc, #652]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800342e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003430:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003434:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003438:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800343c:	4a9f      	ldr	r2, [pc, #636]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800343e:	430b      	orrs	r3, r1
 8003440:	6593      	str	r3, [r2, #88]	; 0x58
 8003442:	e003      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003444:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003448:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800344c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003454:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8003458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800345c:	2300      	movs	r3, #0
 800345e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003466:	460b      	mov	r3, r1
 8003468:	4313      	orrs	r3, r2
 800346a:	d037      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800346c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003476:	d00e      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003478:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800347c:	d816      	bhi.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x700>
 800347e:	2b00      	cmp	r3, #0
 8003480:	d018      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003482:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003486:	d111      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003488:	4b8c      	ldr	r3, [pc, #560]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348c:	4a8b      	ldr	r2, [pc, #556]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800348e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003492:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003494:	e00f      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800349a:	3308      	adds	r3, #8
 800349c:	2101      	movs	r1, #1
 800349e:	4618      	mov	r0, r3
 80034a0:	f001 f94c 	bl	800473c <RCCEx_PLL2_Config>
 80034a4:	4603      	mov	r3, r0
 80034a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80034aa:	e004      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80034b2:	e000      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80034b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10a      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80034be:	4b7f      	ldr	r3, [pc, #508]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80034c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034cc:	4a7b      	ldr	r2, [pc, #492]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6513      	str	r3, [r2, #80]	; 0x50
 80034d2:	e003      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80034d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80034dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80034e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80034ec:	2300      	movs	r3, #0
 80034ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80034f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80034f6:	460b      	mov	r3, r1
 80034f8:	4313      	orrs	r3, r2
 80034fa:	d039      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80034fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003502:	2b03      	cmp	r3, #3
 8003504:	d81c      	bhi.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	08003549 	.word	0x08003549
 8003510:	0800351d 	.word	0x0800351d
 8003514:	0800352b 	.word	0x0800352b
 8003518:	08003549 	.word	0x08003549
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800351c:	4b67      	ldr	r3, [pc, #412]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800351e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003520:	4a66      	ldr	r2, [pc, #408]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003522:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003526:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003528:	e00f      	b.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800352a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800352e:	3308      	adds	r3, #8
 8003530:	2102      	movs	r1, #2
 8003532:	4618      	mov	r0, r3
 8003534:	f001 f902 	bl	800473c <RCCEx_PLL2_Config>
 8003538:	4603      	mov	r3, r0
 800353a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800353e:	e004      	b.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003546:	e000      	b.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800354a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10a      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003552:	4b5a      	ldr	r3, [pc, #360]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003556:	f023 0103 	bic.w	r1, r3, #3
 800355a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800355e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003560:	4a56      	ldr	r2, [pc, #344]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003562:	430b      	orrs	r3, r1
 8003564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003566:	e003      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003568:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800356c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003570:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003578:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800357c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003580:	2300      	movs	r3, #0
 8003582:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003586:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800358a:	460b      	mov	r3, r1
 800358c:	4313      	orrs	r3, r2
 800358e:	f000 809f 	beq.w	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003592:	4b4b      	ldr	r3, [pc, #300]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a4a      	ldr	r2, [pc, #296]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800359e:	f7fd fe63 	bl	8001268 <HAL_GetTick>
 80035a2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035a6:	e00b      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a8:	f7fd fe5e 	bl	8001268 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b64      	cmp	r3, #100	; 0x64
 80035b6:	d903      	bls.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80035be:	e005      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035c0:	4b3f      	ldr	r3, [pc, #252]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ed      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80035cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d179      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80035d4:	4b39      	ldr	r3, [pc, #228]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035e0:	4053      	eors	r3, r2
 80035e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d015      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ea:	4b34      	ldr	r3, [pc, #208]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035f6:	4b31      	ldr	r3, [pc, #196]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fa:	4a30      	ldr	r2, [pc, #192]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003600:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003602:	4b2e      	ldr	r3, [pc, #184]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003606:	4a2d      	ldr	r2, [pc, #180]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003608:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800360c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800360e:	4a2b      	ldr	r2, [pc, #172]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003610:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003614:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003616:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800361a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800361e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003622:	d118      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003624:	f7fd fe20 	bl	8001268 <HAL_GetTick>
 8003628:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800362c:	e00d      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fd fe1b 	bl	8001268 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003638:	1ad2      	subs	r2, r2, r3
 800363a:	f241 3388 	movw	r3, #5000	; 0x1388
 800363e:	429a      	cmp	r2, r3
 8003640:	d903      	bls.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8003648:	e005      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800364a:	4b1c      	ldr	r3, [pc, #112]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0eb      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003656:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800365a:	2b00      	cmp	r3, #0
 800365c:	d129      	bne.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800365e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800366e:	d10e      	bne.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003670:	4b12      	ldr	r3, [pc, #72]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003678:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800367c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003680:	091a      	lsrs	r2, r3, #4
 8003682:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003684:	4013      	ands	r3, r2
 8003686:	4a0d      	ldr	r2, [pc, #52]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003688:	430b      	orrs	r3, r1
 800368a:	6113      	str	r3, [r2, #16]
 800368c:	e005      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800368e:	4b0b      	ldr	r3, [pc, #44]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	4a0a      	ldr	r2, [pc, #40]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003694:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003698:	6113      	str	r3, [r2, #16]
 800369a:	4b08      	ldr	r3, [pc, #32]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800369c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800369e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80036a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036aa:	4a04      	ldr	r2, [pc, #16]	; (80036bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036ac:	430b      	orrs	r3, r1
 80036ae:	6713      	str	r3, [r2, #112]	; 0x70
 80036b0:	e00e      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80036b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80036ba:	e009      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80036bc:	58024400 	.word	0x58024400
 80036c0:	58024800 	.word	0x58024800
 80036c4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80036cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80036d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d8:	f002 0301 	and.w	r3, r2, #1
 80036dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036e0:	2300      	movs	r3, #0
 80036e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80036e6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f000 8089 	beq.w	8003804 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036f8:	2b28      	cmp	r3, #40	; 0x28
 80036fa:	d86b      	bhi.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80036fc:	a201      	add	r2, pc, #4	; (adr r2, 8003704 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003702:	bf00      	nop
 8003704:	080037dd 	.word	0x080037dd
 8003708:	080037d5 	.word	0x080037d5
 800370c:	080037d5 	.word	0x080037d5
 8003710:	080037d5 	.word	0x080037d5
 8003714:	080037d5 	.word	0x080037d5
 8003718:	080037d5 	.word	0x080037d5
 800371c:	080037d5 	.word	0x080037d5
 8003720:	080037d5 	.word	0x080037d5
 8003724:	080037a9 	.word	0x080037a9
 8003728:	080037d5 	.word	0x080037d5
 800372c:	080037d5 	.word	0x080037d5
 8003730:	080037d5 	.word	0x080037d5
 8003734:	080037d5 	.word	0x080037d5
 8003738:	080037d5 	.word	0x080037d5
 800373c:	080037d5 	.word	0x080037d5
 8003740:	080037d5 	.word	0x080037d5
 8003744:	080037bf 	.word	0x080037bf
 8003748:	080037d5 	.word	0x080037d5
 800374c:	080037d5 	.word	0x080037d5
 8003750:	080037d5 	.word	0x080037d5
 8003754:	080037d5 	.word	0x080037d5
 8003758:	080037d5 	.word	0x080037d5
 800375c:	080037d5 	.word	0x080037d5
 8003760:	080037d5 	.word	0x080037d5
 8003764:	080037dd 	.word	0x080037dd
 8003768:	080037d5 	.word	0x080037d5
 800376c:	080037d5 	.word	0x080037d5
 8003770:	080037d5 	.word	0x080037d5
 8003774:	080037d5 	.word	0x080037d5
 8003778:	080037d5 	.word	0x080037d5
 800377c:	080037d5 	.word	0x080037d5
 8003780:	080037d5 	.word	0x080037d5
 8003784:	080037dd 	.word	0x080037dd
 8003788:	080037d5 	.word	0x080037d5
 800378c:	080037d5 	.word	0x080037d5
 8003790:	080037d5 	.word	0x080037d5
 8003794:	080037d5 	.word	0x080037d5
 8003798:	080037d5 	.word	0x080037d5
 800379c:	080037d5 	.word	0x080037d5
 80037a0:	080037d5 	.word	0x080037d5
 80037a4:	080037dd 	.word	0x080037dd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037ac:	3308      	adds	r3, #8
 80037ae:	2101      	movs	r1, #1
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 ffc3 	bl	800473c <RCCEx_PLL2_Config>
 80037b6:	4603      	mov	r3, r0
 80037b8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80037bc:	e00f      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037c2:	3328      	adds	r3, #40	; 0x28
 80037c4:	2101      	movs	r1, #1
 80037c6:	4618      	mov	r0, r3
 80037c8:	f001 f86a 	bl	80048a0 <RCCEx_PLL3_Config>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80037d2:	e004      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80037da:	e000      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80037dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10a      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80037e6:	4bbf      	ldr	r3, [pc, #764]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ea:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80037ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037f4:	4abb      	ldr	r2, [pc, #748]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037f6:	430b      	orrs	r3, r1
 80037f8:	6553      	str	r3, [r2, #84]	; 0x54
 80037fa:	e003      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003800:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f002 0302 	and.w	r3, r2, #2
 8003810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800381a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800381e:	460b      	mov	r3, r1
 8003820:	4313      	orrs	r3, r2
 8003822:	d041      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003824:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003828:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800382a:	2b05      	cmp	r3, #5
 800382c:	d824      	bhi.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800382e:	a201      	add	r2, pc, #4	; (adr r2, 8003834 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003834:	08003881 	.word	0x08003881
 8003838:	0800384d 	.word	0x0800384d
 800383c:	08003863 	.word	0x08003863
 8003840:	08003881 	.word	0x08003881
 8003844:	08003881 	.word	0x08003881
 8003848:	08003881 	.word	0x08003881
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800384c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003850:	3308      	adds	r3, #8
 8003852:	2101      	movs	r1, #1
 8003854:	4618      	mov	r0, r3
 8003856:	f000 ff71 	bl	800473c <RCCEx_PLL2_Config>
 800385a:	4603      	mov	r3, r0
 800385c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003860:	e00f      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003866:	3328      	adds	r3, #40	; 0x28
 8003868:	2101      	movs	r1, #1
 800386a:	4618      	mov	r0, r3
 800386c:	f001 f818 	bl	80048a0 <RCCEx_PLL3_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003876:	e004      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800387e:	e000      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003882:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10a      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800388a:	4b96      	ldr	r3, [pc, #600]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800388c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388e:	f023 0107 	bic.w	r1, r3, #7
 8003892:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003896:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003898:	4a92      	ldr	r2, [pc, #584]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800389a:	430b      	orrs	r3, r1
 800389c:	6553      	str	r3, [r2, #84]	; 0x54
 800389e:	e003      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80038a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f002 0304 	and.w	r3, r2, #4
 80038b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038b8:	2300      	movs	r3, #0
 80038ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4313      	orrs	r3, r2
 80038c6:	d044      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038d0:	2b05      	cmp	r3, #5
 80038d2:	d825      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80038d4:	a201      	add	r2, pc, #4	; (adr r2, 80038dc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80038d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038da:	bf00      	nop
 80038dc:	08003929 	.word	0x08003929
 80038e0:	080038f5 	.word	0x080038f5
 80038e4:	0800390b 	.word	0x0800390b
 80038e8:	08003929 	.word	0x08003929
 80038ec:	08003929 	.word	0x08003929
 80038f0:	08003929 	.word	0x08003929
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038f8:	3308      	adds	r3, #8
 80038fa:	2101      	movs	r1, #1
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 ff1d 	bl	800473c <RCCEx_PLL2_Config>
 8003902:	4603      	mov	r3, r0
 8003904:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003908:	e00f      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800390e:	3328      	adds	r3, #40	; 0x28
 8003910:	2101      	movs	r1, #1
 8003912:	4618      	mov	r0, r3
 8003914:	f000 ffc4 	bl	80048a0 <RCCEx_PLL3_Config>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800391e:	e004      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003926:	e000      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800392a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10b      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003932:	4b6c      	ldr	r3, [pc, #432]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003936:	f023 0107 	bic.w	r1, r3, #7
 800393a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800393e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003942:	4a68      	ldr	r2, [pc, #416]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003944:	430b      	orrs	r3, r1
 8003946:	6593      	str	r3, [r2, #88]	; 0x58
 8003948:	e003      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800394a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800394e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	f002 0320 	and.w	r3, r2, #32
 800395e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003962:	2300      	movs	r3, #0
 8003964:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800396c:	460b      	mov	r3, r1
 800396e:	4313      	orrs	r3, r2
 8003970:	d055      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003972:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800397e:	d033      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003980:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003984:	d82c      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398a:	d02f      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800398c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003990:	d826      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003992:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003996:	d02b      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003998:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800399c:	d820      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800399e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039a2:	d012      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80039a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039a8:	d81a      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d022      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80039ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039b2:	d115      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039b8:	3308      	adds	r3, #8
 80039ba:	2100      	movs	r1, #0
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 febd 	bl	800473c <RCCEx_PLL2_Config>
 80039c2:	4603      	mov	r3, r0
 80039c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80039c8:	e015      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80039ce:	3328      	adds	r3, #40	; 0x28
 80039d0:	2102      	movs	r1, #2
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 ff64 	bl	80048a0 <RCCEx_PLL3_Config>
 80039d8:	4603      	mov	r3, r0
 80039da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80039de:	e00a      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80039e6:	e006      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039e8:	bf00      	nop
 80039ea:	e004      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039ec:	bf00      	nop
 80039ee:	e002      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039f0:	bf00      	nop
 80039f2:	e000      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10b      	bne.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039fe:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a0e:	4a35      	ldr	r2, [pc, #212]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a10:	430b      	orrs	r3, r1
 8003a12:	6553      	str	r3, [r2, #84]	; 0x54
 8003a14:	e003      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003a1a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a26:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8003a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003a34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	d058      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a46:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a4a:	d033      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003a4c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a50:	d82c      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a56:	d02f      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003a58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a5c:	d826      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a62:	d02b      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003a64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a68:	d820      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a6e:	d012      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003a70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a74:	d81a      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d022      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a7e:	d115      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a84:	3308      	adds	r3, #8
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 fe57 	bl	800473c <RCCEx_PLL2_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003a94:	e015      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a9a:	3328      	adds	r3, #40	; 0x28
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fefe 	bl	80048a0 <RCCEx_PLL3_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003aaa:	e00a      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003ab2:	e006      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ab4:	bf00      	nop
 8003ab6:	e004      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ab8:	bf00      	nop
 8003aba:	e002      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003abc:	bf00      	nop
 8003abe:	e000      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10e      	bne.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003aca:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ace:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ad6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ada:	4a02      	ldr	r2, [pc, #8]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003adc:	430b      	orrs	r3, r1
 8003ade:	6593      	str	r3, [r2, #88]	; 0x58
 8003ae0:	e006      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003ae2:	bf00      	nop
 8003ae4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003aec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af8:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8003afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b00:	2300      	movs	r3, #0
 8003b02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003b06:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	d055      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003b18:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003b1c:	d033      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003b1e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003b22:	d82c      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b28:	d02f      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003b2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b2e:	d826      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b30:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003b34:	d02b      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003b36:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003b3a:	d820      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b40:	d012      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003b42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b46:	d81a      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d022      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b50:	d115      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b56:	3308      	adds	r3, #8
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fdee 	bl	800473c <RCCEx_PLL2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003b66:	e015      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003b6c:	3328      	adds	r3, #40	; 0x28
 8003b6e:	2102      	movs	r1, #2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 fe95 	bl	80048a0 <RCCEx_PLL3_Config>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003b7c:	e00a      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003b84:	e006      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b86:	bf00      	nop
 8003b88:	e004      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b8a:	bf00      	nop
 8003b8c:	e002      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b8e:	bf00      	nop
 8003b90:	e000      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b94:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10b      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003b9c:	4ba1      	ldr	r3, [pc, #644]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ba8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003bac:	4a9d      	ldr	r2, [pc, #628]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bae:	430b      	orrs	r3, r1
 8003bb0:	6593      	str	r3, [r2, #88]	; 0x58
 8003bb2:	e003      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003bb8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc4:	f002 0308 	and.w	r3, r2, #8
 8003bc8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003bd2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	d01e      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003bee:	3328      	adds	r3, #40	; 0x28
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 fe54 	bl	80048a0 <RCCEx_PLL3_Config>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003c04:	4b87      	ldr	r3, [pc, #540]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c08:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c14:	4a83      	ldr	r2, [pc, #524]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c16:	430b      	orrs	r3, r1
 8003c18:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c22:	f002 0310 	and.w	r3, r2, #16
 8003c26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003c30:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8003c34:	460b      	mov	r3, r1
 8003c36:	4313      	orrs	r3, r2
 8003c38:	d01e      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c46:	d10c      	bne.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c4c:	3328      	adds	r3, #40	; 0x28
 8003c4e:	2102      	movs	r1, #2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fe25 	bl	80048a0 <RCCEx_PLL3_Config>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c62:	4b70      	ldr	r3, [pc, #448]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c72:	4a6c      	ldr	r2, [pc, #432]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c74:	430b      	orrs	r3, r1
 8003c76:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003c84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c8e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003c92:	460b      	mov	r3, r1
 8003c94:	4313      	orrs	r3, r2
 8003c96:	d03e      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003ca0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ca4:	d022      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003ca6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003caa:	d81b      	bhi.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb4:	d00b      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003cb6:	e015      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fd3b 	bl	800473c <RCCEx_PLL2_Config>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003ccc:	e00f      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cd2:	3328      	adds	r3, #40	; 0x28
 8003cd4:	2102      	movs	r1, #2
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 fde2 	bl	80048a0 <RCCEx_PLL3_Config>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003ce2:	e004      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003cea:	e000      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10b      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cf6:	4b4b      	ldr	r3, [pc, #300]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cfa:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003d06:	4a47      	ldr	r2, [pc, #284]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	6593      	str	r3, [r2, #88]	; 0x58
 8003d0c:	e003      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003d12:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8003d22:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d24:	2300      	movs	r3, #0
 8003d26:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003d28:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	d03b      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d3a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003d3e:	d01f      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003d40:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003d44:	d818      	bhi.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003d46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d4a:	d003      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003d4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d50:	d007      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003d52:	e011      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d54:	4b33      	ldr	r3, [pc, #204]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	4a32      	ldr	r2, [pc, #200]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d60:	e00f      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d66:	3328      	adds	r3, #40	; 0x28
 8003d68:	2101      	movs	r1, #1
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 fd98 	bl	80048a0 <RCCEx_PLL3_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d76:	e004      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003d7e:	e000      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10b      	bne.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d8a:	4b26      	ldr	r3, [pc, #152]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9a:	4a22      	ldr	r2, [pc, #136]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d9c:	430b      	orrs	r3, r1
 8003d9e:	6553      	str	r3, [r2, #84]	; 0x54
 8003da0:	e003      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003da6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8003db6:	673b      	str	r3, [r7, #112]	; 0x70
 8003db8:	2300      	movs	r3, #0
 8003dba:	677b      	str	r3, [r7, #116]	; 0x74
 8003dbc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	d034      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd4:	d007      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003dd6:	e011      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dd8:	4b12      	ldr	r3, [pc, #72]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ddc:	4a11      	ldr	r2, [pc, #68]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003de2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003de4:	e00e      	b.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dea:	3308      	adds	r3, #8
 8003dec:	2102      	movs	r1, #2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fca4 	bl	800473c <RCCEx_PLL2_Config>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003dfa:	e003      	b.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003e02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e04:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10d      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e1a:	4a02      	ldr	r2, [pc, #8]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e20:	e006      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003e22:	bf00      	nop
 8003e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003e2c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e38:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003e3c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e3e:	2300      	movs	r3, #0
 8003e40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e42:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8003e46:	460b      	mov	r3, r1
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	d00c      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e50:	3328      	adds	r3, #40	; 0x28
 8003e52:	2102      	movs	r1, #2
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 fd23 	bl	80048a0 <RCCEx_PLL3_Config>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d002      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8003e72:	663b      	str	r3, [r7, #96]	; 0x60
 8003e74:	2300      	movs	r3, #0
 8003e76:	667b      	str	r3, [r7, #100]	; 0x64
 8003e78:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	d038      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e8e:	d018      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003e90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e94:	d811      	bhi.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003e96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9a:	d014      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ea0:	d80b      	bhi.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d011      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003ea6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eaa:	d106      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eac:	4bc3      	ldr	r3, [pc, #780]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	4ac2      	ldr	r2, [pc, #776]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eb6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003eb8:	e008      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003ec0:	e004      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003ec2:	bf00      	nop
 8003ec4:	e002      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003ec6:	bf00      	nop
 8003ec8:	e000      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003eca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ed4:	4bb9      	ldr	r3, [pc, #740]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee4:	4ab5      	ldr	r2, [pc, #724]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ee6:	430b      	orrs	r3, r1
 8003ee8:	6553      	str	r3, [r2, #84]	; 0x54
 8003eea:	e003      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ef0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8003f00:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f02:	2300      	movs	r3, #0
 8003f04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f06:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	d009      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f10:	4baa      	ldr	r3, [pc, #680]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f14:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f1e:	4aa7      	ldr	r2, [pc, #668]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f20:	430b      	orrs	r3, r1
 8003f22:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8003f30:	653b      	str	r3, [r7, #80]	; 0x50
 8003f32:	2300      	movs	r3, #0
 8003f34:	657b      	str	r3, [r7, #84]	; 0x54
 8003f36:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f40:	4b9e      	ldr	r3, [pc, #632]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8003f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f4c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003f50:	4a9a      	ldr	r2, [pc, #616]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f52:	430b      	orrs	r3, r1
 8003f54:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8003f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f64:	2300      	movs	r3, #0
 8003f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f68:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	d009      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f72:	4b92      	ldr	r3, [pc, #584]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f76:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8003f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f80:	4a8e      	ldr	r2, [pc, #568]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f82:	430b      	orrs	r3, r1
 8003f84:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8003f92:	643b      	str	r3, [r7, #64]	; 0x40
 8003f94:	2300      	movs	r3, #0
 8003f96:	647b      	str	r3, [r7, #68]	; 0x44
 8003f98:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	d00e      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fa2:	4b86      	ldr	r3, [pc, #536]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	4a85      	ldr	r2, [pc, #532]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fa8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fac:	6113      	str	r3, [r2, #16]
 8003fae:	4b83      	ldr	r3, [pc, #524]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fb0:	6919      	ldr	r1, [r3, #16]
 8003fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fb6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003fba:	4a80      	ldr	r2, [pc, #512]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8003fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fce:	2300      	movs	r3, #0
 8003fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	d009      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003fdc:	4b77      	ldr	r3, [pc, #476]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe0:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fea:	4a74      	ldr	r2, [pc, #464]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fec:	430b      	orrs	r3, r1
 8003fee:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff8:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8003ffc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ffe:	2300      	movs	r3, #0
 8004000:	637b      	str	r3, [r7, #52]	; 0x34
 8004002:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004006:	460b      	mov	r3, r1
 8004008:	4313      	orrs	r3, r2
 800400a:	d00a      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800400c:	4b6b      	ldr	r3, [pc, #428]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800400e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004010:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8004014:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800401c:	4a67      	ldr	r2, [pc, #412]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800401e:	430b      	orrs	r3, r1
 8004020:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004022:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402a:	2100      	movs	r1, #0
 800402c:	62b9      	str	r1, [r7, #40]	; 0x28
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004034:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004038:	460b      	mov	r3, r1
 800403a:	4313      	orrs	r3, r2
 800403c:	d011      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800403e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004042:	3308      	adds	r3, #8
 8004044:	2100      	movs	r1, #0
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fb78 	bl	800473c <RCCEx_PLL2_Config>
 800404c:	4603      	mov	r3, r0
 800404e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004052:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800405a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800405e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	2100      	movs	r1, #0
 800406c:	6239      	str	r1, [r7, #32]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	627b      	str	r3, [r7, #36]	; 0x24
 8004074:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004078:	460b      	mov	r3, r1
 800407a:	4313      	orrs	r3, r2
 800407c:	d011      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004082:	3308      	adds	r3, #8
 8004084:	2101      	movs	r1, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fb58 	bl	800473c <RCCEx_PLL2_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004092:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800409e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	2100      	movs	r1, #0
 80040ac:	61b9      	str	r1, [r7, #24]
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	61fb      	str	r3, [r7, #28]
 80040b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80040b8:	460b      	mov	r3, r1
 80040ba:	4313      	orrs	r3, r2
 80040bc:	d011      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040c2:	3308      	adds	r3, #8
 80040c4:	2102      	movs	r1, #2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 fb38 	bl	800473c <RCCEx_PLL2_Config>
 80040cc:	4603      	mov	r3, r0
 80040ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80040d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040de:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80040e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ea:	2100      	movs	r1, #0
 80040ec:	6139      	str	r1, [r7, #16]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80040f8:	460b      	mov	r3, r1
 80040fa:	4313      	orrs	r3, r2
 80040fc:	d011      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004102:	3328      	adds	r3, #40	; 0x28
 8004104:	2100      	movs	r1, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fbca 	bl	80048a0 <RCCEx_PLL3_Config>
 800410c:	4603      	mov	r3, r0
 800410e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8004112:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800411e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004122:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412a:	2100      	movs	r1, #0
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	f003 0310 	and.w	r3, r3, #16
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004138:	460b      	mov	r3, r1
 800413a:	4313      	orrs	r3, r2
 800413c:	d011      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800413e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004142:	3328      	adds	r3, #40	; 0x28
 8004144:	2101      	movs	r1, #1
 8004146:	4618      	mov	r0, r3
 8004148:	f000 fbaa 	bl	80048a0 <RCCEx_PLL3_Config>
 800414c:	4603      	mov	r3, r0
 800414e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004152:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800415a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800415e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004162:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416a:	2100      	movs	r1, #0
 800416c:	6039      	str	r1, [r7, #0]
 800416e:	f003 0320 	and.w	r3, r3, #32
 8004172:	607b      	str	r3, [r7, #4]
 8004174:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004178:	460b      	mov	r3, r1
 800417a:	4313      	orrs	r3, r2
 800417c:	d011      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004182:	3328      	adds	r3, #40	; 0x28
 8004184:	2102      	movs	r1, #2
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fb8a 	bl	80048a0 <RCCEx_PLL3_Config>
 800418c:	4603      	mov	r3, r0
 800418e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004192:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800419a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800419e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 80041a2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 80041b6:	46bd      	mov	sp, r7
 80041b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041bc:	58024400 	.word	0x58024400

080041c0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80041c4:	f7fe fd96 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	4904      	ldr	r1, [pc, #16]	; (80041e8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	58024400 	.word	0x58024400
 80041e8:	080066e4 	.word	0x080066e4

080041ec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b089      	sub	sp, #36	; 0x24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041f4:	4ba1      	ldr	r3, [pc, #644]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80041fe:	4b9f      	ldr	r3, [pc, #636]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	0b1b      	lsrs	r3, r3, #12
 8004204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004208:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800420a:	4b9c      	ldr	r3, [pc, #624]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800420c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420e:	091b      	lsrs	r3, r3, #4
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004216:	4b99      	ldr	r3, [pc, #612]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421a:	08db      	lsrs	r3, r3, #3
 800421c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8111 	beq.w	800445c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2b02      	cmp	r3, #2
 800423e:	f000 8083 	beq.w	8004348 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2b02      	cmp	r3, #2
 8004246:	f200 80a1 	bhi.w	800438c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d056      	beq.n	8004304 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004256:	e099      	b.n	800438c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004258:	4b88      	ldr	r3, [pc, #544]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d02d      	beq.n	80042c0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004264:	4b85      	ldr	r3, [pc, #532]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	08db      	lsrs	r3, r3, #3
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	4a84      	ldr	r2, [pc, #528]	; (8004480 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
 8004274:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	ee07 3a90 	vmov	s15, r3
 800427c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	ee07 3a90 	vmov	s15, r3
 8004286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800428a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800428e:	4b7b      	ldr	r3, [pc, #492]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004296:	ee07 3a90 	vmov	s15, r3
 800429a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800429e:	ed97 6a03 	vldr	s12, [r7, #12]
 80042a2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80042be:	e087      	b.n	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	ee07 3a90 	vmov	s15, r3
 80042c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ca:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004488 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80042ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042d2:	4b6a      	ldr	r3, [pc, #424]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042da:	ee07 3a90 	vmov	s15, r3
 80042de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80042e6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004302:	e065      	b.n	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	ee07 3a90 	vmov	s15, r3
 800430a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800430e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800448c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004316:	4b59      	ldr	r3, [pc, #356]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800431e:	ee07 3a90 	vmov	s15, r3
 8004322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004326:	ed97 6a03 	vldr	s12, [r7, #12]
 800432a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800432e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004336:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800433a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800433e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004342:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004346:	e043      	b.n	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	ee07 3a90 	vmov	s15, r3
 800434e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004352:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004490 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800435a:	4b48      	ldr	r3, [pc, #288]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800435c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004362:	ee07 3a90 	vmov	s15, r3
 8004366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800436a:	ed97 6a03 	vldr	s12, [r7, #12]
 800436e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800437a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800437e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004386:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800438a:	e021      	b.n	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	ee07 3a90 	vmov	s15, r3
 8004392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004396:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800448c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800439a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800439e:	4b37      	ldr	r3, [pc, #220]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a6:	ee07 3a90 	vmov	s15, r3
 80043aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80043b2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80043b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043ce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80043d0:	4b2a      	ldr	r3, [pc, #168]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d4:	0a5b      	lsrs	r3, r3, #9
 80043d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80043e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80043ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043f6:	ee17 2a90 	vmov	r2, s15
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80043fe:	4b1f      	ldr	r3, [pc, #124]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004402:	0c1b      	lsrs	r3, r3, #16
 8004404:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004408:	ee07 3a90 	vmov	s15, r3
 800440c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004410:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004414:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004418:	edd7 6a07 	vldr	s13, [r7, #28]
 800441c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004424:	ee17 2a90 	vmov	r2, s15
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800442c:	4b13      	ldr	r3, [pc, #76]	; (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	0e1b      	lsrs	r3, r3, #24
 8004432:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004436:	ee07 3a90 	vmov	s15, r3
 800443a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800443e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004442:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004446:	edd7 6a07 	vldr	s13, [r7, #28]
 800444a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800444e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004452:	ee17 2a90 	vmov	r2, s15
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800445a:	e008      	b.n	800446e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	609a      	str	r2, [r3, #8]
}
 800446e:	bf00      	nop
 8004470:	3724      	adds	r7, #36	; 0x24
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	58024400 	.word	0x58024400
 8004480:	03d09000 	.word	0x03d09000
 8004484:	46000000 	.word	0x46000000
 8004488:	4c742400 	.word	0x4c742400
 800448c:	4a742400 	.word	0x4a742400
 8004490:	4bbebc20 	.word	0x4bbebc20

08004494 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004494:	b480      	push	{r7}
 8004496:	b089      	sub	sp, #36	; 0x24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800449c:	4ba1      	ldr	r3, [pc, #644]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800449e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a0:	f003 0303 	and.w	r3, r3, #3
 80044a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80044a6:	4b9f      	ldr	r3, [pc, #636]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044aa:	0d1b      	lsrs	r3, r3, #20
 80044ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80044b2:	4b9c      	ldr	r3, [pc, #624]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80044be:	4b99      	ldr	r3, [pc, #612]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	08db      	lsrs	r3, r3, #3
 80044c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	fb02 f303 	mul.w	r3, r2, r3
 80044ce:	ee07 3a90 	vmov	s15, r3
 80044d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8111 	beq.w	8004704 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	f000 8083 	beq.w	80045f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	f200 80a1 	bhi.w	8004634 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d003      	beq.n	8004500 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d056      	beq.n	80045ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80044fe:	e099      	b.n	8004634 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004500:	4b88      	ldr	r3, [pc, #544]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	d02d      	beq.n	8004568 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800450c:	4b85      	ldr	r3, [pc, #532]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	08db      	lsrs	r3, r3, #3
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	4a84      	ldr	r2, [pc, #528]	; (8004728 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004518:	fa22 f303 	lsr.w	r3, r2, r3
 800451c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	ee07 3a90 	vmov	s15, r3
 8004524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	ee07 3a90 	vmov	s15, r3
 800452e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004536:	4b7b      	ldr	r3, [pc, #492]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800453e:	ee07 3a90 	vmov	s15, r3
 8004542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004546:	ed97 6a03 	vldr	s12, [r7, #12]
 800454a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800454e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004556:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800455a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800455e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004562:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004566:	e087      	b.n	8004678 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	ee07 3a90 	vmov	s15, r3
 800456e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004572:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004730 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800457a:	4b6a      	ldr	r3, [pc, #424]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004582:	ee07 3a90 	vmov	s15, r3
 8004586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800458a:	ed97 6a03 	vldr	s12, [r7, #12]
 800458e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800459a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800459e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045aa:	e065      	b.n	8004678 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004734 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80045ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045be:	4b59      	ldr	r3, [pc, #356]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045c6:	ee07 3a90 	vmov	s15, r3
 80045ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80045d2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80045d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045ee:	e043      	b.n	8004678 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	ee07 3a90 	vmov	s15, r3
 80045f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045fa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004738 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80045fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004602:	4b48      	ldr	r3, [pc, #288]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800460a:	ee07 3a90 	vmov	s15, r3
 800460e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004612:	ed97 6a03 	vldr	s12, [r7, #12]
 8004616:	eddf 5a45 	vldr	s11, [pc, #276]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800461a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800461e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004622:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800462a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800462e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004632:	e021      	b.n	8004678 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	ee07 3a90 	vmov	s15, r3
 800463a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800463e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004734 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004646:	4b37      	ldr	r3, [pc, #220]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800464e:	ee07 3a90 	vmov	s15, r3
 8004652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004656:	ed97 6a03 	vldr	s12, [r7, #12]
 800465a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800465e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800466a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800466e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004676:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004678:	4b2a      	ldr	r3, [pc, #168]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467c:	0a5b      	lsrs	r3, r3, #9
 800467e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004682:	ee07 3a90 	vmov	s15, r3
 8004686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800468a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800468e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004692:	edd7 6a07 	vldr	s13, [r7, #28]
 8004696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800469a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800469e:	ee17 2a90 	vmov	r2, s15
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80046a6:	4b1f      	ldr	r3, [pc, #124]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	0c1b      	lsrs	r3, r3, #16
 80046ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046b0:	ee07 3a90 	vmov	s15, r3
 80046b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80046c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046cc:	ee17 2a90 	vmov	r2, s15
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80046d4:	4b13      	ldr	r3, [pc, #76]	; (8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d8:	0e1b      	lsrs	r3, r3, #24
 80046da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046de:	ee07 3a90 	vmov	s15, r3
 80046e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80046f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046fa:	ee17 2a90 	vmov	r2, s15
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004702:	e008      	b.n	8004716 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	609a      	str	r2, [r3, #8]
}
 8004716:	bf00      	nop
 8004718:	3724      	adds	r7, #36	; 0x24
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	58024400 	.word	0x58024400
 8004728:	03d09000 	.word	0x03d09000
 800472c:	46000000 	.word	0x46000000
 8004730:	4c742400 	.word	0x4c742400
 8004734:	4a742400 	.word	0x4a742400
 8004738:	4bbebc20 	.word	0x4bbebc20

0800473c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800474a:	4b53      	ldr	r3, [pc, #332]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800474c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2b03      	cmp	r3, #3
 8004754:	d101      	bne.n	800475a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e099      	b.n	800488e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800475a:	4b4f      	ldr	r3, [pc, #316]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a4e      	ldr	r2, [pc, #312]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004760:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004766:	f7fc fd7f 	bl	8001268 <HAL_GetTick>
 800476a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800476c:	e008      	b.n	8004780 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800476e:	f7fc fd7b 	bl	8001268 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d901      	bls.n	8004780 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e086      	b.n	800488e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004780:	4b45      	ldr	r3, [pc, #276]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f0      	bne.n	800476e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800478c:	4b42      	ldr	r3, [pc, #264]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800478e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004790:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	031b      	lsls	r3, r3, #12
 800479a:	493f      	ldr	r1, [pc, #252]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	628b      	str	r3, [r1, #40]	; 0x28
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	3b01      	subs	r3, #1
 80047a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	025b      	lsls	r3, r3, #9
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	041b      	lsls	r3, r3, #16
 80047be:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	061b      	lsls	r3, r3, #24
 80047cc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047d0:	4931      	ldr	r1, [pc, #196]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80047d6:	4b30      	ldr	r3, [pc, #192]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	492d      	ldr	r1, [pc, #180]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80047e8:	4b2b      	ldr	r3, [pc, #172]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	f023 0220 	bic.w	r2, r3, #32
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	4928      	ldr	r1, [pc, #160]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80047fa:	4b27      	ldr	r3, [pc, #156]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 80047fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fe:	4a26      	ldr	r2, [pc, #152]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004800:	f023 0310 	bic.w	r3, r3, #16
 8004804:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004806:	4b24      	ldr	r3, [pc, #144]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004808:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800480a:	4b24      	ldr	r3, [pc, #144]	; (800489c <RCCEx_PLL2_Config+0x160>)
 800480c:	4013      	ands	r3, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	69d2      	ldr	r2, [r2, #28]
 8004812:	00d2      	lsls	r2, r2, #3
 8004814:	4920      	ldr	r1, [pc, #128]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004816:	4313      	orrs	r3, r2
 8004818:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800481a:	4b1f      	ldr	r3, [pc, #124]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800481c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481e:	4a1e      	ldr	r2, [pc, #120]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004820:	f043 0310 	orr.w	r3, r3, #16
 8004824:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d106      	bne.n	800483a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800482c:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800482e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004830:	4a19      	ldr	r2, [pc, #100]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004832:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004836:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004838:	e00f      	b.n	800485a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d106      	bne.n	800484e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004840:	4b15      	ldr	r3, [pc, #84]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004844:	4a14      	ldr	r2, [pc, #80]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004846:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800484a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800484c:	e005      	b.n	800485a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800484e:	4b12      	ldr	r3, [pc, #72]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004852:	4a11      	ldr	r2, [pc, #68]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004858:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800485a:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a0e      	ldr	r2, [pc, #56]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004860:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004864:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004866:	f7fc fcff 	bl	8001268 <HAL_GetTick>
 800486a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800486c:	e008      	b.n	8004880 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800486e:	f7fc fcfb 	bl	8001268 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e006      	b.n	800488e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004880:	4b05      	ldr	r3, [pc, #20]	; (8004898 <RCCEx_PLL2_Config+0x15c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800488c:	7bfb      	ldrb	r3, [r7, #15]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	58024400 	.word	0x58024400
 800489c:	ffff0007 	.word	0xffff0007

080048a0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80048ae:	4b53      	ldr	r3, [pc, #332]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b2:	f003 0303 	and.w	r3, r3, #3
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d101      	bne.n	80048be <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e099      	b.n	80049f2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80048be:	4b4f      	ldr	r3, [pc, #316]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a4e      	ldr	r2, [pc, #312]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80048c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048ca:	f7fc fccd 	bl	8001268 <HAL_GetTick>
 80048ce:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80048d0:	e008      	b.n	80048e4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80048d2:	f7fc fcc9 	bl	8001268 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d901      	bls.n	80048e4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e086      	b.n	80049f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80048e4:	4b45      	ldr	r3, [pc, #276]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1f0      	bne.n	80048d2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80048f0:	4b42      	ldr	r3, [pc, #264]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	051b      	lsls	r3, r3, #20
 80048fe:	493f      	ldr	r1, [pc, #252]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004900:	4313      	orrs	r3, r2
 8004902:	628b      	str	r3, [r1, #40]	; 0x28
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	3b01      	subs	r3, #1
 800490a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	3b01      	subs	r3, #1
 8004914:	025b      	lsls	r3, r3, #9
 8004916:	b29b      	uxth	r3, r3
 8004918:	431a      	orrs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	3b01      	subs	r3, #1
 8004920:	041b      	lsls	r3, r3, #16
 8004922:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004926:	431a      	orrs	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	3b01      	subs	r3, #1
 800492e:	061b      	lsls	r3, r3, #24
 8004930:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004934:	4931      	ldr	r1, [pc, #196]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004936:	4313      	orrs	r3, r2
 8004938:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800493a:	4b30      	ldr	r3, [pc, #192]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	492d      	ldr	r1, [pc, #180]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004948:	4313      	orrs	r3, r2
 800494a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800494c:	4b2b      	ldr	r3, [pc, #172]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 800494e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004950:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	4928      	ldr	r1, [pc, #160]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 800495a:	4313      	orrs	r3, r2
 800495c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800495e:	4b27      	ldr	r3, [pc, #156]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	4a26      	ldr	r2, [pc, #152]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004968:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800496a:	4b24      	ldr	r3, [pc, #144]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 800496c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800496e:	4b24      	ldr	r3, [pc, #144]	; (8004a00 <RCCEx_PLL3_Config+0x160>)
 8004970:	4013      	ands	r3, r2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	69d2      	ldr	r2, [r2, #28]
 8004976:	00d2      	lsls	r2, r2, #3
 8004978:	4920      	ldr	r1, [pc, #128]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 800497a:	4313      	orrs	r3, r2
 800497c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800497e:	4b1f      	ldr	r3, [pc, #124]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	4a1e      	ldr	r2, [pc, #120]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004988:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d106      	bne.n	800499e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004990:	4b1a      	ldr	r3, [pc, #104]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004994:	4a19      	ldr	r2, [pc, #100]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 8004996:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800499a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800499c:	e00f      	b.n	80049be <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d106      	bne.n	80049b2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80049a4:	4b15      	ldr	r3, [pc, #84]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a8:	4a14      	ldr	r2, [pc, #80]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80049ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80049b0:	e005      	b.n	80049be <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80049b2:	4b12      	ldr	r3, [pc, #72]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b6:	4a11      	ldr	r2, [pc, #68]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049bc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80049be:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a0e      	ldr	r2, [pc, #56]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ca:	f7fc fc4d 	bl	8001268 <HAL_GetTick>
 80049ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80049d0:	e008      	b.n	80049e4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80049d2:	f7fc fc49 	bl	8001268 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e006      	b.n	80049f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80049e4:	4b05      	ldr	r3, [pc, #20]	; (80049fc <RCCEx_PLL3_Config+0x15c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d0f0      	beq.n	80049d2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	58024400 	.word	0x58024400
 8004a00:	ffff0007 	.word	0xffff0007

08004a04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e042      	b.n	8004a9c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7fc fa1b 	bl	8000e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2224      	movs	r2, #36	; 0x24
 8004a32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f8ba 	bl	8004bc0 <UART_SetConfig>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e022      	b.n	8004a9c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fe16 	bl	8005690 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fe9d 	bl	80057d4 <UART_CheckIdleState>
 8004a9a:	4603      	mov	r3, r0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	; 0x28
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	603b      	str	r3, [r7, #0]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aba:	2b20      	cmp	r3, #32
 8004abc:	d17b      	bne.n	8004bb6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d002      	beq.n	8004aca <HAL_UART_Transmit+0x26>
 8004ac4:	88fb      	ldrh	r3, [r7, #6]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e074      	b.n	8004bb8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2221      	movs	r2, #33	; 0x21
 8004ada:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ade:	f7fc fbc3 	bl	8001268 <HAL_GetTick>
 8004ae2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	88fa      	ldrh	r2, [r7, #6]
 8004ae8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	88fa      	ldrh	r2, [r7, #6]
 8004af0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004afc:	d108      	bne.n	8004b10 <HAL_UART_Transmit+0x6c>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d104      	bne.n	8004b10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b06:	2300      	movs	r3, #0
 8004b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	61bb      	str	r3, [r7, #24]
 8004b0e:	e003      	b.n	8004b18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b14:	2300      	movs	r3, #0
 8004b16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b18:	e030      	b.n	8004b7c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	2180      	movs	r1, #128	; 0x80
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 feff 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d005      	beq.n	8004b3c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e03d      	b.n	8004bb8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10b      	bne.n	8004b5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	881b      	ldrh	r3, [r3, #0]
 8004b46:	461a      	mov	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b50:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	3302      	adds	r3, #2
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	e007      	b.n	8004b6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	781a      	ldrb	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	3301      	adds	r3, #1
 8004b68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	3b01      	subs	r3, #1
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1c8      	bne.n	8004b1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	2140      	movs	r1, #64	; 0x40
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f000 fec8 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e006      	b.n	8004bb8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2220      	movs	r2, #32
 8004bae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e000      	b.n	8004bb8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004bb6:	2302      	movs	r3, #2
  }
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3720      	adds	r7, #32
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc4:	b092      	sub	sp, #72	; 0x48
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4bbe      	ldr	r3, [pc, #760]	; (8004ee8 <UART_SetConfig+0x328>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	6812      	ldr	r2, [r2, #0]
 8004bf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4ab3      	ldr	r2, [pc, #716]	; (8004eec <UART_SetConfig+0x32c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d004      	beq.n	8004c2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	4baf      	ldr	r3, [pc, #700]	; (8004ef0 <UART_SetConfig+0x330>)
 8004c34:	4013      	ands	r3, r2
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	f023 010f 	bic.w	r1, r3, #15
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4aa6      	ldr	r2, [pc, #664]	; (8004ef4 <UART_SetConfig+0x334>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d177      	bne.n	8004d50 <UART_SetConfig+0x190>
 8004c60:	4ba5      	ldr	r3, [pc, #660]	; (8004ef8 <UART_SetConfig+0x338>)
 8004c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c68:	2b28      	cmp	r3, #40	; 0x28
 8004c6a:	d86d      	bhi.n	8004d48 <UART_SetConfig+0x188>
 8004c6c:	a201      	add	r2, pc, #4	; (adr r2, 8004c74 <UART_SetConfig+0xb4>)
 8004c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c72:	bf00      	nop
 8004c74:	08004d19 	.word	0x08004d19
 8004c78:	08004d49 	.word	0x08004d49
 8004c7c:	08004d49 	.word	0x08004d49
 8004c80:	08004d49 	.word	0x08004d49
 8004c84:	08004d49 	.word	0x08004d49
 8004c88:	08004d49 	.word	0x08004d49
 8004c8c:	08004d49 	.word	0x08004d49
 8004c90:	08004d49 	.word	0x08004d49
 8004c94:	08004d21 	.word	0x08004d21
 8004c98:	08004d49 	.word	0x08004d49
 8004c9c:	08004d49 	.word	0x08004d49
 8004ca0:	08004d49 	.word	0x08004d49
 8004ca4:	08004d49 	.word	0x08004d49
 8004ca8:	08004d49 	.word	0x08004d49
 8004cac:	08004d49 	.word	0x08004d49
 8004cb0:	08004d49 	.word	0x08004d49
 8004cb4:	08004d29 	.word	0x08004d29
 8004cb8:	08004d49 	.word	0x08004d49
 8004cbc:	08004d49 	.word	0x08004d49
 8004cc0:	08004d49 	.word	0x08004d49
 8004cc4:	08004d49 	.word	0x08004d49
 8004cc8:	08004d49 	.word	0x08004d49
 8004ccc:	08004d49 	.word	0x08004d49
 8004cd0:	08004d49 	.word	0x08004d49
 8004cd4:	08004d31 	.word	0x08004d31
 8004cd8:	08004d49 	.word	0x08004d49
 8004cdc:	08004d49 	.word	0x08004d49
 8004ce0:	08004d49 	.word	0x08004d49
 8004ce4:	08004d49 	.word	0x08004d49
 8004ce8:	08004d49 	.word	0x08004d49
 8004cec:	08004d49 	.word	0x08004d49
 8004cf0:	08004d49 	.word	0x08004d49
 8004cf4:	08004d39 	.word	0x08004d39
 8004cf8:	08004d49 	.word	0x08004d49
 8004cfc:	08004d49 	.word	0x08004d49
 8004d00:	08004d49 	.word	0x08004d49
 8004d04:	08004d49 	.word	0x08004d49
 8004d08:	08004d49 	.word	0x08004d49
 8004d0c:	08004d49 	.word	0x08004d49
 8004d10:	08004d49 	.word	0x08004d49
 8004d14:	08004d41 	.word	0x08004d41
 8004d18:	2301      	movs	r3, #1
 8004d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d1e:	e222      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d20:	2304      	movs	r3, #4
 8004d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d26:	e21e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d28:	2308      	movs	r3, #8
 8004d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d2e:	e21a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d30:	2310      	movs	r3, #16
 8004d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d36:	e216      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d38:	2320      	movs	r3, #32
 8004d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d3e:	e212      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d40:	2340      	movs	r3, #64	; 0x40
 8004d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d46:	e20e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d48:	2380      	movs	r3, #128	; 0x80
 8004d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4e:	e20a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a69      	ldr	r2, [pc, #420]	; (8004efc <UART_SetConfig+0x33c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d130      	bne.n	8004dbc <UART_SetConfig+0x1fc>
 8004d5a:	4b67      	ldr	r3, [pc, #412]	; (8004ef8 <UART_SetConfig+0x338>)
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	d826      	bhi.n	8004db4 <UART_SetConfig+0x1f4>
 8004d66:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <UART_SetConfig+0x1ac>)
 8004d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6c:	08004d85 	.word	0x08004d85
 8004d70:	08004d8d 	.word	0x08004d8d
 8004d74:	08004d95 	.word	0x08004d95
 8004d78:	08004d9d 	.word	0x08004d9d
 8004d7c:	08004da5 	.word	0x08004da5
 8004d80:	08004dad 	.word	0x08004dad
 8004d84:	2300      	movs	r3, #0
 8004d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d8a:	e1ec      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d8c:	2304      	movs	r3, #4
 8004d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d92:	e1e8      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d94:	2308      	movs	r3, #8
 8004d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d9a:	e1e4      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004da2:	e1e0      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004da4:	2320      	movs	r3, #32
 8004da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004daa:	e1dc      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004dac:	2340      	movs	r3, #64	; 0x40
 8004dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db2:	e1d8      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004db4:	2380      	movs	r3, #128	; 0x80
 8004db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dba:	e1d4      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a4f      	ldr	r2, [pc, #316]	; (8004f00 <UART_SetConfig+0x340>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d130      	bne.n	8004e28 <UART_SetConfig+0x268>
 8004dc6:	4b4c      	ldr	r3, [pc, #304]	; (8004ef8 <UART_SetConfig+0x338>)
 8004dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	2b05      	cmp	r3, #5
 8004dd0:	d826      	bhi.n	8004e20 <UART_SetConfig+0x260>
 8004dd2:	a201      	add	r2, pc, #4	; (adr r2, 8004dd8 <UART_SetConfig+0x218>)
 8004dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd8:	08004df1 	.word	0x08004df1
 8004ddc:	08004df9 	.word	0x08004df9
 8004de0:	08004e01 	.word	0x08004e01
 8004de4:	08004e09 	.word	0x08004e09
 8004de8:	08004e11 	.word	0x08004e11
 8004dec:	08004e19 	.word	0x08004e19
 8004df0:	2300      	movs	r3, #0
 8004df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004df6:	e1b6      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004df8:	2304      	movs	r3, #4
 8004dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dfe:	e1b2      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e00:	2308      	movs	r3, #8
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e06:	e1ae      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e08:	2310      	movs	r3, #16
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e0e:	e1aa      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e10:	2320      	movs	r3, #32
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e16:	e1a6      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e18:	2340      	movs	r3, #64	; 0x40
 8004e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e1e:	e1a2      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e20:	2380      	movs	r3, #128	; 0x80
 8004e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e26:	e19e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a35      	ldr	r2, [pc, #212]	; (8004f04 <UART_SetConfig+0x344>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d130      	bne.n	8004e94 <UART_SetConfig+0x2d4>
 8004e32:	4b31      	ldr	r3, [pc, #196]	; (8004ef8 <UART_SetConfig+0x338>)
 8004e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	2b05      	cmp	r3, #5
 8004e3c:	d826      	bhi.n	8004e8c <UART_SetConfig+0x2cc>
 8004e3e:	a201      	add	r2, pc, #4	; (adr r2, 8004e44 <UART_SetConfig+0x284>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004e5d 	.word	0x08004e5d
 8004e48:	08004e65 	.word	0x08004e65
 8004e4c:	08004e6d 	.word	0x08004e6d
 8004e50:	08004e75 	.word	0x08004e75
 8004e54:	08004e7d 	.word	0x08004e7d
 8004e58:	08004e85 	.word	0x08004e85
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e62:	e180      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e64:	2304      	movs	r3, #4
 8004e66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e6a:	e17c      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e6c:	2308      	movs	r3, #8
 8004e6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e72:	e178      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e74:	2310      	movs	r3, #16
 8004e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e7a:	e174      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e7c:	2320      	movs	r3, #32
 8004e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e82:	e170      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e84:	2340      	movs	r3, #64	; 0x40
 8004e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e8a:	e16c      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e8c:	2380      	movs	r3, #128	; 0x80
 8004e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e92:	e168      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1b      	ldr	r2, [pc, #108]	; (8004f08 <UART_SetConfig+0x348>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d142      	bne.n	8004f24 <UART_SetConfig+0x364>
 8004e9e:	4b16      	ldr	r3, [pc, #88]	; (8004ef8 <UART_SetConfig+0x338>)
 8004ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea2:	f003 0307 	and.w	r3, r3, #7
 8004ea6:	2b05      	cmp	r3, #5
 8004ea8:	d838      	bhi.n	8004f1c <UART_SetConfig+0x35c>
 8004eaa:	a201      	add	r2, pc, #4	; (adr r2, 8004eb0 <UART_SetConfig+0x2f0>)
 8004eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb0:	08004ec9 	.word	0x08004ec9
 8004eb4:	08004ed1 	.word	0x08004ed1
 8004eb8:	08004ed9 	.word	0x08004ed9
 8004ebc:	08004ee1 	.word	0x08004ee1
 8004ec0:	08004f0d 	.word	0x08004f0d
 8004ec4:	08004f15 	.word	0x08004f15
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ece:	e14a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ed0:	2304      	movs	r3, #4
 8004ed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ed6:	e146      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ed8:	2308      	movs	r3, #8
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ede:	e142      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ee6:	e13e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ee8:	cfff69f3 	.word	0xcfff69f3
 8004eec:	58000c00 	.word	0x58000c00
 8004ef0:	11fff4ff 	.word	0x11fff4ff
 8004ef4:	40011000 	.word	0x40011000
 8004ef8:	58024400 	.word	0x58024400
 8004efc:	40004400 	.word	0x40004400
 8004f00:	40004800 	.word	0x40004800
 8004f04:	40004c00 	.word	0x40004c00
 8004f08:	40005000 	.word	0x40005000
 8004f0c:	2320      	movs	r3, #32
 8004f0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f12:	e128      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004f14:	2340      	movs	r3, #64	; 0x40
 8004f16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f1a:	e124      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004f1c:	2380      	movs	r3, #128	; 0x80
 8004f1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f22:	e120      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4acb      	ldr	r2, [pc, #812]	; (8005258 <UART_SetConfig+0x698>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d176      	bne.n	800501c <UART_SetConfig+0x45c>
 8004f2e:	4bcb      	ldr	r3, [pc, #812]	; (800525c <UART_SetConfig+0x69c>)
 8004f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f36:	2b28      	cmp	r3, #40	; 0x28
 8004f38:	d86c      	bhi.n	8005014 <UART_SetConfig+0x454>
 8004f3a:	a201      	add	r2, pc, #4	; (adr r2, 8004f40 <UART_SetConfig+0x380>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004fe5 	.word	0x08004fe5
 8004f44:	08005015 	.word	0x08005015
 8004f48:	08005015 	.word	0x08005015
 8004f4c:	08005015 	.word	0x08005015
 8004f50:	08005015 	.word	0x08005015
 8004f54:	08005015 	.word	0x08005015
 8004f58:	08005015 	.word	0x08005015
 8004f5c:	08005015 	.word	0x08005015
 8004f60:	08004fed 	.word	0x08004fed
 8004f64:	08005015 	.word	0x08005015
 8004f68:	08005015 	.word	0x08005015
 8004f6c:	08005015 	.word	0x08005015
 8004f70:	08005015 	.word	0x08005015
 8004f74:	08005015 	.word	0x08005015
 8004f78:	08005015 	.word	0x08005015
 8004f7c:	08005015 	.word	0x08005015
 8004f80:	08004ff5 	.word	0x08004ff5
 8004f84:	08005015 	.word	0x08005015
 8004f88:	08005015 	.word	0x08005015
 8004f8c:	08005015 	.word	0x08005015
 8004f90:	08005015 	.word	0x08005015
 8004f94:	08005015 	.word	0x08005015
 8004f98:	08005015 	.word	0x08005015
 8004f9c:	08005015 	.word	0x08005015
 8004fa0:	08004ffd 	.word	0x08004ffd
 8004fa4:	08005015 	.word	0x08005015
 8004fa8:	08005015 	.word	0x08005015
 8004fac:	08005015 	.word	0x08005015
 8004fb0:	08005015 	.word	0x08005015
 8004fb4:	08005015 	.word	0x08005015
 8004fb8:	08005015 	.word	0x08005015
 8004fbc:	08005015 	.word	0x08005015
 8004fc0:	08005005 	.word	0x08005005
 8004fc4:	08005015 	.word	0x08005015
 8004fc8:	08005015 	.word	0x08005015
 8004fcc:	08005015 	.word	0x08005015
 8004fd0:	08005015 	.word	0x08005015
 8004fd4:	08005015 	.word	0x08005015
 8004fd8:	08005015 	.word	0x08005015
 8004fdc:	08005015 	.word	0x08005015
 8004fe0:	0800500d 	.word	0x0800500d
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fea:	e0bc      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004fec:	2304      	movs	r3, #4
 8004fee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ff2:	e0b8      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ffa:	e0b4      	b.n	8005166 <UART_SetConfig+0x5a6>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005002:	e0b0      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005004:	2320      	movs	r3, #32
 8005006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800500a:	e0ac      	b.n	8005166 <UART_SetConfig+0x5a6>
 800500c:	2340      	movs	r3, #64	; 0x40
 800500e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005012:	e0a8      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800501a:	e0a4      	b.n	8005166 <UART_SetConfig+0x5a6>
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a8f      	ldr	r2, [pc, #572]	; (8005260 <UART_SetConfig+0x6a0>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d130      	bne.n	8005088 <UART_SetConfig+0x4c8>
 8005026:	4b8d      	ldr	r3, [pc, #564]	; (800525c <UART_SetConfig+0x69c>)
 8005028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	2b05      	cmp	r3, #5
 8005030:	d826      	bhi.n	8005080 <UART_SetConfig+0x4c0>
 8005032:	a201      	add	r2, pc, #4	; (adr r2, 8005038 <UART_SetConfig+0x478>)
 8005034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005038:	08005051 	.word	0x08005051
 800503c:	08005059 	.word	0x08005059
 8005040:	08005061 	.word	0x08005061
 8005044:	08005069 	.word	0x08005069
 8005048:	08005071 	.word	0x08005071
 800504c:	08005079 	.word	0x08005079
 8005050:	2300      	movs	r3, #0
 8005052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005056:	e086      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005058:	2304      	movs	r3, #4
 800505a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800505e:	e082      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005060:	2308      	movs	r3, #8
 8005062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005066:	e07e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005068:	2310      	movs	r3, #16
 800506a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800506e:	e07a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005070:	2320      	movs	r3, #32
 8005072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005076:	e076      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005078:	2340      	movs	r3, #64	; 0x40
 800507a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800507e:	e072      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005080:	2380      	movs	r3, #128	; 0x80
 8005082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005086:	e06e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a75      	ldr	r2, [pc, #468]	; (8005264 <UART_SetConfig+0x6a4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d130      	bne.n	80050f4 <UART_SetConfig+0x534>
 8005092:	4b72      	ldr	r3, [pc, #456]	; (800525c <UART_SetConfig+0x69c>)
 8005094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	2b05      	cmp	r3, #5
 800509c:	d826      	bhi.n	80050ec <UART_SetConfig+0x52c>
 800509e:	a201      	add	r2, pc, #4	; (adr r2, 80050a4 <UART_SetConfig+0x4e4>)
 80050a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a4:	080050bd 	.word	0x080050bd
 80050a8:	080050c5 	.word	0x080050c5
 80050ac:	080050cd 	.word	0x080050cd
 80050b0:	080050d5 	.word	0x080050d5
 80050b4:	080050dd 	.word	0x080050dd
 80050b8:	080050e5 	.word	0x080050e5
 80050bc:	2300      	movs	r3, #0
 80050be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050c2:	e050      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050c4:	2304      	movs	r3, #4
 80050c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050ca:	e04c      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050cc:	2308      	movs	r3, #8
 80050ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050d2:	e048      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050d4:	2310      	movs	r3, #16
 80050d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050da:	e044      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050dc:	2320      	movs	r3, #32
 80050de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050e2:	e040      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050e4:	2340      	movs	r3, #64	; 0x40
 80050e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050ea:	e03c      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050ec:	2380      	movs	r3, #128	; 0x80
 80050ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050f2:	e038      	b.n	8005166 <UART_SetConfig+0x5a6>
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a5b      	ldr	r2, [pc, #364]	; (8005268 <UART_SetConfig+0x6a8>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d130      	bne.n	8005160 <UART_SetConfig+0x5a0>
 80050fe:	4b57      	ldr	r3, [pc, #348]	; (800525c <UART_SetConfig+0x69c>)
 8005100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	2b05      	cmp	r3, #5
 8005108:	d826      	bhi.n	8005158 <UART_SetConfig+0x598>
 800510a:	a201      	add	r2, pc, #4	; (adr r2, 8005110 <UART_SetConfig+0x550>)
 800510c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005110:	08005129 	.word	0x08005129
 8005114:	08005131 	.word	0x08005131
 8005118:	08005139 	.word	0x08005139
 800511c:	08005141 	.word	0x08005141
 8005120:	08005149 	.word	0x08005149
 8005124:	08005151 	.word	0x08005151
 8005128:	2302      	movs	r3, #2
 800512a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800512e:	e01a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005130:	2304      	movs	r3, #4
 8005132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005136:	e016      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005138:	2308      	movs	r3, #8
 800513a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800513e:	e012      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005140:	2310      	movs	r3, #16
 8005142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005146:	e00e      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005148:	2320      	movs	r3, #32
 800514a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800514e:	e00a      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005150:	2340      	movs	r3, #64	; 0x40
 8005152:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005156:	e006      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005158:	2380      	movs	r3, #128	; 0x80
 800515a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800515e:	e002      	b.n	8005166 <UART_SetConfig+0x5a6>
 8005160:	2380      	movs	r3, #128	; 0x80
 8005162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a3f      	ldr	r2, [pc, #252]	; (8005268 <UART_SetConfig+0x6a8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	f040 80f8 	bne.w	8005362 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005172:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005176:	2b20      	cmp	r3, #32
 8005178:	dc46      	bgt.n	8005208 <UART_SetConfig+0x648>
 800517a:	2b02      	cmp	r3, #2
 800517c:	f2c0 8082 	blt.w	8005284 <UART_SetConfig+0x6c4>
 8005180:	3b02      	subs	r3, #2
 8005182:	2b1e      	cmp	r3, #30
 8005184:	d87e      	bhi.n	8005284 <UART_SetConfig+0x6c4>
 8005186:	a201      	add	r2, pc, #4	; (adr r2, 800518c <UART_SetConfig+0x5cc>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	0800520f 	.word	0x0800520f
 8005190:	08005285 	.word	0x08005285
 8005194:	08005217 	.word	0x08005217
 8005198:	08005285 	.word	0x08005285
 800519c:	08005285 	.word	0x08005285
 80051a0:	08005285 	.word	0x08005285
 80051a4:	08005227 	.word	0x08005227
 80051a8:	08005285 	.word	0x08005285
 80051ac:	08005285 	.word	0x08005285
 80051b0:	08005285 	.word	0x08005285
 80051b4:	08005285 	.word	0x08005285
 80051b8:	08005285 	.word	0x08005285
 80051bc:	08005285 	.word	0x08005285
 80051c0:	08005285 	.word	0x08005285
 80051c4:	08005237 	.word	0x08005237
 80051c8:	08005285 	.word	0x08005285
 80051cc:	08005285 	.word	0x08005285
 80051d0:	08005285 	.word	0x08005285
 80051d4:	08005285 	.word	0x08005285
 80051d8:	08005285 	.word	0x08005285
 80051dc:	08005285 	.word	0x08005285
 80051e0:	08005285 	.word	0x08005285
 80051e4:	08005285 	.word	0x08005285
 80051e8:	08005285 	.word	0x08005285
 80051ec:	08005285 	.word	0x08005285
 80051f0:	08005285 	.word	0x08005285
 80051f4:	08005285 	.word	0x08005285
 80051f8:	08005285 	.word	0x08005285
 80051fc:	08005285 	.word	0x08005285
 8005200:	08005285 	.word	0x08005285
 8005204:	08005277 	.word	0x08005277
 8005208:	2b40      	cmp	r3, #64	; 0x40
 800520a:	d037      	beq.n	800527c <UART_SetConfig+0x6bc>
 800520c:	e03a      	b.n	8005284 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800520e:	f7fe ffd7 	bl	80041c0 <HAL_RCCEx_GetD3PCLK1Freq>
 8005212:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005214:	e03c      	b.n	8005290 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800521a:	4618      	mov	r0, r3
 800521c:	f7fe ffe6 	bl	80041ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005222:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005224:	e034      	b.n	8005290 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005226:	f107 0318 	add.w	r3, r7, #24
 800522a:	4618      	mov	r0, r3
 800522c:	f7ff f932 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005234:	e02c      	b.n	8005290 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005236:	4b09      	ldr	r3, [pc, #36]	; (800525c <UART_SetConfig+0x69c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d016      	beq.n	8005270 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005242:	4b06      	ldr	r3, [pc, #24]	; (800525c <UART_SetConfig+0x69c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	08db      	lsrs	r3, r3, #3
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	4a07      	ldr	r2, [pc, #28]	; (800526c <UART_SetConfig+0x6ac>)
 800524e:	fa22 f303 	lsr.w	r3, r2, r3
 8005252:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005254:	e01c      	b.n	8005290 <UART_SetConfig+0x6d0>
 8005256:	bf00      	nop
 8005258:	40011400 	.word	0x40011400
 800525c:	58024400 	.word	0x58024400
 8005260:	40007800 	.word	0x40007800
 8005264:	40007c00 	.word	0x40007c00
 8005268:	58000c00 	.word	0x58000c00
 800526c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005270:	4b9d      	ldr	r3, [pc, #628]	; (80054e8 <UART_SetConfig+0x928>)
 8005272:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005274:	e00c      	b.n	8005290 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005276:	4b9d      	ldr	r3, [pc, #628]	; (80054ec <UART_SetConfig+0x92c>)
 8005278:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800527a:	e009      	b.n	8005290 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800527c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005280:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005282:	e005      	b.n	8005290 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800528e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 81de 	beq.w	8005654 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	4a94      	ldr	r2, [pc, #592]	; (80054f0 <UART_SetConfig+0x930>)
 800529e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052a2:	461a      	mov	r2, r3
 80052a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80052aa:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	4613      	mov	r3, r2
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	4413      	add	r3, r2
 80052b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d305      	bcc.n	80052c8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d903      	bls.n	80052d0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80052ce:	e1c1      	b.n	8005654 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052d2:	2200      	movs	r2, #0
 80052d4:	60bb      	str	r3, [r7, #8]
 80052d6:	60fa      	str	r2, [r7, #12]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	4a84      	ldr	r2, [pc, #528]	; (80054f0 <UART_SetConfig+0x930>)
 80052de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	2200      	movs	r2, #0
 80052e6:	603b      	str	r3, [r7, #0]
 80052e8:	607a      	str	r2, [r7, #4]
 80052ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80052f2:	f7fb f845 	bl	8000380 <__aeabi_uldivmod>
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4610      	mov	r0, r2
 80052fc:	4619      	mov	r1, r3
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	020b      	lsls	r3, r1, #8
 8005308:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800530c:	0202      	lsls	r2, r0, #8
 800530e:	6979      	ldr	r1, [r7, #20]
 8005310:	6849      	ldr	r1, [r1, #4]
 8005312:	0849      	lsrs	r1, r1, #1
 8005314:	2000      	movs	r0, #0
 8005316:	460c      	mov	r4, r1
 8005318:	4605      	mov	r5, r0
 800531a:	eb12 0804 	adds.w	r8, r2, r4
 800531e:	eb43 0905 	adc.w	r9, r3, r5
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	469a      	mov	sl, r3
 800532a:	4693      	mov	fp, r2
 800532c:	4652      	mov	r2, sl
 800532e:	465b      	mov	r3, fp
 8005330:	4640      	mov	r0, r8
 8005332:	4649      	mov	r1, r9
 8005334:	f7fb f824 	bl	8000380 <__aeabi_uldivmod>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	4613      	mov	r3, r2
 800533e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005342:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005346:	d308      	bcc.n	800535a <UART_SetConfig+0x79a>
 8005348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800534e:	d204      	bcs.n	800535a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005356:	60da      	str	r2, [r3, #12]
 8005358:	e17c      	b.n	8005654 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005360:	e178      	b.n	8005654 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800536a:	f040 80c5 	bne.w	80054f8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800536e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005372:	2b20      	cmp	r3, #32
 8005374:	dc48      	bgt.n	8005408 <UART_SetConfig+0x848>
 8005376:	2b00      	cmp	r3, #0
 8005378:	db7b      	blt.n	8005472 <UART_SetConfig+0x8b2>
 800537a:	2b20      	cmp	r3, #32
 800537c:	d879      	bhi.n	8005472 <UART_SetConfig+0x8b2>
 800537e:	a201      	add	r2, pc, #4	; (adr r2, 8005384 <UART_SetConfig+0x7c4>)
 8005380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005384:	0800540f 	.word	0x0800540f
 8005388:	08005417 	.word	0x08005417
 800538c:	08005473 	.word	0x08005473
 8005390:	08005473 	.word	0x08005473
 8005394:	0800541f 	.word	0x0800541f
 8005398:	08005473 	.word	0x08005473
 800539c:	08005473 	.word	0x08005473
 80053a0:	08005473 	.word	0x08005473
 80053a4:	0800542f 	.word	0x0800542f
 80053a8:	08005473 	.word	0x08005473
 80053ac:	08005473 	.word	0x08005473
 80053b0:	08005473 	.word	0x08005473
 80053b4:	08005473 	.word	0x08005473
 80053b8:	08005473 	.word	0x08005473
 80053bc:	08005473 	.word	0x08005473
 80053c0:	08005473 	.word	0x08005473
 80053c4:	0800543f 	.word	0x0800543f
 80053c8:	08005473 	.word	0x08005473
 80053cc:	08005473 	.word	0x08005473
 80053d0:	08005473 	.word	0x08005473
 80053d4:	08005473 	.word	0x08005473
 80053d8:	08005473 	.word	0x08005473
 80053dc:	08005473 	.word	0x08005473
 80053e0:	08005473 	.word	0x08005473
 80053e4:	08005473 	.word	0x08005473
 80053e8:	08005473 	.word	0x08005473
 80053ec:	08005473 	.word	0x08005473
 80053f0:	08005473 	.word	0x08005473
 80053f4:	08005473 	.word	0x08005473
 80053f8:	08005473 	.word	0x08005473
 80053fc:	08005473 	.word	0x08005473
 8005400:	08005473 	.word	0x08005473
 8005404:	08005465 	.word	0x08005465
 8005408:	2b40      	cmp	r3, #64	; 0x40
 800540a:	d02e      	beq.n	800546a <UART_SetConfig+0x8aa>
 800540c:	e031      	b.n	8005472 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800540e:	f7fd fca1 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 8005412:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005414:	e033      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005416:	f7fd fcb3 	bl	8002d80 <HAL_RCC_GetPCLK2Freq>
 800541a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800541c:	e02f      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005422:	4618      	mov	r0, r3
 8005424:	f7fe fee2 	bl	80041ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800542c:	e027      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800542e:	f107 0318 	add.w	r3, r7, #24
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff f82e 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800543c:	e01f      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800543e:	4b2d      	ldr	r3, [pc, #180]	; (80054f4 <UART_SetConfig+0x934>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d009      	beq.n	800545e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800544a:	4b2a      	ldr	r3, [pc, #168]	; (80054f4 <UART_SetConfig+0x934>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	08db      	lsrs	r3, r3, #3
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	4a24      	ldr	r2, [pc, #144]	; (80054e8 <UART_SetConfig+0x928>)
 8005456:	fa22 f303 	lsr.w	r3, r2, r3
 800545a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800545c:	e00f      	b.n	800547e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800545e:	4b22      	ldr	r3, [pc, #136]	; (80054e8 <UART_SetConfig+0x928>)
 8005460:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005462:	e00c      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005464:	4b21      	ldr	r3, [pc, #132]	; (80054ec <UART_SetConfig+0x92c>)
 8005466:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005468:	e009      	b.n	800547e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800546a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800546e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005470:	e005      	b.n	800547e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005472:	2300      	movs	r3, #0
 8005474:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800547c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800547e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80e7 	beq.w	8005654 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548a:	4a19      	ldr	r2, [pc, #100]	; (80054f0 <UART_SetConfig+0x930>)
 800548c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005490:	461a      	mov	r2, r3
 8005492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005494:	fbb3 f3f2 	udiv	r3, r3, r2
 8005498:	005a      	lsls	r2, r3, #1
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	085b      	lsrs	r3, r3, #1
 80054a0:	441a      	add	r2, r3
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054aa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ae:	2b0f      	cmp	r3, #15
 80054b0:	d916      	bls.n	80054e0 <UART_SetConfig+0x920>
 80054b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054b8:	d212      	bcs.n	80054e0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f023 030f 	bic.w	r3, r3, #15
 80054c2:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c6:	085b      	lsrs	r3, r3, #1
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	f003 0307 	and.w	r3, r3, #7
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80054d2:	4313      	orrs	r3, r2
 80054d4:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80054dc:	60da      	str	r2, [r3, #12]
 80054de:	e0b9      	b.n	8005654 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80054e6:	e0b5      	b.n	8005654 <UART_SetConfig+0xa94>
 80054e8:	03d09000 	.word	0x03d09000
 80054ec:	003d0900 	.word	0x003d0900
 80054f0:	080066f4 	.word	0x080066f4
 80054f4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80054f8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80054fc:	2b20      	cmp	r3, #32
 80054fe:	dc49      	bgt.n	8005594 <UART_SetConfig+0x9d4>
 8005500:	2b00      	cmp	r3, #0
 8005502:	db7c      	blt.n	80055fe <UART_SetConfig+0xa3e>
 8005504:	2b20      	cmp	r3, #32
 8005506:	d87a      	bhi.n	80055fe <UART_SetConfig+0xa3e>
 8005508:	a201      	add	r2, pc, #4	; (adr r2, 8005510 <UART_SetConfig+0x950>)
 800550a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800550e:	bf00      	nop
 8005510:	0800559b 	.word	0x0800559b
 8005514:	080055a3 	.word	0x080055a3
 8005518:	080055ff 	.word	0x080055ff
 800551c:	080055ff 	.word	0x080055ff
 8005520:	080055ab 	.word	0x080055ab
 8005524:	080055ff 	.word	0x080055ff
 8005528:	080055ff 	.word	0x080055ff
 800552c:	080055ff 	.word	0x080055ff
 8005530:	080055bb 	.word	0x080055bb
 8005534:	080055ff 	.word	0x080055ff
 8005538:	080055ff 	.word	0x080055ff
 800553c:	080055ff 	.word	0x080055ff
 8005540:	080055ff 	.word	0x080055ff
 8005544:	080055ff 	.word	0x080055ff
 8005548:	080055ff 	.word	0x080055ff
 800554c:	080055ff 	.word	0x080055ff
 8005550:	080055cb 	.word	0x080055cb
 8005554:	080055ff 	.word	0x080055ff
 8005558:	080055ff 	.word	0x080055ff
 800555c:	080055ff 	.word	0x080055ff
 8005560:	080055ff 	.word	0x080055ff
 8005564:	080055ff 	.word	0x080055ff
 8005568:	080055ff 	.word	0x080055ff
 800556c:	080055ff 	.word	0x080055ff
 8005570:	080055ff 	.word	0x080055ff
 8005574:	080055ff 	.word	0x080055ff
 8005578:	080055ff 	.word	0x080055ff
 800557c:	080055ff 	.word	0x080055ff
 8005580:	080055ff 	.word	0x080055ff
 8005584:	080055ff 	.word	0x080055ff
 8005588:	080055ff 	.word	0x080055ff
 800558c:	080055ff 	.word	0x080055ff
 8005590:	080055f1 	.word	0x080055f1
 8005594:	2b40      	cmp	r3, #64	; 0x40
 8005596:	d02e      	beq.n	80055f6 <UART_SetConfig+0xa36>
 8005598:	e031      	b.n	80055fe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800559a:	f7fd fbdb 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 800559e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80055a0:	e033      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055a2:	f7fd fbed 	bl	8002d80 <HAL_RCC_GetPCLK2Freq>
 80055a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80055a8:	e02f      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fe fe1c 	bl	80041ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80055b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055b8:	e027      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055ba:	f107 0318 	add.w	r3, r7, #24
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fe ff68 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055c8:	e01f      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055ca:	4b2d      	ldr	r3, [pc, #180]	; (8005680 <UART_SetConfig+0xac0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0320 	and.w	r3, r3, #32
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d009      	beq.n	80055ea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80055d6:	4b2a      	ldr	r3, [pc, #168]	; (8005680 <UART_SetConfig+0xac0>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	08db      	lsrs	r3, r3, #3
 80055dc:	f003 0303 	and.w	r3, r3, #3
 80055e0:	4a28      	ldr	r2, [pc, #160]	; (8005684 <UART_SetConfig+0xac4>)
 80055e2:	fa22 f303 	lsr.w	r3, r2, r3
 80055e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80055e8:	e00f      	b.n	800560a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80055ea:	4b26      	ldr	r3, [pc, #152]	; (8005684 <UART_SetConfig+0xac4>)
 80055ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055ee:	e00c      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80055f0:	4b25      	ldr	r3, [pc, #148]	; (8005688 <UART_SetConfig+0xac8>)
 80055f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055f4:	e009      	b.n	800560a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055fc:	e005      	b.n	800560a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005608:	bf00      	nop
    }

    if (pclk != 0U)
 800560a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800560c:	2b00      	cmp	r3, #0
 800560e:	d021      	beq.n	8005654 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	4a1d      	ldr	r2, [pc, #116]	; (800568c <UART_SetConfig+0xacc>)
 8005616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800561a:	461a      	mov	r2, r3
 800561c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800561e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	085b      	lsrs	r3, r3, #1
 8005628:	441a      	add	r2, r3
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005632:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005636:	2b0f      	cmp	r3, #15
 8005638:	d909      	bls.n	800564e <UART_SetConfig+0xa8e>
 800563a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005640:	d205      	bcs.n	800564e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005644:	b29a      	uxth	r2, r3
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	60da      	str	r2, [r3, #12]
 800564c:	e002      	b.n	8005654 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2201      	movs	r2, #1
 8005658:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	2201      	movs	r2, #1
 8005660:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2200      	movs	r2, #0
 8005668:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2200      	movs	r2, #0
 800566e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005670:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8005674:	4618      	mov	r0, r3
 8005676:	3748      	adds	r7, #72	; 0x48
 8005678:	46bd      	mov	sp, r7
 800567a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800567e:	bf00      	nop
 8005680:	58024400 	.word	0x58024400
 8005684:	03d09000 	.word	0x03d09000
 8005688:	003d0900 	.word	0x003d0900
 800568c:	080066f4 	.word	0x080066f4

08005690 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005702:	f003 0308 	and.w	r3, r3, #8
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005724:	f003 0310 	and.w	r3, r3, #16
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800576c:	2b00      	cmp	r3, #0
 800576e:	d01a      	beq.n	80057a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800578e:	d10a      	bne.n	80057a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00a      	beq.n	80057c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	605a      	str	r2, [r3, #4]
  }
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b098      	sub	sp, #96	; 0x60
 80057d8:	af02      	add	r7, sp, #8
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057e4:	f7fb fd40 	bl	8001268 <HAL_GetTick>
 80057e8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0308 	and.w	r3, r3, #8
 80057f4:	2b08      	cmp	r3, #8
 80057f6:	d12f      	bne.n	8005858 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005800:	2200      	movs	r2, #0
 8005802:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f88e 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d022      	beq.n	8005858 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800581a:	e853 3f00 	ldrex	r3, [r3]
 800581e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005826:	653b      	str	r3, [r7, #80]	; 0x50
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	461a      	mov	r2, r3
 800582e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005830:	647b      	str	r3, [r7, #68]	; 0x44
 8005832:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005836:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800583e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e6      	bne.n	8005812 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2220      	movs	r2, #32
 8005848:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e063      	b.n	8005920 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b04      	cmp	r3, #4
 8005864:	d149      	bne.n	80058fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005866:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800586e:	2200      	movs	r2, #0
 8005870:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 f857 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d03c      	beq.n	80058fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005888:	e853 3f00 	ldrex	r3, [r3]
 800588c:	623b      	str	r3, [r7, #32]
   return(result);
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005894:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	461a      	mov	r2, r3
 800589c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800589e:	633b      	str	r3, [r7, #48]	; 0x30
 80058a0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058a6:	e841 2300 	strex	r3, r2, [r1]
 80058aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1e6      	bne.n	8005880 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3308      	adds	r3, #8
 80058b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	e853 3f00 	ldrex	r3, [r3]
 80058c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f023 0301 	bic.w	r3, r3, #1
 80058c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	3308      	adds	r3, #8
 80058d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058d2:	61fa      	str	r2, [r7, #28]
 80058d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d6:	69b9      	ldr	r1, [r7, #24]
 80058d8:	69fa      	ldr	r2, [r7, #28]
 80058da:	e841 2300 	strex	r3, r2, [r1]
 80058de:	617b      	str	r3, [r7, #20]
   return(result);
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1e5      	bne.n	80058b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e012      	b.n	8005920 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2220      	movs	r2, #32
 8005906:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3758      	adds	r7, #88	; 0x58
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	4613      	mov	r3, r2
 8005936:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005938:	e049      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005940:	d045      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005942:	f7fb fc91 	bl	8001268 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	429a      	cmp	r2, r3
 8005950:	d302      	bcc.n	8005958 <UART_WaitOnFlagUntilTimeout+0x30>
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e048      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	d031      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b08      	cmp	r3, #8
 8005976:	d110      	bne.n	800599a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2208      	movs	r2, #8
 800597e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f839 	bl	80059f8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2208      	movs	r2, #8
 800598a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e029      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69db      	ldr	r3, [r3, #28]
 80059a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059a8:	d111      	bne.n	80059ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f81f 	bl	80059f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2220      	movs	r2, #32
 80059be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e00f      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69da      	ldr	r2, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	4013      	ands	r3, r2
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	429a      	cmp	r2, r3
 80059dc:	bf0c      	ite	eq
 80059de:	2301      	moveq	r3, #1
 80059e0:	2300      	movne	r3, #0
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	461a      	mov	r2, r3
 80059e6:	79fb      	ldrb	r3, [r7, #7]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d0a6      	beq.n	800593a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b095      	sub	sp, #84	; 0x54
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8005a20:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e6      	bne.n	8005a00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3308      	adds	r3, #8
 8005a38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	e853 3f00 	ldrex	r3, [r3]
 8005a40:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a42:	69fa      	ldr	r2, [r7, #28]
 8005a44:	4b1e      	ldr	r3, [pc, #120]	; (8005ac0 <UART_EndRxTransfer+0xc8>)
 8005a46:	4013      	ands	r3, r2
 8005a48:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3308      	adds	r3, #8
 8005a50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1e5      	bne.n	8005a32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d118      	bne.n	8005aa0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	e853 3f00 	ldrex	r3, [r3]
 8005a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f023 0310 	bic.w	r3, r3, #16
 8005a82:	647b      	str	r3, [r7, #68]	; 0x44
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a8c:	61bb      	str	r3, [r7, #24]
 8005a8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a90:	6979      	ldr	r1, [r7, #20]
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	e841 2300 	strex	r3, r2, [r1]
 8005a98:	613b      	str	r3, [r7, #16]
   return(result);
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1e6      	bne.n	8005a6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005ab4:	bf00      	nop
 8005ab6:	3754      	adds	r7, #84	; 0x54
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr
 8005ac0:	effffffe 	.word	0xeffffffe

08005ac4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_UARTEx_DisableFifoMode+0x16>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e027      	b.n	8005b2a <HAL_UARTEx_DisableFifoMode+0x66>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2224      	movs	r2, #36	; 0x24
 8005ae6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005b08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e02d      	b.n	8005baa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2224      	movs	r2, #36	; 0x24
 8005b5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 0201 	bic.w	r2, r2, #1
 8005b74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f850 	bl	8005c30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b084      	sub	sp, #16
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d101      	bne.n	8005bca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	e02d      	b.n	8005c26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2224      	movs	r2, #36	; 0x24
 8005bd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0201 	bic.w	r2, r2, #1
 8005bf0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f812 	bl	8005c30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d108      	bne.n	8005c52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c50:	e031      	b.n	8005cb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c52:	2310      	movs	r3, #16
 8005c54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c56:	2310      	movs	r3, #16
 8005c58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	0e5b      	lsrs	r3, r3, #25
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	0f5b      	lsrs	r3, r3, #29
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c7a:	7bbb      	ldrb	r3, [r7, #14]
 8005c7c:	7b3a      	ldrb	r2, [r7, #12]
 8005c7e:	4911      	ldr	r1, [pc, #68]	; (8005cc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005c80:	5c8a      	ldrb	r2, [r1, r2]
 8005c82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c86:	7b3a      	ldrb	r2, [r7, #12]
 8005c88:	490f      	ldr	r1, [pc, #60]	; (8005cc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005c8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
 8005c9a:	7b7a      	ldrb	r2, [r7, #13]
 8005c9c:	4909      	ldr	r1, [pc, #36]	; (8005cc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005c9e:	5c8a      	ldrb	r2, [r1, r2]
 8005ca0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ca4:	7b7a      	ldrb	r2, [r7, #13]
 8005ca6:	4908      	ldr	r1, [pc, #32]	; (8005cc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005ca8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005caa:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005cb6:	bf00      	nop
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	0800670c 	.word	0x0800670c
 8005cc8:	08006714 	.word	0x08006714

08005ccc <siprintf>:
 8005ccc:	b40e      	push	{r1, r2, r3}
 8005cce:	b500      	push	{lr}
 8005cd0:	b09c      	sub	sp, #112	; 0x70
 8005cd2:	ab1d      	add	r3, sp, #116	; 0x74
 8005cd4:	9002      	str	r0, [sp, #8]
 8005cd6:	9006      	str	r0, [sp, #24]
 8005cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cdc:	4809      	ldr	r0, [pc, #36]	; (8005d04 <siprintf+0x38>)
 8005cde:	9107      	str	r1, [sp, #28]
 8005ce0:	9104      	str	r1, [sp, #16]
 8005ce2:	4909      	ldr	r1, [pc, #36]	; (8005d08 <siprintf+0x3c>)
 8005ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ce8:	9105      	str	r1, [sp, #20]
 8005cea:	6800      	ldr	r0, [r0, #0]
 8005cec:	9301      	str	r3, [sp, #4]
 8005cee:	a902      	add	r1, sp, #8
 8005cf0:	f000 f992 	bl	8006018 <_svfiprintf_r>
 8005cf4:	9b02      	ldr	r3, [sp, #8]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	701a      	strb	r2, [r3, #0]
 8005cfa:	b01c      	add	sp, #112	; 0x70
 8005cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d00:	b003      	add	sp, #12
 8005d02:	4770      	bx	lr
 8005d04:	2400005c 	.word	0x2400005c
 8005d08:	ffff0208 	.word	0xffff0208

08005d0c <memset>:
 8005d0c:	4402      	add	r2, r0
 8005d0e:	4603      	mov	r3, r0
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d100      	bne.n	8005d16 <memset+0xa>
 8005d14:	4770      	bx	lr
 8005d16:	f803 1b01 	strb.w	r1, [r3], #1
 8005d1a:	e7f9      	b.n	8005d10 <memset+0x4>

08005d1c <__errno>:
 8005d1c:	4b01      	ldr	r3, [pc, #4]	; (8005d24 <__errno+0x8>)
 8005d1e:	6818      	ldr	r0, [r3, #0]
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	2400005c 	.word	0x2400005c

08005d28 <__libc_init_array>:
 8005d28:	b570      	push	{r4, r5, r6, lr}
 8005d2a:	4d0d      	ldr	r5, [pc, #52]	; (8005d60 <__libc_init_array+0x38>)
 8005d2c:	4c0d      	ldr	r4, [pc, #52]	; (8005d64 <__libc_init_array+0x3c>)
 8005d2e:	1b64      	subs	r4, r4, r5
 8005d30:	10a4      	asrs	r4, r4, #2
 8005d32:	2600      	movs	r6, #0
 8005d34:	42a6      	cmp	r6, r4
 8005d36:	d109      	bne.n	8005d4c <__libc_init_array+0x24>
 8005d38:	4d0b      	ldr	r5, [pc, #44]	; (8005d68 <__libc_init_array+0x40>)
 8005d3a:	4c0c      	ldr	r4, [pc, #48]	; (8005d6c <__libc_init_array+0x44>)
 8005d3c:	f000 fc6a 	bl	8006614 <_init>
 8005d40:	1b64      	subs	r4, r4, r5
 8005d42:	10a4      	asrs	r4, r4, #2
 8005d44:	2600      	movs	r6, #0
 8005d46:	42a6      	cmp	r6, r4
 8005d48:	d105      	bne.n	8005d56 <__libc_init_array+0x2e>
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d50:	4798      	blx	r3
 8005d52:	3601      	adds	r6, #1
 8005d54:	e7ee      	b.n	8005d34 <__libc_init_array+0xc>
 8005d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d5a:	4798      	blx	r3
 8005d5c:	3601      	adds	r6, #1
 8005d5e:	e7f2      	b.n	8005d46 <__libc_init_array+0x1e>
 8005d60:	08006758 	.word	0x08006758
 8005d64:	08006758 	.word	0x08006758
 8005d68:	08006758 	.word	0x08006758
 8005d6c:	0800675c 	.word	0x0800675c

08005d70 <__retarget_lock_acquire_recursive>:
 8005d70:	4770      	bx	lr

08005d72 <__retarget_lock_release_recursive>:
 8005d72:	4770      	bx	lr

08005d74 <_free_r>:
 8005d74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d76:	2900      	cmp	r1, #0
 8005d78:	d044      	beq.n	8005e04 <_free_r+0x90>
 8005d7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d7e:	9001      	str	r0, [sp, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f1a1 0404 	sub.w	r4, r1, #4
 8005d86:	bfb8      	it	lt
 8005d88:	18e4      	addlt	r4, r4, r3
 8005d8a:	f000 f8df 	bl	8005f4c <__malloc_lock>
 8005d8e:	4a1e      	ldr	r2, [pc, #120]	; (8005e08 <_free_r+0x94>)
 8005d90:	9801      	ldr	r0, [sp, #4]
 8005d92:	6813      	ldr	r3, [r2, #0]
 8005d94:	b933      	cbnz	r3, 8005da4 <_free_r+0x30>
 8005d96:	6063      	str	r3, [r4, #4]
 8005d98:	6014      	str	r4, [r2, #0]
 8005d9a:	b003      	add	sp, #12
 8005d9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005da0:	f000 b8da 	b.w	8005f58 <__malloc_unlock>
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	d908      	bls.n	8005dba <_free_r+0x46>
 8005da8:	6825      	ldr	r5, [r4, #0]
 8005daa:	1961      	adds	r1, r4, r5
 8005dac:	428b      	cmp	r3, r1
 8005dae:	bf01      	itttt	eq
 8005db0:	6819      	ldreq	r1, [r3, #0]
 8005db2:	685b      	ldreq	r3, [r3, #4]
 8005db4:	1949      	addeq	r1, r1, r5
 8005db6:	6021      	streq	r1, [r4, #0]
 8005db8:	e7ed      	b.n	8005d96 <_free_r+0x22>
 8005dba:	461a      	mov	r2, r3
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	b10b      	cbz	r3, 8005dc4 <_free_r+0x50>
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	d9fa      	bls.n	8005dba <_free_r+0x46>
 8005dc4:	6811      	ldr	r1, [r2, #0]
 8005dc6:	1855      	adds	r5, r2, r1
 8005dc8:	42a5      	cmp	r5, r4
 8005dca:	d10b      	bne.n	8005de4 <_free_r+0x70>
 8005dcc:	6824      	ldr	r4, [r4, #0]
 8005dce:	4421      	add	r1, r4
 8005dd0:	1854      	adds	r4, r2, r1
 8005dd2:	42a3      	cmp	r3, r4
 8005dd4:	6011      	str	r1, [r2, #0]
 8005dd6:	d1e0      	bne.n	8005d9a <_free_r+0x26>
 8005dd8:	681c      	ldr	r4, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	6053      	str	r3, [r2, #4]
 8005dde:	440c      	add	r4, r1
 8005de0:	6014      	str	r4, [r2, #0]
 8005de2:	e7da      	b.n	8005d9a <_free_r+0x26>
 8005de4:	d902      	bls.n	8005dec <_free_r+0x78>
 8005de6:	230c      	movs	r3, #12
 8005de8:	6003      	str	r3, [r0, #0]
 8005dea:	e7d6      	b.n	8005d9a <_free_r+0x26>
 8005dec:	6825      	ldr	r5, [r4, #0]
 8005dee:	1961      	adds	r1, r4, r5
 8005df0:	428b      	cmp	r3, r1
 8005df2:	bf04      	itt	eq
 8005df4:	6819      	ldreq	r1, [r3, #0]
 8005df6:	685b      	ldreq	r3, [r3, #4]
 8005df8:	6063      	str	r3, [r4, #4]
 8005dfa:	bf04      	itt	eq
 8005dfc:	1949      	addeq	r1, r1, r5
 8005dfe:	6021      	streq	r1, [r4, #0]
 8005e00:	6054      	str	r4, [r2, #4]
 8005e02:	e7ca      	b.n	8005d9a <_free_r+0x26>
 8005e04:	b003      	add	sp, #12
 8005e06:	bd30      	pop	{r4, r5, pc}
 8005e08:	24000300 	.word	0x24000300

08005e0c <sbrk_aligned>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	4e0e      	ldr	r6, [pc, #56]	; (8005e48 <sbrk_aligned+0x3c>)
 8005e10:	460c      	mov	r4, r1
 8005e12:	6831      	ldr	r1, [r6, #0]
 8005e14:	4605      	mov	r5, r0
 8005e16:	b911      	cbnz	r1, 8005e1e <sbrk_aligned+0x12>
 8005e18:	f000 fba6 	bl	8006568 <_sbrk_r>
 8005e1c:	6030      	str	r0, [r6, #0]
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4628      	mov	r0, r5
 8005e22:	f000 fba1 	bl	8006568 <_sbrk_r>
 8005e26:	1c43      	adds	r3, r0, #1
 8005e28:	d00a      	beq.n	8005e40 <sbrk_aligned+0x34>
 8005e2a:	1cc4      	adds	r4, r0, #3
 8005e2c:	f024 0403 	bic.w	r4, r4, #3
 8005e30:	42a0      	cmp	r0, r4
 8005e32:	d007      	beq.n	8005e44 <sbrk_aligned+0x38>
 8005e34:	1a21      	subs	r1, r4, r0
 8005e36:	4628      	mov	r0, r5
 8005e38:	f000 fb96 	bl	8006568 <_sbrk_r>
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d101      	bne.n	8005e44 <sbrk_aligned+0x38>
 8005e40:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005e44:	4620      	mov	r0, r4
 8005e46:	bd70      	pop	{r4, r5, r6, pc}
 8005e48:	24000304 	.word	0x24000304

08005e4c <_malloc_r>:
 8005e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e50:	1ccd      	adds	r5, r1, #3
 8005e52:	f025 0503 	bic.w	r5, r5, #3
 8005e56:	3508      	adds	r5, #8
 8005e58:	2d0c      	cmp	r5, #12
 8005e5a:	bf38      	it	cc
 8005e5c:	250c      	movcc	r5, #12
 8005e5e:	2d00      	cmp	r5, #0
 8005e60:	4607      	mov	r7, r0
 8005e62:	db01      	blt.n	8005e68 <_malloc_r+0x1c>
 8005e64:	42a9      	cmp	r1, r5
 8005e66:	d905      	bls.n	8005e74 <_malloc_r+0x28>
 8005e68:	230c      	movs	r3, #12
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	2600      	movs	r6, #0
 8005e6e:	4630      	mov	r0, r6
 8005e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f48 <_malloc_r+0xfc>
 8005e78:	f000 f868 	bl	8005f4c <__malloc_lock>
 8005e7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e80:	461c      	mov	r4, r3
 8005e82:	bb5c      	cbnz	r4, 8005edc <_malloc_r+0x90>
 8005e84:	4629      	mov	r1, r5
 8005e86:	4638      	mov	r0, r7
 8005e88:	f7ff ffc0 	bl	8005e0c <sbrk_aligned>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	4604      	mov	r4, r0
 8005e90:	d155      	bne.n	8005f3e <_malloc_r+0xf2>
 8005e92:	f8d8 4000 	ldr.w	r4, [r8]
 8005e96:	4626      	mov	r6, r4
 8005e98:	2e00      	cmp	r6, #0
 8005e9a:	d145      	bne.n	8005f28 <_malloc_r+0xdc>
 8005e9c:	2c00      	cmp	r4, #0
 8005e9e:	d048      	beq.n	8005f32 <_malloc_r+0xe6>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	eb04 0903 	add.w	r9, r4, r3
 8005eaa:	f000 fb5d 	bl	8006568 <_sbrk_r>
 8005eae:	4581      	cmp	r9, r0
 8005eb0:	d13f      	bne.n	8005f32 <_malloc_r+0xe6>
 8005eb2:	6821      	ldr	r1, [r4, #0]
 8005eb4:	1a6d      	subs	r5, r5, r1
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	4638      	mov	r0, r7
 8005eba:	f7ff ffa7 	bl	8005e0c <sbrk_aligned>
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	d037      	beq.n	8005f32 <_malloc_r+0xe6>
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	442b      	add	r3, r5
 8005ec6:	6023      	str	r3, [r4, #0]
 8005ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d038      	beq.n	8005f42 <_malloc_r+0xf6>
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	42a2      	cmp	r2, r4
 8005ed4:	d12b      	bne.n	8005f2e <_malloc_r+0xe2>
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	605a      	str	r2, [r3, #4]
 8005eda:	e00f      	b.n	8005efc <_malloc_r+0xb0>
 8005edc:	6822      	ldr	r2, [r4, #0]
 8005ede:	1b52      	subs	r2, r2, r5
 8005ee0:	d41f      	bmi.n	8005f22 <_malloc_r+0xd6>
 8005ee2:	2a0b      	cmp	r2, #11
 8005ee4:	d917      	bls.n	8005f16 <_malloc_r+0xca>
 8005ee6:	1961      	adds	r1, r4, r5
 8005ee8:	42a3      	cmp	r3, r4
 8005eea:	6025      	str	r5, [r4, #0]
 8005eec:	bf18      	it	ne
 8005eee:	6059      	strne	r1, [r3, #4]
 8005ef0:	6863      	ldr	r3, [r4, #4]
 8005ef2:	bf08      	it	eq
 8005ef4:	f8c8 1000 	streq.w	r1, [r8]
 8005ef8:	5162      	str	r2, [r4, r5]
 8005efa:	604b      	str	r3, [r1, #4]
 8005efc:	4638      	mov	r0, r7
 8005efe:	f104 060b 	add.w	r6, r4, #11
 8005f02:	f000 f829 	bl	8005f58 <__malloc_unlock>
 8005f06:	f026 0607 	bic.w	r6, r6, #7
 8005f0a:	1d23      	adds	r3, r4, #4
 8005f0c:	1af2      	subs	r2, r6, r3
 8005f0e:	d0ae      	beq.n	8005e6e <_malloc_r+0x22>
 8005f10:	1b9b      	subs	r3, r3, r6
 8005f12:	50a3      	str	r3, [r4, r2]
 8005f14:	e7ab      	b.n	8005e6e <_malloc_r+0x22>
 8005f16:	42a3      	cmp	r3, r4
 8005f18:	6862      	ldr	r2, [r4, #4]
 8005f1a:	d1dd      	bne.n	8005ed8 <_malloc_r+0x8c>
 8005f1c:	f8c8 2000 	str.w	r2, [r8]
 8005f20:	e7ec      	b.n	8005efc <_malloc_r+0xb0>
 8005f22:	4623      	mov	r3, r4
 8005f24:	6864      	ldr	r4, [r4, #4]
 8005f26:	e7ac      	b.n	8005e82 <_malloc_r+0x36>
 8005f28:	4634      	mov	r4, r6
 8005f2a:	6876      	ldr	r6, [r6, #4]
 8005f2c:	e7b4      	b.n	8005e98 <_malloc_r+0x4c>
 8005f2e:	4613      	mov	r3, r2
 8005f30:	e7cc      	b.n	8005ecc <_malloc_r+0x80>
 8005f32:	230c      	movs	r3, #12
 8005f34:	603b      	str	r3, [r7, #0]
 8005f36:	4638      	mov	r0, r7
 8005f38:	f000 f80e 	bl	8005f58 <__malloc_unlock>
 8005f3c:	e797      	b.n	8005e6e <_malloc_r+0x22>
 8005f3e:	6025      	str	r5, [r4, #0]
 8005f40:	e7dc      	b.n	8005efc <_malloc_r+0xb0>
 8005f42:	605b      	str	r3, [r3, #4]
 8005f44:	deff      	udf	#255	; 0xff
 8005f46:	bf00      	nop
 8005f48:	24000300 	.word	0x24000300

08005f4c <__malloc_lock>:
 8005f4c:	4801      	ldr	r0, [pc, #4]	; (8005f54 <__malloc_lock+0x8>)
 8005f4e:	f7ff bf0f 	b.w	8005d70 <__retarget_lock_acquire_recursive>
 8005f52:	bf00      	nop
 8005f54:	240002fc 	.word	0x240002fc

08005f58 <__malloc_unlock>:
 8005f58:	4801      	ldr	r0, [pc, #4]	; (8005f60 <__malloc_unlock+0x8>)
 8005f5a:	f7ff bf0a 	b.w	8005d72 <__retarget_lock_release_recursive>
 8005f5e:	bf00      	nop
 8005f60:	240002fc 	.word	0x240002fc

08005f64 <__ssputs_r>:
 8005f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f68:	688e      	ldr	r6, [r1, #8]
 8005f6a:	461f      	mov	r7, r3
 8005f6c:	42be      	cmp	r6, r7
 8005f6e:	680b      	ldr	r3, [r1, #0]
 8005f70:	4682      	mov	sl, r0
 8005f72:	460c      	mov	r4, r1
 8005f74:	4690      	mov	r8, r2
 8005f76:	d82c      	bhi.n	8005fd2 <__ssputs_r+0x6e>
 8005f78:	898a      	ldrh	r2, [r1, #12]
 8005f7a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f7e:	d026      	beq.n	8005fce <__ssputs_r+0x6a>
 8005f80:	6965      	ldr	r5, [r4, #20]
 8005f82:	6909      	ldr	r1, [r1, #16]
 8005f84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f88:	eba3 0901 	sub.w	r9, r3, r1
 8005f8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f90:	1c7b      	adds	r3, r7, #1
 8005f92:	444b      	add	r3, r9
 8005f94:	106d      	asrs	r5, r5, #1
 8005f96:	429d      	cmp	r5, r3
 8005f98:	bf38      	it	cc
 8005f9a:	461d      	movcc	r5, r3
 8005f9c:	0553      	lsls	r3, r2, #21
 8005f9e:	d527      	bpl.n	8005ff0 <__ssputs_r+0x8c>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	f7ff ff53 	bl	8005e4c <_malloc_r>
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	b360      	cbz	r0, 8006004 <__ssputs_r+0xa0>
 8005faa:	6921      	ldr	r1, [r4, #16]
 8005fac:	464a      	mov	r2, r9
 8005fae:	f000 faeb 	bl	8006588 <memcpy>
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fbc:	81a3      	strh	r3, [r4, #12]
 8005fbe:	6126      	str	r6, [r4, #16]
 8005fc0:	6165      	str	r5, [r4, #20]
 8005fc2:	444e      	add	r6, r9
 8005fc4:	eba5 0509 	sub.w	r5, r5, r9
 8005fc8:	6026      	str	r6, [r4, #0]
 8005fca:	60a5      	str	r5, [r4, #8]
 8005fcc:	463e      	mov	r6, r7
 8005fce:	42be      	cmp	r6, r7
 8005fd0:	d900      	bls.n	8005fd4 <__ssputs_r+0x70>
 8005fd2:	463e      	mov	r6, r7
 8005fd4:	6820      	ldr	r0, [r4, #0]
 8005fd6:	4632      	mov	r2, r6
 8005fd8:	4641      	mov	r1, r8
 8005fda:	f000 faab 	bl	8006534 <memmove>
 8005fde:	68a3      	ldr	r3, [r4, #8]
 8005fe0:	1b9b      	subs	r3, r3, r6
 8005fe2:	60a3      	str	r3, [r4, #8]
 8005fe4:	6823      	ldr	r3, [r4, #0]
 8005fe6:	4433      	add	r3, r6
 8005fe8:	6023      	str	r3, [r4, #0]
 8005fea:	2000      	movs	r0, #0
 8005fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ff0:	462a      	mov	r2, r5
 8005ff2:	f000 fad7 	bl	80065a4 <_realloc_r>
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	d1e0      	bne.n	8005fbe <__ssputs_r+0x5a>
 8005ffc:	6921      	ldr	r1, [r4, #16]
 8005ffe:	4650      	mov	r0, sl
 8006000:	f7ff feb8 	bl	8005d74 <_free_r>
 8006004:	230c      	movs	r3, #12
 8006006:	f8ca 3000 	str.w	r3, [sl]
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006016:	e7e9      	b.n	8005fec <__ssputs_r+0x88>

08006018 <_svfiprintf_r>:
 8006018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	4698      	mov	r8, r3
 800601e:	898b      	ldrh	r3, [r1, #12]
 8006020:	061b      	lsls	r3, r3, #24
 8006022:	b09d      	sub	sp, #116	; 0x74
 8006024:	4607      	mov	r7, r0
 8006026:	460d      	mov	r5, r1
 8006028:	4614      	mov	r4, r2
 800602a:	d50e      	bpl.n	800604a <_svfiprintf_r+0x32>
 800602c:	690b      	ldr	r3, [r1, #16]
 800602e:	b963      	cbnz	r3, 800604a <_svfiprintf_r+0x32>
 8006030:	2140      	movs	r1, #64	; 0x40
 8006032:	f7ff ff0b 	bl	8005e4c <_malloc_r>
 8006036:	6028      	str	r0, [r5, #0]
 8006038:	6128      	str	r0, [r5, #16]
 800603a:	b920      	cbnz	r0, 8006046 <_svfiprintf_r+0x2e>
 800603c:	230c      	movs	r3, #12
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006044:	e0d0      	b.n	80061e8 <_svfiprintf_r+0x1d0>
 8006046:	2340      	movs	r3, #64	; 0x40
 8006048:	616b      	str	r3, [r5, #20]
 800604a:	2300      	movs	r3, #0
 800604c:	9309      	str	r3, [sp, #36]	; 0x24
 800604e:	2320      	movs	r3, #32
 8006050:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006054:	f8cd 800c 	str.w	r8, [sp, #12]
 8006058:	2330      	movs	r3, #48	; 0x30
 800605a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006200 <_svfiprintf_r+0x1e8>
 800605e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006062:	f04f 0901 	mov.w	r9, #1
 8006066:	4623      	mov	r3, r4
 8006068:	469a      	mov	sl, r3
 800606a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800606e:	b10a      	cbz	r2, 8006074 <_svfiprintf_r+0x5c>
 8006070:	2a25      	cmp	r2, #37	; 0x25
 8006072:	d1f9      	bne.n	8006068 <_svfiprintf_r+0x50>
 8006074:	ebba 0b04 	subs.w	fp, sl, r4
 8006078:	d00b      	beq.n	8006092 <_svfiprintf_r+0x7a>
 800607a:	465b      	mov	r3, fp
 800607c:	4622      	mov	r2, r4
 800607e:	4629      	mov	r1, r5
 8006080:	4638      	mov	r0, r7
 8006082:	f7ff ff6f 	bl	8005f64 <__ssputs_r>
 8006086:	3001      	adds	r0, #1
 8006088:	f000 80a9 	beq.w	80061de <_svfiprintf_r+0x1c6>
 800608c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800608e:	445a      	add	r2, fp
 8006090:	9209      	str	r2, [sp, #36]	; 0x24
 8006092:	f89a 3000 	ldrb.w	r3, [sl]
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 80a1 	beq.w	80061de <_svfiprintf_r+0x1c6>
 800609c:	2300      	movs	r3, #0
 800609e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060a6:	f10a 0a01 	add.w	sl, sl, #1
 80060aa:	9304      	str	r3, [sp, #16]
 80060ac:	9307      	str	r3, [sp, #28]
 80060ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060b2:	931a      	str	r3, [sp, #104]	; 0x68
 80060b4:	4654      	mov	r4, sl
 80060b6:	2205      	movs	r2, #5
 80060b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060bc:	4850      	ldr	r0, [pc, #320]	; (8006200 <_svfiprintf_r+0x1e8>)
 80060be:	f7fa f90f 	bl	80002e0 <memchr>
 80060c2:	9a04      	ldr	r2, [sp, #16]
 80060c4:	b9d8      	cbnz	r0, 80060fe <_svfiprintf_r+0xe6>
 80060c6:	06d0      	lsls	r0, r2, #27
 80060c8:	bf44      	itt	mi
 80060ca:	2320      	movmi	r3, #32
 80060cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060d0:	0711      	lsls	r1, r2, #28
 80060d2:	bf44      	itt	mi
 80060d4:	232b      	movmi	r3, #43	; 0x2b
 80060d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060da:	f89a 3000 	ldrb.w	r3, [sl]
 80060de:	2b2a      	cmp	r3, #42	; 0x2a
 80060e0:	d015      	beq.n	800610e <_svfiprintf_r+0xf6>
 80060e2:	9a07      	ldr	r2, [sp, #28]
 80060e4:	4654      	mov	r4, sl
 80060e6:	2000      	movs	r0, #0
 80060e8:	f04f 0c0a 	mov.w	ip, #10
 80060ec:	4621      	mov	r1, r4
 80060ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060f2:	3b30      	subs	r3, #48	; 0x30
 80060f4:	2b09      	cmp	r3, #9
 80060f6:	d94d      	bls.n	8006194 <_svfiprintf_r+0x17c>
 80060f8:	b1b0      	cbz	r0, 8006128 <_svfiprintf_r+0x110>
 80060fa:	9207      	str	r2, [sp, #28]
 80060fc:	e014      	b.n	8006128 <_svfiprintf_r+0x110>
 80060fe:	eba0 0308 	sub.w	r3, r0, r8
 8006102:	fa09 f303 	lsl.w	r3, r9, r3
 8006106:	4313      	orrs	r3, r2
 8006108:	9304      	str	r3, [sp, #16]
 800610a:	46a2      	mov	sl, r4
 800610c:	e7d2      	b.n	80060b4 <_svfiprintf_r+0x9c>
 800610e:	9b03      	ldr	r3, [sp, #12]
 8006110:	1d19      	adds	r1, r3, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	9103      	str	r1, [sp, #12]
 8006116:	2b00      	cmp	r3, #0
 8006118:	bfbb      	ittet	lt
 800611a:	425b      	neglt	r3, r3
 800611c:	f042 0202 	orrlt.w	r2, r2, #2
 8006120:	9307      	strge	r3, [sp, #28]
 8006122:	9307      	strlt	r3, [sp, #28]
 8006124:	bfb8      	it	lt
 8006126:	9204      	strlt	r2, [sp, #16]
 8006128:	7823      	ldrb	r3, [r4, #0]
 800612a:	2b2e      	cmp	r3, #46	; 0x2e
 800612c:	d10c      	bne.n	8006148 <_svfiprintf_r+0x130>
 800612e:	7863      	ldrb	r3, [r4, #1]
 8006130:	2b2a      	cmp	r3, #42	; 0x2a
 8006132:	d134      	bne.n	800619e <_svfiprintf_r+0x186>
 8006134:	9b03      	ldr	r3, [sp, #12]
 8006136:	1d1a      	adds	r2, r3, #4
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	9203      	str	r2, [sp, #12]
 800613c:	2b00      	cmp	r3, #0
 800613e:	bfb8      	it	lt
 8006140:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006144:	3402      	adds	r4, #2
 8006146:	9305      	str	r3, [sp, #20]
 8006148:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006210 <_svfiprintf_r+0x1f8>
 800614c:	7821      	ldrb	r1, [r4, #0]
 800614e:	2203      	movs	r2, #3
 8006150:	4650      	mov	r0, sl
 8006152:	f7fa f8c5 	bl	80002e0 <memchr>
 8006156:	b138      	cbz	r0, 8006168 <_svfiprintf_r+0x150>
 8006158:	9b04      	ldr	r3, [sp, #16]
 800615a:	eba0 000a 	sub.w	r0, r0, sl
 800615e:	2240      	movs	r2, #64	; 0x40
 8006160:	4082      	lsls	r2, r0
 8006162:	4313      	orrs	r3, r2
 8006164:	3401      	adds	r4, #1
 8006166:	9304      	str	r3, [sp, #16]
 8006168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800616c:	4825      	ldr	r0, [pc, #148]	; (8006204 <_svfiprintf_r+0x1ec>)
 800616e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006172:	2206      	movs	r2, #6
 8006174:	f7fa f8b4 	bl	80002e0 <memchr>
 8006178:	2800      	cmp	r0, #0
 800617a:	d038      	beq.n	80061ee <_svfiprintf_r+0x1d6>
 800617c:	4b22      	ldr	r3, [pc, #136]	; (8006208 <_svfiprintf_r+0x1f0>)
 800617e:	bb1b      	cbnz	r3, 80061c8 <_svfiprintf_r+0x1b0>
 8006180:	9b03      	ldr	r3, [sp, #12]
 8006182:	3307      	adds	r3, #7
 8006184:	f023 0307 	bic.w	r3, r3, #7
 8006188:	3308      	adds	r3, #8
 800618a:	9303      	str	r3, [sp, #12]
 800618c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800618e:	4433      	add	r3, r6
 8006190:	9309      	str	r3, [sp, #36]	; 0x24
 8006192:	e768      	b.n	8006066 <_svfiprintf_r+0x4e>
 8006194:	fb0c 3202 	mla	r2, ip, r2, r3
 8006198:	460c      	mov	r4, r1
 800619a:	2001      	movs	r0, #1
 800619c:	e7a6      	b.n	80060ec <_svfiprintf_r+0xd4>
 800619e:	2300      	movs	r3, #0
 80061a0:	3401      	adds	r4, #1
 80061a2:	9305      	str	r3, [sp, #20]
 80061a4:	4619      	mov	r1, r3
 80061a6:	f04f 0c0a 	mov.w	ip, #10
 80061aa:	4620      	mov	r0, r4
 80061ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061b0:	3a30      	subs	r2, #48	; 0x30
 80061b2:	2a09      	cmp	r2, #9
 80061b4:	d903      	bls.n	80061be <_svfiprintf_r+0x1a6>
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d0c6      	beq.n	8006148 <_svfiprintf_r+0x130>
 80061ba:	9105      	str	r1, [sp, #20]
 80061bc:	e7c4      	b.n	8006148 <_svfiprintf_r+0x130>
 80061be:	fb0c 2101 	mla	r1, ip, r1, r2
 80061c2:	4604      	mov	r4, r0
 80061c4:	2301      	movs	r3, #1
 80061c6:	e7f0      	b.n	80061aa <_svfiprintf_r+0x192>
 80061c8:	ab03      	add	r3, sp, #12
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	462a      	mov	r2, r5
 80061ce:	4b0f      	ldr	r3, [pc, #60]	; (800620c <_svfiprintf_r+0x1f4>)
 80061d0:	a904      	add	r1, sp, #16
 80061d2:	4638      	mov	r0, r7
 80061d4:	f3af 8000 	nop.w
 80061d8:	1c42      	adds	r2, r0, #1
 80061da:	4606      	mov	r6, r0
 80061dc:	d1d6      	bne.n	800618c <_svfiprintf_r+0x174>
 80061de:	89ab      	ldrh	r3, [r5, #12]
 80061e0:	065b      	lsls	r3, r3, #25
 80061e2:	f53f af2d 	bmi.w	8006040 <_svfiprintf_r+0x28>
 80061e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061e8:	b01d      	add	sp, #116	; 0x74
 80061ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ee:	ab03      	add	r3, sp, #12
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	462a      	mov	r2, r5
 80061f4:	4b05      	ldr	r3, [pc, #20]	; (800620c <_svfiprintf_r+0x1f4>)
 80061f6:	a904      	add	r1, sp, #16
 80061f8:	4638      	mov	r0, r7
 80061fa:	f000 f879 	bl	80062f0 <_printf_i>
 80061fe:	e7eb      	b.n	80061d8 <_svfiprintf_r+0x1c0>
 8006200:	0800671c 	.word	0x0800671c
 8006204:	08006726 	.word	0x08006726
 8006208:	00000000 	.word	0x00000000
 800620c:	08005f65 	.word	0x08005f65
 8006210:	08006722 	.word	0x08006722

08006214 <_printf_common>:
 8006214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006218:	4616      	mov	r6, r2
 800621a:	4699      	mov	r9, r3
 800621c:	688a      	ldr	r2, [r1, #8]
 800621e:	690b      	ldr	r3, [r1, #16]
 8006220:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006224:	4293      	cmp	r3, r2
 8006226:	bfb8      	it	lt
 8006228:	4613      	movlt	r3, r2
 800622a:	6033      	str	r3, [r6, #0]
 800622c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006230:	4607      	mov	r7, r0
 8006232:	460c      	mov	r4, r1
 8006234:	b10a      	cbz	r2, 800623a <_printf_common+0x26>
 8006236:	3301      	adds	r3, #1
 8006238:	6033      	str	r3, [r6, #0]
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	0699      	lsls	r1, r3, #26
 800623e:	bf42      	ittt	mi
 8006240:	6833      	ldrmi	r3, [r6, #0]
 8006242:	3302      	addmi	r3, #2
 8006244:	6033      	strmi	r3, [r6, #0]
 8006246:	6825      	ldr	r5, [r4, #0]
 8006248:	f015 0506 	ands.w	r5, r5, #6
 800624c:	d106      	bne.n	800625c <_printf_common+0x48>
 800624e:	f104 0a19 	add.w	sl, r4, #25
 8006252:	68e3      	ldr	r3, [r4, #12]
 8006254:	6832      	ldr	r2, [r6, #0]
 8006256:	1a9b      	subs	r3, r3, r2
 8006258:	42ab      	cmp	r3, r5
 800625a:	dc26      	bgt.n	80062aa <_printf_common+0x96>
 800625c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006260:	1e13      	subs	r3, r2, #0
 8006262:	6822      	ldr	r2, [r4, #0]
 8006264:	bf18      	it	ne
 8006266:	2301      	movne	r3, #1
 8006268:	0692      	lsls	r2, r2, #26
 800626a:	d42b      	bmi.n	80062c4 <_printf_common+0xb0>
 800626c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006270:	4649      	mov	r1, r9
 8006272:	4638      	mov	r0, r7
 8006274:	47c0      	blx	r8
 8006276:	3001      	adds	r0, #1
 8006278:	d01e      	beq.n	80062b8 <_printf_common+0xa4>
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	6922      	ldr	r2, [r4, #16]
 800627e:	f003 0306 	and.w	r3, r3, #6
 8006282:	2b04      	cmp	r3, #4
 8006284:	bf02      	ittt	eq
 8006286:	68e5      	ldreq	r5, [r4, #12]
 8006288:	6833      	ldreq	r3, [r6, #0]
 800628a:	1aed      	subeq	r5, r5, r3
 800628c:	68a3      	ldr	r3, [r4, #8]
 800628e:	bf0c      	ite	eq
 8006290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006294:	2500      	movne	r5, #0
 8006296:	4293      	cmp	r3, r2
 8006298:	bfc4      	itt	gt
 800629a:	1a9b      	subgt	r3, r3, r2
 800629c:	18ed      	addgt	r5, r5, r3
 800629e:	2600      	movs	r6, #0
 80062a0:	341a      	adds	r4, #26
 80062a2:	42b5      	cmp	r5, r6
 80062a4:	d11a      	bne.n	80062dc <_printf_common+0xc8>
 80062a6:	2000      	movs	r0, #0
 80062a8:	e008      	b.n	80062bc <_printf_common+0xa8>
 80062aa:	2301      	movs	r3, #1
 80062ac:	4652      	mov	r2, sl
 80062ae:	4649      	mov	r1, r9
 80062b0:	4638      	mov	r0, r7
 80062b2:	47c0      	blx	r8
 80062b4:	3001      	adds	r0, #1
 80062b6:	d103      	bne.n	80062c0 <_printf_common+0xac>
 80062b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c0:	3501      	adds	r5, #1
 80062c2:	e7c6      	b.n	8006252 <_printf_common+0x3e>
 80062c4:	18e1      	adds	r1, r4, r3
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	2030      	movs	r0, #48	; 0x30
 80062ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062ce:	4422      	add	r2, r4
 80062d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062d8:	3302      	adds	r3, #2
 80062da:	e7c7      	b.n	800626c <_printf_common+0x58>
 80062dc:	2301      	movs	r3, #1
 80062de:	4622      	mov	r2, r4
 80062e0:	4649      	mov	r1, r9
 80062e2:	4638      	mov	r0, r7
 80062e4:	47c0      	blx	r8
 80062e6:	3001      	adds	r0, #1
 80062e8:	d0e6      	beq.n	80062b8 <_printf_common+0xa4>
 80062ea:	3601      	adds	r6, #1
 80062ec:	e7d9      	b.n	80062a2 <_printf_common+0x8e>
	...

080062f0 <_printf_i>:
 80062f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062f4:	7e0f      	ldrb	r7, [r1, #24]
 80062f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062f8:	2f78      	cmp	r7, #120	; 0x78
 80062fa:	4691      	mov	r9, r2
 80062fc:	4680      	mov	r8, r0
 80062fe:	460c      	mov	r4, r1
 8006300:	469a      	mov	sl, r3
 8006302:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006306:	d807      	bhi.n	8006318 <_printf_i+0x28>
 8006308:	2f62      	cmp	r7, #98	; 0x62
 800630a:	d80a      	bhi.n	8006322 <_printf_i+0x32>
 800630c:	2f00      	cmp	r7, #0
 800630e:	f000 80d4 	beq.w	80064ba <_printf_i+0x1ca>
 8006312:	2f58      	cmp	r7, #88	; 0x58
 8006314:	f000 80c0 	beq.w	8006498 <_printf_i+0x1a8>
 8006318:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800631c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006320:	e03a      	b.n	8006398 <_printf_i+0xa8>
 8006322:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006326:	2b15      	cmp	r3, #21
 8006328:	d8f6      	bhi.n	8006318 <_printf_i+0x28>
 800632a:	a101      	add	r1, pc, #4	; (adr r1, 8006330 <_printf_i+0x40>)
 800632c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006330:	08006389 	.word	0x08006389
 8006334:	0800639d 	.word	0x0800639d
 8006338:	08006319 	.word	0x08006319
 800633c:	08006319 	.word	0x08006319
 8006340:	08006319 	.word	0x08006319
 8006344:	08006319 	.word	0x08006319
 8006348:	0800639d 	.word	0x0800639d
 800634c:	08006319 	.word	0x08006319
 8006350:	08006319 	.word	0x08006319
 8006354:	08006319 	.word	0x08006319
 8006358:	08006319 	.word	0x08006319
 800635c:	080064a1 	.word	0x080064a1
 8006360:	080063c9 	.word	0x080063c9
 8006364:	0800645b 	.word	0x0800645b
 8006368:	08006319 	.word	0x08006319
 800636c:	08006319 	.word	0x08006319
 8006370:	080064c3 	.word	0x080064c3
 8006374:	08006319 	.word	0x08006319
 8006378:	080063c9 	.word	0x080063c9
 800637c:	08006319 	.word	0x08006319
 8006380:	08006319 	.word	0x08006319
 8006384:	08006463 	.word	0x08006463
 8006388:	682b      	ldr	r3, [r5, #0]
 800638a:	1d1a      	adds	r2, r3, #4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	602a      	str	r2, [r5, #0]
 8006390:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006398:	2301      	movs	r3, #1
 800639a:	e09f      	b.n	80064dc <_printf_i+0x1ec>
 800639c:	6820      	ldr	r0, [r4, #0]
 800639e:	682b      	ldr	r3, [r5, #0]
 80063a0:	0607      	lsls	r7, r0, #24
 80063a2:	f103 0104 	add.w	r1, r3, #4
 80063a6:	6029      	str	r1, [r5, #0]
 80063a8:	d501      	bpl.n	80063ae <_printf_i+0xbe>
 80063aa:	681e      	ldr	r6, [r3, #0]
 80063ac:	e003      	b.n	80063b6 <_printf_i+0xc6>
 80063ae:	0646      	lsls	r6, r0, #25
 80063b0:	d5fb      	bpl.n	80063aa <_printf_i+0xba>
 80063b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80063b6:	2e00      	cmp	r6, #0
 80063b8:	da03      	bge.n	80063c2 <_printf_i+0xd2>
 80063ba:	232d      	movs	r3, #45	; 0x2d
 80063bc:	4276      	negs	r6, r6
 80063be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063c2:	485a      	ldr	r0, [pc, #360]	; (800652c <_printf_i+0x23c>)
 80063c4:	230a      	movs	r3, #10
 80063c6:	e012      	b.n	80063ee <_printf_i+0xfe>
 80063c8:	682b      	ldr	r3, [r5, #0]
 80063ca:	6820      	ldr	r0, [r4, #0]
 80063cc:	1d19      	adds	r1, r3, #4
 80063ce:	6029      	str	r1, [r5, #0]
 80063d0:	0605      	lsls	r5, r0, #24
 80063d2:	d501      	bpl.n	80063d8 <_printf_i+0xe8>
 80063d4:	681e      	ldr	r6, [r3, #0]
 80063d6:	e002      	b.n	80063de <_printf_i+0xee>
 80063d8:	0641      	lsls	r1, r0, #25
 80063da:	d5fb      	bpl.n	80063d4 <_printf_i+0xe4>
 80063dc:	881e      	ldrh	r6, [r3, #0]
 80063de:	4853      	ldr	r0, [pc, #332]	; (800652c <_printf_i+0x23c>)
 80063e0:	2f6f      	cmp	r7, #111	; 0x6f
 80063e2:	bf0c      	ite	eq
 80063e4:	2308      	moveq	r3, #8
 80063e6:	230a      	movne	r3, #10
 80063e8:	2100      	movs	r1, #0
 80063ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063ee:	6865      	ldr	r5, [r4, #4]
 80063f0:	60a5      	str	r5, [r4, #8]
 80063f2:	2d00      	cmp	r5, #0
 80063f4:	bfa2      	ittt	ge
 80063f6:	6821      	ldrge	r1, [r4, #0]
 80063f8:	f021 0104 	bicge.w	r1, r1, #4
 80063fc:	6021      	strge	r1, [r4, #0]
 80063fe:	b90e      	cbnz	r6, 8006404 <_printf_i+0x114>
 8006400:	2d00      	cmp	r5, #0
 8006402:	d04b      	beq.n	800649c <_printf_i+0x1ac>
 8006404:	4615      	mov	r5, r2
 8006406:	fbb6 f1f3 	udiv	r1, r6, r3
 800640a:	fb03 6711 	mls	r7, r3, r1, r6
 800640e:	5dc7      	ldrb	r7, [r0, r7]
 8006410:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006414:	4637      	mov	r7, r6
 8006416:	42bb      	cmp	r3, r7
 8006418:	460e      	mov	r6, r1
 800641a:	d9f4      	bls.n	8006406 <_printf_i+0x116>
 800641c:	2b08      	cmp	r3, #8
 800641e:	d10b      	bne.n	8006438 <_printf_i+0x148>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	07de      	lsls	r6, r3, #31
 8006424:	d508      	bpl.n	8006438 <_printf_i+0x148>
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	6861      	ldr	r1, [r4, #4]
 800642a:	4299      	cmp	r1, r3
 800642c:	bfde      	ittt	le
 800642e:	2330      	movle	r3, #48	; 0x30
 8006430:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006434:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006438:	1b52      	subs	r2, r2, r5
 800643a:	6122      	str	r2, [r4, #16]
 800643c:	f8cd a000 	str.w	sl, [sp]
 8006440:	464b      	mov	r3, r9
 8006442:	aa03      	add	r2, sp, #12
 8006444:	4621      	mov	r1, r4
 8006446:	4640      	mov	r0, r8
 8006448:	f7ff fee4 	bl	8006214 <_printf_common>
 800644c:	3001      	adds	r0, #1
 800644e:	d14a      	bne.n	80064e6 <_printf_i+0x1f6>
 8006450:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006454:	b004      	add	sp, #16
 8006456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	f043 0320 	orr.w	r3, r3, #32
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	4833      	ldr	r0, [pc, #204]	; (8006530 <_printf_i+0x240>)
 8006464:	2778      	movs	r7, #120	; 0x78
 8006466:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	6829      	ldr	r1, [r5, #0]
 800646e:	061f      	lsls	r7, r3, #24
 8006470:	f851 6b04 	ldr.w	r6, [r1], #4
 8006474:	d402      	bmi.n	800647c <_printf_i+0x18c>
 8006476:	065f      	lsls	r7, r3, #25
 8006478:	bf48      	it	mi
 800647a:	b2b6      	uxthmi	r6, r6
 800647c:	07df      	lsls	r7, r3, #31
 800647e:	bf48      	it	mi
 8006480:	f043 0320 	orrmi.w	r3, r3, #32
 8006484:	6029      	str	r1, [r5, #0]
 8006486:	bf48      	it	mi
 8006488:	6023      	strmi	r3, [r4, #0]
 800648a:	b91e      	cbnz	r6, 8006494 <_printf_i+0x1a4>
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	f023 0320 	bic.w	r3, r3, #32
 8006492:	6023      	str	r3, [r4, #0]
 8006494:	2310      	movs	r3, #16
 8006496:	e7a7      	b.n	80063e8 <_printf_i+0xf8>
 8006498:	4824      	ldr	r0, [pc, #144]	; (800652c <_printf_i+0x23c>)
 800649a:	e7e4      	b.n	8006466 <_printf_i+0x176>
 800649c:	4615      	mov	r5, r2
 800649e:	e7bd      	b.n	800641c <_printf_i+0x12c>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	6826      	ldr	r6, [r4, #0]
 80064a4:	6961      	ldr	r1, [r4, #20]
 80064a6:	1d18      	adds	r0, r3, #4
 80064a8:	6028      	str	r0, [r5, #0]
 80064aa:	0635      	lsls	r5, r6, #24
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	d501      	bpl.n	80064b4 <_printf_i+0x1c4>
 80064b0:	6019      	str	r1, [r3, #0]
 80064b2:	e002      	b.n	80064ba <_printf_i+0x1ca>
 80064b4:	0670      	lsls	r0, r6, #25
 80064b6:	d5fb      	bpl.n	80064b0 <_printf_i+0x1c0>
 80064b8:	8019      	strh	r1, [r3, #0]
 80064ba:	2300      	movs	r3, #0
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	4615      	mov	r5, r2
 80064c0:	e7bc      	b.n	800643c <_printf_i+0x14c>
 80064c2:	682b      	ldr	r3, [r5, #0]
 80064c4:	1d1a      	adds	r2, r3, #4
 80064c6:	602a      	str	r2, [r5, #0]
 80064c8:	681d      	ldr	r5, [r3, #0]
 80064ca:	6862      	ldr	r2, [r4, #4]
 80064cc:	2100      	movs	r1, #0
 80064ce:	4628      	mov	r0, r5
 80064d0:	f7f9 ff06 	bl	80002e0 <memchr>
 80064d4:	b108      	cbz	r0, 80064da <_printf_i+0x1ea>
 80064d6:	1b40      	subs	r0, r0, r5
 80064d8:	6060      	str	r0, [r4, #4]
 80064da:	6863      	ldr	r3, [r4, #4]
 80064dc:	6123      	str	r3, [r4, #16]
 80064de:	2300      	movs	r3, #0
 80064e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064e4:	e7aa      	b.n	800643c <_printf_i+0x14c>
 80064e6:	6923      	ldr	r3, [r4, #16]
 80064e8:	462a      	mov	r2, r5
 80064ea:	4649      	mov	r1, r9
 80064ec:	4640      	mov	r0, r8
 80064ee:	47d0      	blx	sl
 80064f0:	3001      	adds	r0, #1
 80064f2:	d0ad      	beq.n	8006450 <_printf_i+0x160>
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	079b      	lsls	r3, r3, #30
 80064f8:	d413      	bmi.n	8006522 <_printf_i+0x232>
 80064fa:	68e0      	ldr	r0, [r4, #12]
 80064fc:	9b03      	ldr	r3, [sp, #12]
 80064fe:	4298      	cmp	r0, r3
 8006500:	bfb8      	it	lt
 8006502:	4618      	movlt	r0, r3
 8006504:	e7a6      	b.n	8006454 <_printf_i+0x164>
 8006506:	2301      	movs	r3, #1
 8006508:	4632      	mov	r2, r6
 800650a:	4649      	mov	r1, r9
 800650c:	4640      	mov	r0, r8
 800650e:	47d0      	blx	sl
 8006510:	3001      	adds	r0, #1
 8006512:	d09d      	beq.n	8006450 <_printf_i+0x160>
 8006514:	3501      	adds	r5, #1
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	9903      	ldr	r1, [sp, #12]
 800651a:	1a5b      	subs	r3, r3, r1
 800651c:	42ab      	cmp	r3, r5
 800651e:	dcf2      	bgt.n	8006506 <_printf_i+0x216>
 8006520:	e7eb      	b.n	80064fa <_printf_i+0x20a>
 8006522:	2500      	movs	r5, #0
 8006524:	f104 0619 	add.w	r6, r4, #25
 8006528:	e7f5      	b.n	8006516 <_printf_i+0x226>
 800652a:	bf00      	nop
 800652c:	0800672d 	.word	0x0800672d
 8006530:	0800673e 	.word	0x0800673e

08006534 <memmove>:
 8006534:	4288      	cmp	r0, r1
 8006536:	b510      	push	{r4, lr}
 8006538:	eb01 0402 	add.w	r4, r1, r2
 800653c:	d902      	bls.n	8006544 <memmove+0x10>
 800653e:	4284      	cmp	r4, r0
 8006540:	4623      	mov	r3, r4
 8006542:	d807      	bhi.n	8006554 <memmove+0x20>
 8006544:	1e43      	subs	r3, r0, #1
 8006546:	42a1      	cmp	r1, r4
 8006548:	d008      	beq.n	800655c <memmove+0x28>
 800654a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800654e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006552:	e7f8      	b.n	8006546 <memmove+0x12>
 8006554:	4402      	add	r2, r0
 8006556:	4601      	mov	r1, r0
 8006558:	428a      	cmp	r2, r1
 800655a:	d100      	bne.n	800655e <memmove+0x2a>
 800655c:	bd10      	pop	{r4, pc}
 800655e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006562:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006566:	e7f7      	b.n	8006558 <memmove+0x24>

08006568 <_sbrk_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4d06      	ldr	r5, [pc, #24]	; (8006584 <_sbrk_r+0x1c>)
 800656c:	2300      	movs	r3, #0
 800656e:	4604      	mov	r4, r0
 8006570:	4608      	mov	r0, r1
 8006572:	602b      	str	r3, [r5, #0]
 8006574:	f7fa fd0a 	bl	8000f8c <_sbrk>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_sbrk_r+0x1a>
 800657c:	682b      	ldr	r3, [r5, #0]
 800657e:	b103      	cbz	r3, 8006582 <_sbrk_r+0x1a>
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	240002f8 	.word	0x240002f8

08006588 <memcpy>:
 8006588:	440a      	add	r2, r1
 800658a:	4291      	cmp	r1, r2
 800658c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006590:	d100      	bne.n	8006594 <memcpy+0xc>
 8006592:	4770      	bx	lr
 8006594:	b510      	push	{r4, lr}
 8006596:	f811 4b01 	ldrb.w	r4, [r1], #1
 800659a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800659e:	4291      	cmp	r1, r2
 80065a0:	d1f9      	bne.n	8006596 <memcpy+0xe>
 80065a2:	bd10      	pop	{r4, pc}

080065a4 <_realloc_r>:
 80065a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a8:	4680      	mov	r8, r0
 80065aa:	4614      	mov	r4, r2
 80065ac:	460e      	mov	r6, r1
 80065ae:	b921      	cbnz	r1, 80065ba <_realloc_r+0x16>
 80065b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b4:	4611      	mov	r1, r2
 80065b6:	f7ff bc49 	b.w	8005e4c <_malloc_r>
 80065ba:	b92a      	cbnz	r2, 80065c8 <_realloc_r+0x24>
 80065bc:	f7ff fbda 	bl	8005d74 <_free_r>
 80065c0:	4625      	mov	r5, r4
 80065c2:	4628      	mov	r0, r5
 80065c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065c8:	f000 f81b 	bl	8006602 <_malloc_usable_size_r>
 80065cc:	4284      	cmp	r4, r0
 80065ce:	4607      	mov	r7, r0
 80065d0:	d802      	bhi.n	80065d8 <_realloc_r+0x34>
 80065d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80065d6:	d812      	bhi.n	80065fe <_realloc_r+0x5a>
 80065d8:	4621      	mov	r1, r4
 80065da:	4640      	mov	r0, r8
 80065dc:	f7ff fc36 	bl	8005e4c <_malloc_r>
 80065e0:	4605      	mov	r5, r0
 80065e2:	2800      	cmp	r0, #0
 80065e4:	d0ed      	beq.n	80065c2 <_realloc_r+0x1e>
 80065e6:	42bc      	cmp	r4, r7
 80065e8:	4622      	mov	r2, r4
 80065ea:	4631      	mov	r1, r6
 80065ec:	bf28      	it	cs
 80065ee:	463a      	movcs	r2, r7
 80065f0:	f7ff ffca 	bl	8006588 <memcpy>
 80065f4:	4631      	mov	r1, r6
 80065f6:	4640      	mov	r0, r8
 80065f8:	f7ff fbbc 	bl	8005d74 <_free_r>
 80065fc:	e7e1      	b.n	80065c2 <_realloc_r+0x1e>
 80065fe:	4635      	mov	r5, r6
 8006600:	e7df      	b.n	80065c2 <_realloc_r+0x1e>

08006602 <_malloc_usable_size_r>:
 8006602:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006606:	1f18      	subs	r0, r3, #4
 8006608:	2b00      	cmp	r3, #0
 800660a:	bfbc      	itt	lt
 800660c:	580b      	ldrlt	r3, [r1, r0]
 800660e:	18c0      	addlt	r0, r0, r3
 8006610:	4770      	bx	lr
	...

08006614 <_init>:
 8006614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006616:	bf00      	nop
 8006618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800661a:	bc08      	pop	{r3}
 800661c:	469e      	mov	lr, r3
 800661e:	4770      	bx	lr

08006620 <_fini>:
 8006620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006622:	bf00      	nop
 8006624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006626:	bc08      	pop	{r3}
 8006628:	469e      	mov	lr, r3
 800662a:	4770      	bx	lr
