-- ****************************************************
-- Program: dco.vhd
-- Description: Digital Controlled Oscillator proposed by Gayathri MG
--		Paper: Design of All Digital Phase Locked Loop in VHDL,20136 (ijera.com)
-- 	DCO based in Toggle Flip flop
-- Input:carry,dec,idclock
-- Output: idout.
-- Author: Wellington W. F. Sarmento, Paulo de T. C. Pequeno e Rodrigo Ciarlini
-- Date: 28/06/2021
-- State: not tested
-- ****************************************************

library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;


entity k_counter is 
	port (
		up:  		in  std_logic;
		down:  	in  std_logic;
		kclock:  in  std_logic;
		carry:  	out  std_logic;
		barrow:  out  std_logic);
end k_counter;

architecture k_counter_arch of k_counter is 
	--constant k: natural:=16;
	signal sup,sdown: std_logic;
	signal kcountup,kcountdown : natural:=0;
	signal otup,otdown: std_logic:='0';
	
begin