$date
	Sun Oct 23 01:38:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#448062
b11110 &
b11110 %
1$
b11110 !
1"
#448063
0"
#448066
b1111 &
b1111 %
#448070
b101110 &
b101110 %
#448074
b10111 &
b10111 %
#448078
b1000110 &
b1000110 %
#448082
b100011 &
b100011 %
#448086
b1101010 &
b1101010 %
#448090
b110101 &
b110101 %
#448094
b10100000 &
b10100000 %
#448098
b1010000 &
b1010000 %
#448102
b101000 &
b101000 %
#448106
b10100 &
b10100 %
#448110
b1010 &
b1010 %
#448114
b101 &
b101 %
#448118
b10000 &
b10000 %
#448122
b1000 &
b1000 %
#448126
b100 &
b100 %
#448130
b10 &
b10 %
#448134
b1 &
1#
b1 %
#448138
b0 &
b0 %
0#
0$
#1455365
b11101 !
1"
#1455366
b11101 &
b11101 %
1$
#1455367
0"
#1455370
b1011000 &
b1011000 %
#1455374
b101100 &
b101100 %
#1455378
b10110 &
b10110 %
#1455382
b1011 &
b1011 %
#1455386
b100010 &
b100010 %
#1455390
b10001 &
b10001 %
#1455394
b110100 &
b110100 %
#1455398
b11010 &
b11010 %
#1455402
b1101 &
b1101 %
#1455406
b101000 &
b101000 %
#1455410
b10100 &
b10100 %
#1455414
b1010 &
b1010 %
#1455418
b101 &
b101 %
#1455422
b10000 &
b10000 %
#1455426
b1000 &
b1000 %
#1455430
b100 &
b100 %
#1455434
b10 &
b10 %
#1455438
b1 &
1#
b1 %
#1455442
b0 &
b0 %
0#
0$
#2460018
b1111 &
b1111 %
1$
b1111 !
1"
#2460019
0"
#2460022
b101110 &
b101110 %
#2460026
b10111 &
b10111 %
#2460030
b1000110 &
b1000110 %
#2460034
b100011 &
b100011 %
#2460038
b1101010 &
b1101010 %
#2460042
b110101 &
b110101 %
#2460046
b10100000 &
b10100000 %
#2460050
b1010000 &
b1010000 %
#2460054
b101000 &
b101000 %
#2460058
b10100 &
b10100 %
#2460062
b1010 &
b1010 %
#2460066
b101 &
b101 %
#2460070
b10000 &
b10000 %
#2460074
b1000 &
b1000 %
#2460078
b100 &
b100 %
#2460082
b10 &
b10 %
#2460086
b1 &
1#
b1 %
#2460090
b0 &
b0 %
0#
0$
#4500012
