
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    11M    11M    11M    11M ]
	progress: ..................................................
CYCLE =  100M [ INST:    40M    40M    40M    40M ]
	progress: ..................................................
CYCLE =  150M [ INST:    49M    49M    49M    49M ]
	progress: ..................................................
CYCLE =  200M [ INST:    59M    59M    59M    59M ]
	progress: ....................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	94.9811
SIM_TIME_IN_MEM         	581.066
SYS_CYCLES              	219175421

CORE_0_INST             	100000002
CORE_0_IPC              	0.456256
CORE_0_MISSES           	6632601
CORE_0_ACCESSES         	13277614
CORE_0_MPKI             	66.326
CORE_0_APKI             	132.776

CORE_1_INST             	100434380
CORE_1_IPC              	0.458237
CORE_1_MISSES           	6633487
CORE_1_ACCESSES         	13278156
CORE_1_MPKI             	66.048
CORE_1_APKI             	132.207

CORE_2_INST             	101092544
CORE_2_IPC              	0.46124
CORE_2_MISSES           	6633113
CORE_2_ACCESSES         	13278994
CORE_2_MPKI             	65.6143
CORE_2_APKI             	131.355

CORE_3_INST             	100344075
CORE_3_IPC              	0.457825
CORE_3_MISSES           	6632263
CORE_3_ACCESSES         	13278034
CORE_3_MPKI             	66.0952
CORE_3_APKI             	132.325

LLC_MISSES              	26531464
LLC_ACCESSES            	53112798
LLC_MISS_RATE           	49.9531
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	722.211

OS_MAPPED_PAGES         	321211
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	100

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       116839   # ACTs Counter
acts.0.7.1                     =       114764   # ACTs Counter
acts.0.7.0                     =       114189   # ACTs Counter
acts.0.6.2                     =       116566   # ACTs Counter
acts.0.6.1                     =       114167   # ACTs Counter
acts.0.5.2                     =       117394   # ACTs Counter
acts.0.5.1                     =       115322   # ACTs Counter
acts.0.4.3                     =       116849   # ACTs Counter
acts.0.4.2                     =       116299   # ACTs Counter
acts.0.4.1                     =       114577   # ACTs Counter
acts.0.4.0                     =       115485   # ACTs Counter
acts.0.3.3                     =       116586   # ACTs Counter
acts.0.3.1                     =       115402   # ACTs Counter
acts.0.3.0                     =       115415   # ACTs Counter
acts.0.2.3                     =       116457   # ACTs Counter
acts.0.2.2                     =       116350   # ACTs Counter
num_ondemand_pres              =      3278082   # Number of ondemend PRE commands
num_pre_cmds                   =      3704020   # Number of PRE commands
num_act_cmds                   =      3704047   # Number of ACT commands
num_write_row_hits             =        43103   # Number of write row buffer hits
num_writes_done                =     13179804   # Number of read requests issued
acts.0.5.0                     =       114987   # ACTs Counter
num_read_cmds                  =     13253573   # Number of READ/READP commands
num_refab_cmds                 =        14004   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       116688   # ACTs Counter
acts.0.1.2                     =       115979   # ACTs Counter
num_read_row_hits              =      9803534   # Number of read row buffer hits
num_reads_done                 =     13253573   # Number of read requests issued
acts.0.7.2                     =       116310   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       114387   # ACTs Counter
acts.0.2.1                     =       114627   # ACTs Counter
num_write_cmds                 =       237174   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       115033   # ACTs Counter
num_cycles                     =    131505253   # Number of DRAM cycles
acts.0.5.3                     =       118836   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       116398   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       116408   # ACTs Counter
acts.0.0.2                     =       116119   # ACTs Counter
acts.0.1.0                     =       115080   # ACTs Counter
acts.0.0.1                     =       114410   # ACTs Counter
acts.0.1.1                     =       114691   # ACTs Counter
acts.0.2.0                     =       114955   # ACTs Counter
acts.0.1.3                     =       116478   # ACTs Counter
rank_active_cycles.0           =    117151872   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     14353381   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5475098   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1001200   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       549225   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       134510   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         9697   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           62   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     23631067   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1406018   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       572977   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       352454   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       182017   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        80585   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        64507   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        30159   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        21505   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        12404   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        79684   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           94   # Write cmd latency (cycles)
write_latency[60-79]           =           63   # Write cmd latency (cycles)
write_latency[80-99]           =          243   # Write cmd latency (cycles)
write_latency[100-119]         =          382   # Write cmd latency (cycles)
write_latency[120-139]         =          420   # Write cmd latency (cycles)
write_latency[140-159]         =          649   # Write cmd latency (cycles)
write_latency[160-179]         =          479   # Write cmd latency (cycles)
write_latency[180-199]         =          312   # Write cmd latency (cycles)
write_latency[200-]            =       234532   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        55195   # Read request latency (cycles)
read_latency[60-79]            =        90118   # Read request latency (cycles)
read_latency[80-99]            =       156720   # Read request latency (cycles)
read_latency[100-119]          =       192521   # Read request latency (cycles)
read_latency[120-139]          =       586735   # Read request latency (cycles)
read_latency[140-159]          =       931837   # Read request latency (cycles)
read_latency[160-179]          =       960780   # Read request latency (cycles)
read_latency[180-199]          =       789620   # Read request latency (cycles)
read_latency[200-]             =      9490047   # Read request latency (cycles)
refab_energy                   =  2.61929e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.78507e+09   # Write energy
read_energy                    =  1.18073e+11   # Read energy
act_energy                     =  4.21372e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  5.09832e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.84822e+10   # Active standby energy rank.0
average_read_latency           =      433.815   # Average read request latency (cycles)
average_interarrival           =      4.97497   # Average request interarrival latency (cycles)
total_energy                   =  2.25576e+11   # Total energy (pJ)
average_power                  =      1715.34   # Average power (mW)
average_bandwidth              =       30.924   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       116775   # ACTs Counter
acts.0.7.1                     =       113992   # ACTs Counter
acts.0.7.0                     =       114747   # ACTs Counter
acts.0.6.2                     =       115860   # ACTs Counter
acts.0.6.1                     =       114263   # ACTs Counter
acts.0.5.2                     =       116403   # ACTs Counter
acts.0.5.1                     =       114382   # ACTs Counter
acts.0.4.3                     =       116425   # ACTs Counter
acts.0.4.2                     =       116407   # ACTs Counter
acts.0.4.1                     =       114819   # ACTs Counter
acts.0.4.0                     =       115054   # ACTs Counter
acts.0.3.3                     =       116404   # ACTs Counter
acts.0.3.1                     =       114891   # ACTs Counter
acts.0.3.0                     =       115428   # ACTs Counter
acts.0.2.3                     =       116278   # ACTs Counter
acts.0.2.2                     =       116769   # ACTs Counter
num_ondemand_pres              =      3273973   # Number of ondemend PRE commands
num_pre_cmds                   =      3699443   # Number of PRE commands
num_act_cmds                   =      3699466   # Number of ACT commands
num_write_row_hits             =        42679   # Number of write row buffer hits
num_writes_done                =     13192810   # Number of read requests issued
acts.0.5.0                     =       114149   # ACTs Counter
num_read_cmds                  =     13253613   # Number of READ/READP commands
num_refab_cmds                 =        14004   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       116794   # ACTs Counter
acts.0.1.2                     =       116230   # ACTs Counter
num_read_row_hits              =      9806494   # Number of read row buffer hits
num_reads_done                 =     13253615   # Number of read requests issued
acts.0.7.2                     =       116153   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       114589   # ACTs Counter
acts.0.2.1                     =       115102   # ACTs Counter
num_write_cmds                 =       234961   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       114838   # ACTs Counter
num_cycles                     =    131505253   # Number of DRAM cycles
acts.0.5.3                     =       117072   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       116667   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       116384   # ACTs Counter
acts.0.0.2                     =       116157   # ACTs Counter
acts.0.1.0                     =       115245   # ACTs Counter
acts.0.0.1                     =       114644   # ACTs Counter
acts.0.1.1                     =       114867   # ACTs Counter
acts.0.2.0                     =       115262   # ACTs Counter
acts.0.1.3                     =       116416   # ACTs Counter
rank_active_cycles.0           =    117144232   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     14361021   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5475090   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1002285   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       548435   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       134211   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         9710   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           61   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     23643337   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1411355   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       572011   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       351165   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       181561   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        80817   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        64413   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        30051   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        21167   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        11990   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        78558   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           81   # Write cmd latency (cycles)
write_latency[60-79]           =           47   # Write cmd latency (cycles)
write_latency[80-99]           =          214   # Write cmd latency (cycles)
write_latency[100-119]         =          364   # Write cmd latency (cycles)
write_latency[120-139]         =          384   # Write cmd latency (cycles)
write_latency[140-159]         =          613   # Write cmd latency (cycles)
write_latency[160-179]         =          385   # Write cmd latency (cycles)
write_latency[180-199]         =          284   # Write cmd latency (cycles)
write_latency[200-]            =       232589   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        61469   # Read request latency (cycles)
read_latency[60-79]            =       100958   # Read request latency (cycles)
read_latency[80-99]            =       168905   # Read request latency (cycles)
read_latency[100-119]          =       204761   # Read request latency (cycles)
read_latency[120-139]          =       600935   # Read request latency (cycles)
read_latency[140-159]          =       939799   # Read request latency (cycles)
read_latency[160-179]          =       960607   # Read request latency (cycles)
read_latency[180-199]          =       779096   # Read request latency (cycles)
read_latency[200-]             =      9437083   # Read request latency (cycles)
refab_energy                   =  2.61929e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.76841e+09   # Write energy
read_energy                    =  1.18074e+11   # Read energy
act_energy                     =  4.20851e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  5.10103e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.84784e+10   # Active standby energy rank.0
average_read_latency           =      431.172   # Average read request latency (cycles)
average_interarrival           =      4.97251   # Average request interarrival latency (cycles)
total_energy                   =  2.25507e+11   # Total energy (pJ)
average_power                  =      1714.81   # Average power (mW)
average_bandwidth              =      30.9393   # Average bandwidth
