//-----------------------------------------------------------------------------
// The confidential and proprietary information contained in this file may
// only be used by a person authorised under and to the extent permitted
// by a subsisting licensing agreement from ARM Limited or its affiliates.
//
//        (C) COPYRIGHT 2015-2017 ARM Limited or its affiliates.
//            ALL RIGHTS RESERVED
//
// This entire notice must be reproduced on all copies of this file
// and copies of this file may only be made by a person if such person is
// permitted to do so under the terms of a subsisting license agreement
// from ARM Limited or its affiliates.
//
//  Release Information : CM3DesignStart-r0p0-00rel0
//
//-----------------------------------------------------------------------------
// Purpose : Cortex M3 DesignStart simulation testbench using cycle model
//-----------------------------------------------------------------------------

// =================== Tarmac Logging =================
// Legacy assertion libraries in CM3
+define+OVL_ERROR=1
+define+OVL_FATAL=1
+define+OVL_ASSERT=1
+define+SIMULATION=1

// Build with tarmac
+define+TARMAC_BUILD

// ============= Verilog library extensions ===========
+libext+.v+.vlib

// ================= Top level file ===================
../verilog/tb_fpga_shield.v

// ================= Testbench components =============
-y ../verilog/
+incdir+../verilog/

// ================= Wrapper for cycle model =============
-y ../../../../cortexm3_model/verilog

// =============    MCU Module search path    =============
//+incdir+../../../Resources/../Resources/cmsdk_r1p0/logical/models/memories/
//+incdir+../../../Resources/smm_common/verilog/fpga/


// Modified version of IoT subsystem
-y ../../../../m3designstart_iot/logical/m3ds_iot_top/verilog
-y ../../../../m3designstart_iot/logical/models/modules/generic
-y ../../../../m3designstart_iot/logical/p_beid_interconnect_f0/verilog
-y ../../../../m3designstart_iot/logical/p_beid_interconnect_f0_ahb_mtx/verilog
-y ../../../../m3designstart_iot/logical/p_beid_peripheral_f0/verilog

-y ../../../../cmsdk/logical/cmsdk_ahb_gpio/verilog
-y ../../../../cmsdk/logical/cmsdk_ahb_slave_mux/verilog
-y ../../../../cmsdk/logical/cmsdk_ahb_default_slave/verilog
-y ../../../../cmsdk/logical/cmsdk_ahb_to_apb/verilog
-y ../../../../cmsdk/logical/cmsdk_ahb_to_extmem16/verilog
-y ../../../../cmsdk/logical/cmsdk_ahb_to_sram/verilog
-y ../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog
-y ../../../../cmsdk/logical/cmsdk_apb_slave_mux/verilog
-y ../../../../cmsdk/logical/cmsdk_apb_subsystem/verilog
-y ../../../../cmsdk/logical/cmsdk_apb_uart/verilog
-y ../../../../cmsdk/logical/cmsdk_apb_watchdog/verilog
-y ../../../../cmsdk/logical/cmsdk_iop_gpio/verilog
-y ../../../../cmsdk/logical/cmsdk_fpga_sram/verilog
-y ../../../../cmsdk/logical/models/memories

+incdir+../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog

// FPGA partitioning hierarchy
-y ../../fpga_top/verilog

// User modifiable region
-y ../../m3ds_user_partition/verilog

// Designstart Peripheral subsystem
-y ../../m3ds_peripherals/verilog
-y ../../models/generic


// FPGA standard peripherals and logic
-y ../../../../smm/logical/smm_common_fpga/verilog
-y ../../../../smm/logical/apb_i2s/verilog
-y ../../../../smm/logical/pl022_ssp/verilog
-y ../../../../smm/logical/vga_edk/verilog
-y ../../../../smm/logical/ds703_scc_r0p3/verilog
-y ../../../../smm/logical/mps2_ahb_decoder/verilog
-y ../../../../smm/logical/spi2apb3/verilog

// CXDT
-y ../cxdt/verilog

+incdir+../../../../smm/logical/pl022_ssp/verilog

// CXDT
+incdir+../cxdt/verilog

// ============= Cortex-m3 Include file search path =============
+incdir+../../../../cortexm3_rtl/logical/cm3_tpiu/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_dpu/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_nvic/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_bus_matrix/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_dap_ahb_ap/verilog
+incdir+../../../../cortexm3_rtl/logical/dapswjdp/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_mpu/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_dwt/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_etm/verilog
+incdir+../../../../cortexm3_rtl/logical/cm3_fpb/verilog
+incdir+../../../../cortexm3_rtl/logical/tbench/verilog
+incdir+../../../../cortexm3_rtl/logical/ualdis/verilog

+incdir+../../fpga_top/verilog

+incdir+../../../../cmsdk/logical/models/memories
+incdir+../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog
+incdir+../../../../cmsdk/logical/cmsdk_apb_watchdog/verilog

// Use local copy of cm3_lic_defs.v file instead
//+incdir+../../../../cortexm3_rtl/logical/cm3_lic_defs/verilog

// TRNG
-y ../../../../trng/logical
-y ../../../../trng/logical/top
-y ../../../../trng/logical/top/inv_chain
-y ../../../../trng/logical/rng
-y ../../../../trng/logical/rng/trng
-y ../../../../trng/logical/rng/trng/trng_tests
-y ../../../../trng/logical/rosc
-y ../../../../trng/logical/dx_macros

// RTC
-y ../../../../rtc_pl031/logical/rtc_pl031/verilog
+incdir+../../../../rtc_pl031/logical/rtc_pl031/verilog

+incdir+../../../../trng/logical/inc
