-- VHDL for IBM SMS ALD page 13.60.04.1
-- Title: E CH IN PROCESS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/30/2020 1:52:32 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_60_04_1_E_CH_IN_PROCESS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_O_COML_AT_LATCH:	 in STD_LOGIC;
		PS_E_CH_NO_STATUS_ON:	 in STD_LOGIC;
		PS_I_O_PERCENT_LATCH:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		MS_IN_PROCESS_RESET:	 in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		PS_1ST_I_O_CYCLE_CONTROL:	 in STD_LOGIC;
		PS_E_CH_SECOND_SAMPLE_B:	 in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS:	 out STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 out STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS:	 out STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS:	 out STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 out STD_LOGIC;
		MS_E_CH_IN_PROCESS:	 out STD_LOGIC;
		LAMP_15A1H14:	 out STD_LOGIC;
		LAMP_15A1K14:	 out STD_LOGIC);
end ALD_13_60_04_1_E_CH_IN_PROCESS_ACC;

architecture behavioral of ALD_13_60_04_1_E_CH_IN_PROCESS_ACC is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_2A_E: STD_LOGIC;
	signal OUT_5B_E: STD_LOGIC;
	signal OUT_5B_E_Latch: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4B_C_Latch: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_5D_P_Latch: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin_Latch: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_5F_G: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;

begin

	OUT_4A_D <= NOT(PS_I_O_COML_AT_LATCH AND PS_E_CH_NO_STATUS_ON AND PS_E_CH_STATUS_SAMPLE_A_DELAY );
	OUT_2A_E <= NOT OUT_3B_D;
	LAMP_15A1H14 <= OUT_2A_E;
	OUT_5B_E_Latch <= NOT(OUT_4B_C AND MS_IN_PROCESS_RESET AND MS_E_CH_STATUS_SAMPLE_B_DELAY );
	OUT_4B_C_Latch <= NOT(OUT_4A_D AND OUT_5B_E );
	OUT_3B_D <= NOT OUT_4B_C;
	OUT_5C_C <= NOT(PS_E_CH_NO_STATUS_ON AND PS_I_O_PERCENT_LATCH AND PS_E_CH_STATUS_SAMPLE_A_DELAY );
	OUT_4C_B <= NOT OUT_5B_E;
	OUT_5D_P_Latch <= NOT(MS_IN_PROCESS_RESET AND MS_E_CH_STATUS_SAMPLE_B_DELAY AND OUT_4D_NoPin );
	OUT_4D_NoPin_Latch <= NOT(OUT_5C_C AND OUT_DOT_5D AND OUT_5E_G );
	OUT_3D_B <= NOT OUT_4D_NoPin;
	OUT_2D_C <= NOT OUT_3D_B;
	LAMP_15A1K14 <= OUT_2D_C;
	OUT_5E_G <= NOT(PS_1401_CARD_PRINT_IN_PROC AND PS_1ST_I_O_CYCLE_CONTROL );
	OUT_3E_C <= NOT OUT_DOT_5D;
	OUT_5F_G <= NOT(PS_1401_CARD_PRINT_IN_PROC AND PS_E_CH_SECOND_SAMPLE_B );
	OUT_4F_F <= NOT OUT_5F_G;

	SMS_AEK_1F: entity SMS_AEK
	    port map (
		IN1 => OUT_3D_B,	-- Pin F
		IN2 => OUT_2G_F,	-- Pin G
		OUT1 => OUT_1F_A );

	OUT_2G_F <= NOT OUT_3B_D;
	OUT_1H_R <= NOT OUT_1F_A;
	OUT_DOT_5D <= OUT_5D_P OR OUT_4F_F;

	MS_E_CH_OVLP_IN_PROCESS <= OUT_3B_D;
	PS_E_CH_OVLP_IN_PROCESS <= OUT_4C_B;
	MS_E_CH_UNOVLP_IN_PROCESS <= OUT_3D_B;
	PS_E_CH_UNOVLP_IN_PROCESS <= OUT_3E_C;
	PS_E_CH_IN_PROCESS <= OUT_1F_A;
	MS_E_CH_IN_PROCESS <= OUT_1H_R;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_E_Latch,
		Q => OUT_5B_E,
		QBar => OPEN );

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_C_Latch,
		Q => OUT_4B_C,
		QBar => OPEN );

	Latch_5D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5D_P_Latch,
		Q => OUT_5D_P,
		QBar => OPEN );

	Latch_4D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4D_NoPin_Latch,
		Q => OUT_4D_NoPin,
		QBar => OPEN );


end;
