==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-10] Analyzing design file 'dct_hls/dct.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 100.176 ; gain = 44.844
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 100.199 ; gain = 44.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 113.199 ; gain = 57.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'quantificat' into 'add_watermark' (dct_hls/dct.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_idct' into 'add_watermark' (dct_hls/dct.cpp:150) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 119.449 ; gain = 64.117
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_data' (dct_hls/dct.cpp:106).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'integer_idct' (dct_hls/dct.cpp:73).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'quantificat' (dct_hls/dct.cpp:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_data' (dct_hls/dct.cpp:94).
INFO: [XFORM 203-501] Unrolling loop 'WR_Loop_Row' (dct_hls/dct.cpp:111) in function 'write_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'WR_Loop_Col' (dct_hls/dct.cpp:114) in function 'write_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:82) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:84) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:55) in function 'quantificat' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:57) in function 'quantificat' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:99) in function 'read_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:102) in function 'read_data' completely.
INFO: [XFORM 203-102] Partitioning array 'buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (dct_hls/dct.cpp:67) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.0' (dct_hls/dct.cpp:67) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.1' (dct_hls/dct.cpp:67) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.2' (dct_hls/dct.cpp:67) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.3' (dct_hls/dct.cpp:67) automatically.
INFO: [XFORM 203-102] Partitioning array 'src.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'qsrc.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'qsrc.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'qsrc.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'qsrc.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'qdst.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'qdst.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'qdst.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'qdst.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'isrc.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'isrc.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'isrc.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'isrc.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'idst.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'idst.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'idst.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'idst.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V' (dct_hls/dct.cpp:75) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dst' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V.0' (dct_hls/dct.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V.1' (dct_hls/dct.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V.2' (dct_hls/dct.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V.3' (dct_hls/dct.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'out.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'out.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'out.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (dct_hls/dct.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_dct' (dct_hls/dct.cpp:120) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V' (dct_hls/dct.cpp:121) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out' (dct_hls/dct.cpp:122) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.0' (dct_hls/dct.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.1' (dct_hls/dct.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.2' (dct_hls/dct.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.3' (dct_hls/dct.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_dct.0' (dct_hls/dct.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_dct.1' (dct_hls/dct.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_dct.2' (dct_hls/dct.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_dct.3' (dct_hls/dct.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V.0' (dct_hls/dct.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V.1' (dct_hls/dct.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V.2' (dct_hls/dct.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V.3' (dct_hls/dct.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.0' (dct_hls/dct.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.1' (dct_hls/dct.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.2' (dct_hls/dct.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.3' (dct_hls/dct.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'indata' (dct_hls/dct.cpp:160) automatically.
INFO: [XFORM 203-102] Partitioning array 'outdata' (dct_hls/dct.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'quantificat' into 'add_watermark' (dct_hls/dct.cpp:131) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct_hls/dct.cpp:117:27) to (dct_hls/dct.cpp:154:1) in function 'add_watermark'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_step' (dct_hls/dct.cpp:4)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 148.996 ; gain = 93.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 202.895 ; gain = 147.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_proc' ...
WARNING: [SYN 201-107] Renaming port name 'img_proc/out' to 'img_proc/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.228 seconds; current allocated memory: 159.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 159.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dct_step'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 159.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 159.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'idct_step'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 160.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 160.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'integer_idct'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 160.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 161.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 161.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 161.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_watermark'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 162.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 162.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('indata[2]', dct_hls/dct.cpp:168) on array 'img' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 163.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 163.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 164.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_step'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 165.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'idct_step'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 167.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integer_idct'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 169.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111]  Elapsed time: 1.382 seconds; current allocated memory: 170.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'img_proc_mul_mul_16s_6ns_20_1_1' to 'img_proc_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'img_proc_mul_mul_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_watermark'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 173.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/mark' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_proc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.284 seconds; current allocated memory: 174.601 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 238.820 ; gain = 183.488
INFO: [SYSC 207-301] Generating SystemC RTL for img_proc.
INFO: [VHDL 208-304] Generating VHDL RTL for img_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for img_proc.
INFO: [HLS 200-112] Total elapsed time: 48.625 seconds; peak allocated memory: 174.601 MB.
