{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728907904176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728907904176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 09:11:43 2024 " "Processing started: Mon Oct 14 09:11:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728907904176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728907904176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquinadeestados -c Maquinadeestados " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquinadeestados -c Maquinadeestados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728907904177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728907904976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/minute_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/seven_segment_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/div_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728907905186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(32) " "Verilog HDL assignment warning at top_module.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(33) " "Verilog HDL assignment warning at top_module.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(34) " "Verilog HDL assignment warning at top_module.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(35) " "Verilog HDL assignment warning at top_module.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(36) " "Verilog HDL assignment warning at top_module.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.sv(37) " "Verilog HDL assignment warning at top_module.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905188 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:base_clk " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:base_clk\"" {  } { { "top_module.sv" "base_clk" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter second_counter:sec_inst " "Elaborating entity \"second_counter\" for hierarchy \"second_counter:sec_inst\"" {  } { { "top_module.sv" "sec_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 second_counter.sv(23) " "Verilog HDL assignment warning at second_counter.sv(23): truncated value with size 32 to match size of target (6)" {  } { { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905216 "|top_module|second_counter:sec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_counter minute_counter:min_inst " "Elaborating entity \"minute_counter\" for hierarchy \"minute_counter:min_inst\"" {  } { { "top_module.sv" "min_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.sv(19) " "Verilog HDL assignment warning at minute_counter.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/minute_counter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905221 "|top_module|minute_counter:min_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_counter hour_counter:hour_inst " "Elaborating entity \"hour_counter\" for hierarchy \"hour_counter:hour_inst\"" {  } { { "top_module.sv" "hour_inst" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hour_counter.sv(16) " "Verilog HDL assignment warning at hour_counter.sv(16): truncated value with size 32 to match size of target (5)" {  } { { "hour_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/hour_counter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728907905224 "|top_module|hour_counter:hour_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:sec_ones_dec " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:sec_ones_dec\"" {  } { { "top_module.sv" "sec_ones_dec" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905227 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "top_module.sv" "Mod0" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "top_module.sv" "Div0" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "top_module.sv" "Mod1" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "top_module.sv" "Div1" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "top_module.sv" "Mod2" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "top_module.sv" "Div2" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905499 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728907905499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905571 ""}  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728907905571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l0f " "Found entity 1: alt_u_div_l0f" {  } { { "db/alt_u_div_l0f.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/alt_u_div_l0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905768 ""}  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728907905768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907905878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907905878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907905932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907905932 ""}  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728907905932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907906046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907906046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907906075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907906075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_j0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j0f " "Found entity 1: alt_u_div_j0f" {  } { { "db/alt_u_div_j0f.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/alt_u_div_j0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907906122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907906122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907906137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907906138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728907906138 ""}  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728907906138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728907906269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728907906269 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 6 -1 0 } } { "second_counter.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/second_counter.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1728907906571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1728907906571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_hour_tens\[1\] GND " "Pin \"seg_hour_tens\[1\]\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/luisa/OneDrive/햞ea de Trabalho/Clock-SytemVerilog/VHDL Files/top_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728907906660 "|top_module|seg_hour_tens[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728907906660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728907907310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728907907310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728907907433 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728907907433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728907907433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728907907433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728907907464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 09:11:47 2024 " "Processing ended: Mon Oct 14 09:11:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728907907464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728907907464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728907907464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728907907464 ""}
