JDF G
// Created by Project Navigator ver 1.0
PROJECT fpga_debug
DESIGN fpga_debug
DEVFAM spartan2e
DEVFAMTIME 315558000
DEVICE xc2s300e
DEVICETIME 315558000
DEVPKG fg456
DEVPKGTIME 315558000
DEVSPEED -6
DEVSPEEDTIME 315558000
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE ..\fpga_debug.vhd
[Normal]
p_ModelSimSimRunTime_tbw=xstvhd, spartan2e, Bencher Waveform.t_MSimulateBehavioralVhdlModel, 315558000, 1000ns
xilxBitgCfg_GenOpt_MaskFile=xstvhd, spartan2e, Implementation.t_bitFile, 1074860880, True
xilxBitgStart_Clk=xstvhd, spartan2e, Implementation.t_bitFile, 1074860213, JTAG Clock
xilxBitgStart_Clk_DriveDone=xstvhd, spartan2e, Implementation.t_bitFile, 1075890637, True
xilxPAReffortLevel=xstvhd, spartan2e, Implementation.t_placeAndRouteDes, 1075889867, Medium
[STRATEGY-LIST]
Normal=True
