initSidebarItems({"struct":[["GPIO_CFGCTL10_SPEC","GPIO_CFGCTL10."],["R","Register `GPIO_CFGCTL10` reader"],["REG_GPIO_20_DRV_R","Field `reg_gpio_20_drv` reader - "],["REG_GPIO_20_DRV_W","Field `reg_gpio_20_drv` writer - "],["REG_GPIO_20_FUNC_SEL_R","Field `reg_gpio_20_func_sel` reader - "],["REG_GPIO_20_FUNC_SEL_W","Field `reg_gpio_20_func_sel` writer - "],["REG_GPIO_20_IE_R","Field `reg_gpio_20_ie` reader - "],["REG_GPIO_20_IE_W","Field `reg_gpio_20_ie` writer - "],["REG_GPIO_20_PD_R","Field `reg_gpio_20_pd` reader - "],["REG_GPIO_20_PD_W","Field `reg_gpio_20_pd` writer - "],["REG_GPIO_20_PU_R","Field `reg_gpio_20_pu` reader - "],["REG_GPIO_20_PU_W","Field `reg_gpio_20_pu` writer - "],["REG_GPIO_20_SMT_R","Field `reg_gpio_20_smt` reader - "],["REG_GPIO_20_SMT_W","Field `reg_gpio_20_smt` writer - "],["REG_GPIO_21_DRV_R","Field `reg_gpio_21_drv` reader - "],["REG_GPIO_21_DRV_W","Field `reg_gpio_21_drv` writer - "],["REG_GPIO_21_FUNC_SEL_R","Field `reg_gpio_21_func_sel` reader - "],["REG_GPIO_21_FUNC_SEL_W","Field `reg_gpio_21_func_sel` writer - "],["REG_GPIO_21_IE_R","Field `reg_gpio_21_ie` reader - "],["REG_GPIO_21_IE_W","Field `reg_gpio_21_ie` writer - "],["REG_GPIO_21_PD_R","Field `reg_gpio_21_pd` reader - "],["REG_GPIO_21_PD_W","Field `reg_gpio_21_pd` writer - "],["REG_GPIO_21_PU_R","Field `reg_gpio_21_pu` reader - "],["REG_GPIO_21_PU_W","Field `reg_gpio_21_pu` writer - "],["REG_GPIO_21_SMT_R","Field `reg_gpio_21_smt` reader - "],["REG_GPIO_21_SMT_W","Field `reg_gpio_21_smt` writer - "],["W","Register `GPIO_CFGCTL10` writer"]]});