static T_1 F_1 ( int V_1 , void * V_2 )
{
F_2 () ;
return V_3 ;
}
static T_1 F_3 ( int V_1 , void * V_2 )
{
F_4 ( V_4 L_1 ) ;
F_5 ( NULL ) ;
return V_3 ;
}
static void T_2 F_6 ( void )
{
T_3 T_4 * V_5 ;
F_7 () ;
V_6 . V_7 = F_8 ( 0 ) ;
V_6 . V_8 =
F_8 ( 0 ) + V_9 - 1 ;
* V_10 |= V_11 ;
* V_12 = * V_10 ;
* V_13 = 0xbfff0002 ;
F_9 ( 0 , V_14 ,
F_10 ( V_14 ) ) ;
( void ) F_11 ( & V_15 ) ;
F_12 ( V_16 , F_10 ( V_16 ) ) ;
if ( F_13 ( F_14 ( V_17 ) , & F_3 ,
V_18 | V_19 ,
L_2 , NULL ) < 0 ) {
F_4 ( V_20 L_3 ,
F_14 ( V_17 ) ) ;
}
if ( F_13 ( F_14 ( V_21 ) , & F_1 ,
V_18 | V_19 ,
L_4 , NULL ) < 0 ) {
F_4 ( V_20 L_5 ,
F_14 ( V_21 ) ) ;
}
V_5 = F_15 ( F_8 ( 0 ) , 0x400000 ) ;
if ( V_5 ) {
#ifdef F_16
int V_22 ;
for ( V_22 = 0 ; V_22 < 6 ; V_22 ++ ) {
V_23 [ 0 ] . V_24 [ V_22 ] = F_17 ( V_5 + 0x3C0422 + V_22 ) ;
V_23 [ 1 ] . V_24 [ V_22 ] = F_17 ( V_5 + 0x3C043B + V_22 ) ;
}
#else
V_23 [ 0 ] . V_24 [ 0 ] = F_17 ( V_5 + 0x3C0421 ) ;
V_23 [ 0 ] . V_24 [ 1 ] = F_17 ( V_5 + 0x3C0420 ) ;
V_23 [ 0 ] . V_24 [ 2 ] = F_17 ( V_5 + 0x3C0427 ) ;
V_23 [ 0 ] . V_24 [ 3 ] = F_17 ( V_5 + 0x3C0426 ) ;
V_23 [ 0 ] . V_24 [ 4 ] = F_17 ( V_5 + 0x3C0425 ) ;
V_23 [ 0 ] . V_24 [ 5 ] = F_17 ( V_5 + 0x3C0424 ) ;
V_23 [ 1 ] . V_24 [ 0 ] = F_17 ( V_5 + 0x3C0439 ) ;
V_23 [ 1 ] . V_24 [ 1 ] = F_17 ( V_5 + 0x3C043F ) ;
V_23 [ 1 ] . V_24 [ 2 ] = F_17 ( V_5 + 0x3C043E ) ;
V_23 [ 1 ] . V_24 [ 3 ] = F_17 ( V_5 + 0x3C043D ) ;
V_23 [ 1 ] . V_24 [ 4 ] = F_17 ( V_5 + 0x3C043C ) ;
V_23 [ 1 ] . V_24 [ 5 ] = F_17 ( V_5 + 0x3C0443 ) ;
#endif
F_18 ( V_5 ) ;
}
F_4 ( V_4 L_6 ,
V_23 [ 0 ] . V_24 ) ;
F_4 ( V_4 L_7 ,
V_23 [ 1 ] . V_24 ) ;
}
