INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <Structural>.
Resolving generics for 'ethernet'...
Applying external generics to 'ethernet'...
Delivering associated files for 'ethernet'...
Delivering EJava files for 'ethernet'...
Generating implementation netlist for 'ethernet'...
INFO:sim - Pre-processing HDL files for 'ethernet'...
WARNING:sim - BlackBox generator run option '-iobuf' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'ethernet'
Running ngcbuild...
Writing VEO instantiation template for 'ethernet'...
Writing Verilog structural simulation model for 'ethernet'...
WARNING:sim - Overwriting existing file
   /home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet/do
   c/pg051-tri-mode-eth-mac.pdf with file from view xilinx_documentation
Delivered 3 files into directory
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ethernet'...
Generating metadata file...
Generating ISE project...
XCO file found: ethernet.xco
XMDF file found: ethernet_xmdf.tcl
Adding
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.asy
-view all -origin_type imported
Adding
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.ngc
-view all -origin_type created
Checking file
"/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.ngc"
for project device match ...
File
"/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.ngc"
device information matches project device.
Adding
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.sym
-view all -origin_type imported
Adding
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/shimizu/research/openflow1.3/openflow1.3/ipcore_dir/tmp/_cg/ethernet.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ethernet"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ethernet'.
