
; *************************************************************************  *
;   COMMERCIAL IN CONFIDENCE
;   Copyright (C) 2017 Qualcomm Technologies International Ltd.
;
;   Qualcomm Technologies International Ltd.,
;   Churchill House,
;   Cambridge Business Park,
;   Cowley Park,
;   Cambridge, CB4 0WZ
;   UK
;   http://www.csr.com
;
;   $Id: //depot/bg/Releases/ADK/ADK6.2/hydra_os_aura/fw/src/core/io/aura/d01/pio_ctrl_sys_io/io_defs.inc#1 $
;   $Name$
;   $Source$
;
;   DESCRIPTION
;      Hardware declarations header file (higher level).
;      Lists masks and values for use when setting or interpreting
;      the contents of memory mapped hardware registers.
;
;   INTERFACE
;      Entry   :-
;      Exit    :-
;
;   MODIFICATIONS
;      1.0    24/04/99    RWY    First created.
;      1.x    xx/xx/xx    RWY    Automatically generated.
;
; *************************************************************************  *


; -- Mildred 8051 special function registers --

; CLKGEN_ACTIVE_RATES

CLKGEN_ACTIVE_RATE_80M                   DEQU  15
CLKGEN_ACTIVE_RATE_40M                   DEQU  14
CLKGEN_ACTIVE_RATE_35M                   DEQU  13
CLKGEN_ACTIVE_RATE_32M                   DEQU  12
CLKGEN_ACTIVE_RATE_30M                   DEQU  11
CLKGEN_ACTIVE_RATE_25M                   DEQU  10
CLKGEN_ACTIVE_RATE_20M                   DEQU  9
CLKGEN_ACTIVE_RATE_16M                   DEQU  8
CLKGEN_ACTIVE_RATE_15M                   DEQU  7
CLKGEN_ACTIVE_RATE_10M                   DEQU  6
CLKGEN_ACTIVE_RATE_8M                    DEQU  5
CLKGEN_ACTIVE_RATE_5M                    DEQU  4
CLKGEN_ACTIVE_RATE_4M                    DEQU  3
CLKGEN_ACTIVE_RATE_2M                    DEQU  2
CLKGEN_ACTIVE_RATE_1M                    DEQU  1
CLKGEN_ACTIVE_RATE_500K                  DEQU  0

; CLKGEN_CLK_SOURCE_SEL_ENUMS

CLKGEN_CLK_SOURCE_SEL_80M                DEQU  0
CLKGEN_CLK_SOURCE_SEL_SLOW               DEQU  1
CLKGEN_CLK_SOURCE_SEL_FOSC               DEQU  2

; MILDRED_INT_SOURCES

MILDRED_INT_SOURCE_BUS_INT_POSN          DEQU  0
MILDRED_INT_SOURCE_BUS_INT_MASK          DEQU  H'0001
MILDRED_INT_SOURCE_TIME_UPDATE_POSN      DEQU  1
MILDRED_INT_SOURCE_TIME_UPDATE_MASK      DEQU  H'0002
MILDRED_INT_SOURCE_PIO_RISING_POSN       DEQU  2
MILDRED_INT_SOURCE_PIO_RISING_MASK       DEQU  H'0004
MILDRED_INT_SOURCE_PIO_FALLING_POSN      DEQU  3
MILDRED_INT_SOURCE_PIO_FALLING_MASK      DEQU  H'0008
MILDRED_INT_SOURCE_JANITOR_POSN          DEQU  4
MILDRED_INT_SOURCE_JANITOR_MASK          DEQU  H'0010

; MILDRED_INT_SOURCES2S

MILDRED_INT_SOURCE_DUMMY_POSN            DEQU  0
MILDRED_INT_SOURCE_DUMMY_MASK            DEQU  H'0001

; PIO_SELECT_FUNCS

PIO_SELECT_FUNC_CPU                      DEQU  0
PIO_SELECT_FUNC_SIU                      DEQU  1
PIO_SELECT_FUNC_SPECIAL1                 DEQU  2
PIO_SELECT_FUNC_SPECIAL2                 DEQU  3

; UART_RATES

UART_RATE_2K4                            DEQU  2
UART_RATE_9K6                            DEQU  8
UART_RATE_19K2                           DEQU  16
UART_RATE_38K4                           DEQU  31
UART_RATE_57K6                           DEQU  47
UART_RATE_115K2                          DEQU  94
UART_RATE_230K4                          DEQU  189
UART_RATE_460K8                          DEQU  377
UART_RATE_921K6                          DEQU  755
UART_RATE_1382K4                         DEQU  1132
UART_RATE_1843K2                         DEQU  1510
UART_RATE_2764K8                         DEQU  2265
UART_RATE_3686K4                         DEQU  3020
UART_RATE_5529K6                         DEQU  4530

; CLKGEN_ACTIVE_CLOCK_RATES

CLKGEN_ACTIVE_INT_LSB_POSN               DEQU  0
CLKGEN_ACTIVE_INT_LSB_MASK               DEQU  H'0001
CLKGEN_ACTIVE_INT_MSB_POSN               DEQU  3
CLKGEN_ACTIVE_INT_MSB_MASK               DEQU  H'0008
CLKGEN_ACTIVE_BUS_LSB_POSN               DEQU  4
CLKGEN_ACTIVE_BUS_LSB_MASK               DEQU  H'0010
CLKGEN_ACTIVE_BUS_MSB_POSN               DEQU  7
CLKGEN_ACTIVE_BUS_MSB_MASK               DEQU  H'0080

; CLKGEN_ACTIVITY_ENABLES

CLKGEN_ACTIVITY_EN_INT_POSN              DEQU  0
CLKGEN_ACTIVITY_EN_INT_MASK              DEQU  H'0001
CLKGEN_ACTIVITY_EN_SPI_POSN              DEQU  1
CLKGEN_ACTIVITY_EN_SPI_MASK              DEQU  H'0002
CLKGEN_ACTIVITY_EN_BUS_POSN              DEQU  2
CLKGEN_ACTIVITY_EN_BUS_MASK              DEQU  H'0004

; CLKGEN_ACTIVITY_STATUS

CLKGEN_STATUS_BUS_ACTIVE_POSN            DEQU  0
CLKGEN_STATUS_BUS_ACTIVE_MASK            DEQU  H'0001
CLKGEN_STATUS_INT_ACTIVE_POSN            DEQU  1
CLKGEN_STATUS_INT_ACTIVE_MASK            DEQU  H'0002
CLKGEN_STATUS_SPI_ACTIVE_POSN            DEQU  2
CLKGEN_STATUS_SPI_ACTIVE_MASK            DEQU  H'0004

; CLKGEN_ENABLES

CLKGEN_REGS_EN_POSN                      DEQU  0
CLKGEN_REGS_EN_MASK                      DEQU  H'0001
CLKGEN_CLK_SOURCE_SEL_A_LSB_POSN         DEQU  1
CLKGEN_CLK_SOURCE_SEL_A_LSB_MASK         DEQU  H'0002
CLKGEN_CLK_SOURCE_SEL_A_MSB_POSN         DEQU  2
CLKGEN_CLK_SOURCE_SEL_A_MSB_MASK         DEQU  H'0004
CLKGEN_CLK_SOURCE_SEL_B_LSB_POSN         DEQU  3
CLKGEN_CLK_SOURCE_SEL_B_LSB_MASK         DEQU  H'0008
CLKGEN_CLK_SOURCE_SEL_B_MSB_POSN         DEQU  4
CLKGEN_CLK_SOURCE_SEL_B_MSB_MASK         DEQU  H'0010
CLKGEN_CLK_SOURCE_SEL_MUX_POSN           DEQU  5
CLKGEN_CLK_SOURCE_SEL_MUX_MASK           DEQU  H'0020
CLKGEN_CLK_SOURCE_SEL_MUX_A              DEQU  0
CLKGEN_CLK_SOURCE_SEL_MUX_B              DEQU  1
CLKGEN_PIO_EN_POSN                       DEQU  6
CLKGEN_PIO_EN_MASK                       DEQU  H'0040

; CLKGEN_STATUS

CLKGEN_STATUS_SLOW_CLK_MON_INT_POSN      DEQU  0
CLKGEN_STATUS_SLOW_CLK_MON_INT_MASK      DEQU  H'0001

; CLKGEN_TIMER_ENABLES

CLKGEN_TIMER_EN_POSN                     DEQU  0
CLKGEN_TIMER_EN_MASK                     DEQU  H'0001
CLKGEN_TIMER_FAST_EN_POSN                DEQU  1
CLKGEN_TIMER_FAST_EN_MASK                DEQU  H'0002

; MILDRED_P0S

MILDRED_P0_0_POSN                        DEQU  0
MILDRED_P0_0_MASK                        DEQU  H'0001
MILDRED_P0_1_POSN                        DEQU  1
MILDRED_P0_1_MASK                        DEQU  H'0002
MILDRED_P0_2_POSN                        DEQU  2
MILDRED_P0_2_MASK                        DEQU  H'0004
MILDRED_P0_3_POSN                        DEQU  3
MILDRED_P0_3_MASK                        DEQU  H'0008
MILDRED_P0_4_POSN                        DEQU  4
MILDRED_P0_4_MASK                        DEQU  H'0010
MILDRED_P0_5_POSN                        DEQU  5
MILDRED_P0_5_MASK                        DEQU  H'0020
MILDRED_P0_6_POSN                        DEQU  6
MILDRED_P0_6_MASK                        DEQU  H'0040
MILDRED_P0_7_POSN                        DEQU  7
MILDRED_P0_7_MASK                        DEQU  H'0080

; MILDRED_P0_DRIVE_ENS

MILDRED_P0_DRIVE_EN_0_POSN               DEQU  0
MILDRED_P0_DRIVE_EN_0_MASK               DEQU  H'0001
MILDRED_P0_DRIVE_EN_1_POSN               DEQU  1
MILDRED_P0_DRIVE_EN_1_MASK               DEQU  H'0002
MILDRED_P0_DRIVE_EN_2_POSN               DEQU  2
MILDRED_P0_DRIVE_EN_2_MASK               DEQU  H'0004
MILDRED_P0_DRIVE_EN_3_POSN               DEQU  3
MILDRED_P0_DRIVE_EN_3_MASK               DEQU  H'0008
MILDRED_P0_DRIVE_EN_4_POSN               DEQU  4
MILDRED_P0_DRIVE_EN_4_MASK               DEQU  H'0010
MILDRED_P0_DRIVE_EN_5_POSN               DEQU  5
MILDRED_P0_DRIVE_EN_5_MASK               DEQU  H'0020
MILDRED_P0_DRIVE_EN_6_POSN               DEQU  6
MILDRED_P0_DRIVE_EN_6_MASK               DEQU  H'0040
MILDRED_P0_DRIVE_EN_7_POSN               DEQU  7
MILDRED_P0_DRIVE_EN_7_MASK               DEQU  H'0080

; MILDRED_P1S

MILDRED_P1_0_POSN                        DEQU  0
MILDRED_P1_0_MASK                        DEQU  H'0001
MILDRED_P1_1_POSN                        DEQU  1
MILDRED_P1_1_MASK                        DEQU  H'0002
MILDRED_P1_2_POSN                        DEQU  2
MILDRED_P1_2_MASK                        DEQU  H'0004
MILDRED_P1_3_POSN                        DEQU  3
MILDRED_P1_3_MASK                        DEQU  H'0008
MILDRED_P1_4_POSN                        DEQU  4
MILDRED_P1_4_MASK                        DEQU  H'0010
MILDRED_P1_5_POSN                        DEQU  5
MILDRED_P1_5_MASK                        DEQU  H'0020
MILDRED_P1_6_POSN                        DEQU  6
MILDRED_P1_6_MASK                        DEQU  H'0040
MILDRED_P1_7_POSN                        DEQU  7
MILDRED_P1_7_MASK                        DEQU  H'0080

; MILDRED_P1_DRIVE_ENS

MILDRED_P1_DRIVE_EN_0_POSN               DEQU  0
MILDRED_P1_DRIVE_EN_0_MASK               DEQU  H'0001
MILDRED_P1_DRIVE_EN_1_POSN               DEQU  1
MILDRED_P1_DRIVE_EN_1_MASK               DEQU  H'0002
MILDRED_P1_DRIVE_EN_2_POSN               DEQU  2
MILDRED_P1_DRIVE_EN_2_MASK               DEQU  H'0004
MILDRED_P1_DRIVE_EN_3_POSN               DEQU  3
MILDRED_P1_DRIVE_EN_3_MASK               DEQU  H'0008
MILDRED_P1_DRIVE_EN_4_POSN               DEQU  4
MILDRED_P1_DRIVE_EN_4_MASK               DEQU  H'0010
MILDRED_P1_DRIVE_EN_5_POSN               DEQU  5
MILDRED_P1_DRIVE_EN_5_MASK               DEQU  H'0020
MILDRED_P1_DRIVE_EN_6_POSN               DEQU  6
MILDRED_P1_DRIVE_EN_6_MASK               DEQU  H'0040
MILDRED_P1_DRIVE_EN_7_POSN               DEQU  7
MILDRED_P1_DRIVE_EN_7_MASK               DEQU  H'0080

; MILDRED_P2S

MILDRED_P2_0_POSN                        DEQU  0
MILDRED_P2_0_MASK                        DEQU  H'0001
MILDRED_P2_1_POSN                        DEQU  1
MILDRED_P2_1_MASK                        DEQU  H'0002
MILDRED_P2_2_POSN                        DEQU  2
MILDRED_P2_2_MASK                        DEQU  H'0004
MILDRED_P2_3_POSN                        DEQU  3
MILDRED_P2_3_MASK                        DEQU  H'0008
MILDRED_P2_4_POSN                        DEQU  4
MILDRED_P2_4_MASK                        DEQU  H'0010
MILDRED_P2_5_POSN                        DEQU  5
MILDRED_P2_5_MASK                        DEQU  H'0020
MILDRED_P2_6_POSN                        DEQU  6
MILDRED_P2_6_MASK                        DEQU  H'0040
MILDRED_P2_7_POSN                        DEQU  7
MILDRED_P2_7_MASK                        DEQU  H'0080

; MILDRED_P2_DRIVE_ENS

MILDRED_P2_DRIVE_EN_0_POSN               DEQU  0
MILDRED_P2_DRIVE_EN_0_MASK               DEQU  H'0001
MILDRED_P2_DRIVE_EN_1_POSN               DEQU  1
MILDRED_P2_DRIVE_EN_1_MASK               DEQU  H'0002
MILDRED_P2_DRIVE_EN_2_POSN               DEQU  2
MILDRED_P2_DRIVE_EN_2_MASK               DEQU  H'0004
MILDRED_P2_DRIVE_EN_3_POSN               DEQU  3
MILDRED_P2_DRIVE_EN_3_MASK               DEQU  H'0008
MILDRED_P2_DRIVE_EN_4_POSN               DEQU  4
MILDRED_P2_DRIVE_EN_4_MASK               DEQU  H'0010
MILDRED_P2_DRIVE_EN_5_POSN               DEQU  5
MILDRED_P2_DRIVE_EN_5_MASK               DEQU  H'0020
MILDRED_P2_DRIVE_EN_6_POSN               DEQU  6
MILDRED_P2_DRIVE_EN_6_MASK               DEQU  H'0040
MILDRED_P2_DRIVE_EN_7_POSN               DEQU  7
MILDRED_P2_DRIVE_EN_7_MASK               DEQU  H'0080

; MILDRED_P3S

MILDRED_P3_0_POSN                        DEQU  0
MILDRED_P3_0_MASK                        DEQU  H'0001
MILDRED_P3_1_POSN                        DEQU  1
MILDRED_P3_1_MASK                        DEQU  H'0002
MILDRED_P3_2_POSN                        DEQU  2
MILDRED_P3_2_MASK                        DEQU  H'0004
MILDRED_P3_3_POSN                        DEQU  3
MILDRED_P3_3_MASK                        DEQU  H'0008
MILDRED_P3_4_POSN                        DEQU  4
MILDRED_P3_4_MASK                        DEQU  H'0010
MILDRED_P3_5_POSN                        DEQU  5
MILDRED_P3_5_MASK                        DEQU  H'0020
MILDRED_P3_6_POSN                        DEQU  6
MILDRED_P3_6_MASK                        DEQU  H'0040
MILDRED_P3_7_POSN                        DEQU  7
MILDRED_P3_7_MASK                        DEQU  H'0080

; MILDRED_P3_DRIVE_ENS

MILDRED_P3_DRIVE_EN_0_POSN               DEQU  0
MILDRED_P3_DRIVE_EN_0_MASK               DEQU  H'0001
MILDRED_P3_DRIVE_EN_1_POSN               DEQU  1
MILDRED_P3_DRIVE_EN_1_MASK               DEQU  H'0002
MILDRED_P3_DRIVE_EN_2_POSN               DEQU  2
MILDRED_P3_DRIVE_EN_2_MASK               DEQU  H'0004
MILDRED_P3_DRIVE_EN_3_POSN               DEQU  3
MILDRED_P3_DRIVE_EN_3_MASK               DEQU  H'0008
MILDRED_P3_DRIVE_EN_4_POSN               DEQU  4
MILDRED_P3_DRIVE_EN_4_MASK               DEQU  H'0010
MILDRED_P3_DRIVE_EN_5_POSN               DEQU  5
MILDRED_P3_DRIVE_EN_5_MASK               DEQU  H'0020
MILDRED_P3_DRIVE_EN_6_POSN               DEQU  6
MILDRED_P3_DRIVE_EN_6_MASK               DEQU  H'0040
MILDRED_P3_DRIVE_EN_7_POSN               DEQU  7
MILDRED_P3_DRIVE_EN_7_MASK               DEQU  H'0080

; CLKGEN_CLOCK_RATE_STATUS_HIS

CLKGEN_CLOCK_RATE_STATUS_HI_LSB_POSN     DEQU  0
CLKGEN_CLOCK_RATE_STATUS_HI_LSB_MASK     DEQU  H'0001
CLKGEN_CLOCK_RATE_STATUS_HI_MSB_POSN     DEQU  3
CLKGEN_CLOCK_RATE_STATUS_HI_MSB_MASK     DEQU  H'0008

; CLKGEN_CLOCK_RATE_STATUS_LOS

CLKGEN_CLOCK_RATE_STATUS_LO_LSB_POSN     DEQU  0
CLKGEN_CLOCK_RATE_STATUS_LO_LSB_MASK     DEQU  H'0001
CLKGEN_CLOCK_RATE_STATUS_LO_MSB_POSN     DEQU  7
CLKGEN_CLOCK_RATE_STATUS_LO_MSB_MASK     DEQU  H'0080

; CLKGEN_DEBUG_SELECTS

CLKGEN_DEBUG_SELECT_LSB_POSN             DEQU  0
CLKGEN_DEBUG_SELECT_LSB_MASK             DEQU  H'0001
CLKGEN_DEBUG_SELECT_MSB_POSN             DEQU  3
CLKGEN_DEBUG_SELECT_MSB_MASK             DEQU  H'0008

; CLKGEN_MAX_CLOCK_RATES

CLKGEN_MAX_CLOCK_RATE_LSB_POSN           DEQU  0
CLKGEN_MAX_CLOCK_RATE_LSB_MASK           DEQU  H'0001
CLKGEN_MAX_CLOCK_RATE_MSB_POSN           DEQU  7
CLKGEN_MAX_CLOCK_RATE_MSB_MASK           DEQU  H'0080

; CLKGEN_MIN_CLOCK_RATES

CLKGEN_MIN_CLOCK_RATE_LSB_POSN           DEQU  0
CLKGEN_MIN_CLOCK_RATE_LSB_MASK           DEQU  H'0001
CLKGEN_MIN_CLOCK_RATE_MSB_POSN           DEQU  7
CLKGEN_MIN_CLOCK_RATE_MSB_MASK           DEQU  H'0080

; CLKGEN_TIMER_FAST_STATUS_HIS

CLKGEN_TIMER_FAST_STATUS_HI_LSB_POSN     DEQU  0
CLKGEN_TIMER_FAST_STATUS_HI_LSB_MASK     DEQU  H'0001
CLKGEN_TIMER_FAST_STATUS_HI_MSB_POSN     DEQU  7
CLKGEN_TIMER_FAST_STATUS_HI_MSB_MASK     DEQU  H'0080

; CLKGEN_TIMER_FAST_STATUS_LOS

CLKGEN_TIMER_FAST_STATUS_LO_LSB_POSN     DEQU  0
CLKGEN_TIMER_FAST_STATUS_LO_LSB_MASK     DEQU  H'0001
CLKGEN_TIMER_FAST_STATUS_LO_MSB_POSN     DEQU  7
CLKGEN_TIMER_FAST_STATUS_LO_MSB_MASK     DEQU  H'0080

; JANITOR_MAILBOX_INS

JANITOR_MAILBOX_IN_LSB_POSN              DEQU  0
JANITOR_MAILBOX_IN_LSB_MASK              DEQU  H'0001
JANITOR_MAILBOX_IN_MSB_POSN              DEQU  7
JANITOR_MAILBOX_IN_MSB_MASK              DEQU  H'0080

; JANITOR_MAILBOX_OUTS

JANITOR_MAILBOX_OUT_LSB_POSN             DEQU  0
JANITOR_MAILBOX_OUT_LSB_MASK             DEQU  H'0001
JANITOR_MAILBOX_OUT_MSB_POSN             DEQU  7
JANITOR_MAILBOX_OUT_MSB_MASK             DEQU  H'0080

; MILDRED_DEEP_SLEEP_ENS

MILDRED_DEEP_SLEEP_EN_POSN               DEQU  0
MILDRED_DEEP_SLEEP_EN_MASK               DEQU  H'0001

; MILDRED_INT_ENS

MILDRED_INT_EN_POSN                      DEQU  0
MILDRED_INT_EN_MASK                      DEQU  H'0001

; MILDRED_INT_VECTOR_HIS

MILDRED_INT_VECTOR_HI_LSB_POSN           DEQU  0
MILDRED_INT_VECTOR_HI_LSB_MASK           DEQU  H'0001
MILDRED_INT_VECTOR_HI_MSB_POSN           DEQU  7
MILDRED_INT_VECTOR_HI_MSB_MASK           DEQU  H'0080

; MILDRED_PIO_BANK_SELECTS

MILDRED_PIO_BANK_SELECT_LSB_POSN         DEQU  0
MILDRED_PIO_BANK_SELECT_LSB_MASK         DEQU  H'0001
MILDRED_PIO_BANK_SELECT_MSB_POSN         DEQU  1
MILDRED_PIO_BANK_SELECT_MSB_MASK         DEQU  H'0002

; MILDRED_PIO_SELECT_0300S

MILDRED_PIO_SELECT_0300_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_0300_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_0300_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_0300_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_0704S

MILDRED_PIO_SELECT_0704_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_0704_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_0704_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_0704_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_1108S

MILDRED_PIO_SELECT_1108_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_1108_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_1108_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_1108_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_1512S

MILDRED_PIO_SELECT_1512_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_1512_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_1512_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_1512_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_1916S

MILDRED_PIO_SELECT_1916_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_1916_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_1916_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_1916_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_2320S

MILDRED_PIO_SELECT_2320_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_2320_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_2320_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_2320_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_2724S

MILDRED_PIO_SELECT_2724_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_2724_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_2724_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_2724_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_3128S

MILDRED_PIO_SELECT_3128_LSB_POSN         DEQU  0
MILDRED_PIO_SELECT_3128_LSB_MASK         DEQU  H'0001
MILDRED_PIO_SELECT_3128_MSB_POSN         DEQU  7
MILDRED_PIO_SELECT_3128_MSB_MASK         DEQU  H'0080

; MILDRED_PIO_SELECT_TMRCTR0S

MILDRED_PIO_SELECT_TMRCTR0_LSB_POSN      DEQU  0
MILDRED_PIO_SELECT_TMRCTR0_LSB_MASK      DEQU  H'0001
MILDRED_PIO_SELECT_TMRCTR0_MSB_POSN      DEQU  6
MILDRED_PIO_SELECT_TMRCTR0_MSB_MASK      DEQU  H'0040

; MILDRED_PIO_SELECT_TMRCTR1S

MILDRED_PIO_SELECT_TMRCTR1_LSB_POSN      DEQU  0
MILDRED_PIO_SELECT_TMRCTR1_LSB_MASK      DEQU  H'0001
MILDRED_PIO_SELECT_TMRCTR1_MSB_POSN      DEQU  6
MILDRED_PIO_SELECT_TMRCTR1_MSB_MASK      DEQU  H'0040

; MILDRED_PIO_SELECT_TMRCTR2S

MILDRED_PIO_SELECT_TMRCTR2_LSB_POSN      DEQU  0
MILDRED_PIO_SELECT_TMRCTR2_LSB_MASK      DEQU  H'0001
MILDRED_PIO_SELECT_TMRCTR2_MSB_POSN      DEQU  6
MILDRED_PIO_SELECT_TMRCTR2_MSB_MASK      DEQU  H'0040

; MILDRED_TIMER_TIME_0700S

MILDRED_TIMER_TIME_0700_LSB_POSN         DEQU  0
MILDRED_TIMER_TIME_0700_LSB_MASK         DEQU  H'0001
MILDRED_TIMER_TIME_0700_MSB_POSN         DEQU  7
MILDRED_TIMER_TIME_0700_MSB_MASK         DEQU  H'0080

; MILDRED_TIMER_TIME_1508S

MILDRED_TIMER_TIME_1508_LSB_POSN         DEQU  0
MILDRED_TIMER_TIME_1508_LSB_MASK         DEQU  H'0001
MILDRED_TIMER_TIME_1508_MSB_POSN         DEQU  7
MILDRED_TIMER_TIME_1508_MSB_MASK         DEQU  H'0080

; MILDRED_TIMER_TIME_2316S

MILDRED_TIMER_TIME_2316_LSB_POSN         DEQU  0
MILDRED_TIMER_TIME_2316_LSB_MASK         DEQU  H'0001
MILDRED_TIMER_TIME_2316_MSB_POSN         DEQU  7
MILDRED_TIMER_TIME_2316_MSB_MASK         DEQU  H'0080

; MILDRED_TIMER_TIME_3124S

MILDRED_TIMER_TIME_3124_LSB_POSN         DEQU  0
MILDRED_TIMER_TIME_3124_LSB_MASK         DEQU  H'0001
MILDRED_TIMER_TIME_3124_MSB_POSN         DEQU  7
MILDRED_TIMER_TIME_3124_MSB_MASK         DEQU  H'0080

; PIO_CTRL_IMEM_WABLMS

PIO_CTRL_IMEM_WABLM_LSB_POSN             DEQU  0
PIO_CTRL_IMEM_WABLM_LSB_MASK             DEQU  H'0001
PIO_CTRL_IMEM_WABLM_MSB_POSN             DEQU  1
PIO_CTRL_IMEM_WABLM_MSB_MASK             DEQU  H'0002

; PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CLEARS

PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CLEAR_POSN DEQU  0
PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CLEAR_MASK DEQU  H'0001

; PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODES

PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_LSB_POSN DEQU  0
PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_LSB_MASK DEQU  H'0001
PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_MSB_POSN DEQU  7
PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_MSB_MASK DEQU  H'0080

; PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_ENABLES

PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_ENABLE_POSN DEQU  0
PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_ENABLE_MASK DEQU  H'0001


; -- PIO controller subsystem PIO control and status registers --

; PIOCTRL_RAM_EMA_FIELDS

BT_EMAW_LSB_POSN                         DEQU  0
BT_EMAW_LSB_MASK                         DEQU  H'0001
BT_EMAW_MSB_POSN                         DEQU  1
BT_EMAW_MSB_MASK                         DEQU  H'0002
BT_EMA_LSB_POSN                          DEQU  2
BT_EMA_LSB_MASK                          DEQU  H'0004
BT_EMA_MSB_POSN                          DEQU  4
BT_EMA_MSB_MASK                          DEQU  H'0010

; PIO_CTRL_SYS_PIO_EVENT_CLEARS

PIO_CTRL_SYS_PIO_EVENT_CLEAR_RISING_POSN DEQU  0
PIO_CTRL_SYS_PIO_EVENT_CLEAR_RISING_MASK DEQU  H'0001
PIO_CTRL_SYS_PIO_EVENT_CLEAR_FALLING_POSN DEQU  1
PIO_CTRL_SYS_PIO_EVENT_CLEAR_FALLING_MASK DEQU  H'0002

; PIO_SYS_RAM_SEQ_TIMING_REG0S

PIO_SYS_TValF3_LSB_POSN                  DEQU  0
PIO_SYS_TValF3_LSB_MASK                  DEQU  H'0001
PIO_SYS_TValF3_MSB_POSN                  DEQU  3
PIO_SYS_TValF3_MSB_MASK                  DEQU  H'0008
PIO_SYS_TValF1_LSB_POSN                  DEQU  4
PIO_SYS_TValF1_LSB_MASK                  DEQU  H'0010
PIO_SYS_TValF1_MSB_POSN                  DEQU  7
PIO_SYS_TValF1_MSB_MASK                  DEQU  H'0080
PIO_SYS_TValE1_LSB_POSN                  DEQU  8
PIO_SYS_TValE1_LSB_MASK                  DEQU  H'0100
PIO_SYS_TValE1_MSB_POSN                  DEQU  11
PIO_SYS_TValE1_MSB_MASK                  DEQU  H'0800
PIO_SYS_TValD1_LSB_POSN                  DEQU  12
PIO_SYS_TValD1_LSB_MASK                  DEQU  H'1000
PIO_SYS_TValD1_MSB_POSN                  DEQU  15
PIO_SYS_TValD1_MSB_MASK                  DEQU  H'8000

; PIO_SYS_RAM_SEQ_TIMING_REG1S

PIO_SYS_TValC1_LSB_POSN                  DEQU  0
PIO_SYS_TValC1_LSB_MASK                  DEQU  H'0001
PIO_SYS_TValC1_MSB_POSN                  DEQU  3
PIO_SYS_TValC1_MSB_MASK                  DEQU  H'0008
PIO_SYS_TValB1_LSB_POSN                  DEQU  4
PIO_SYS_TValB1_LSB_MASK                  DEQU  H'0010
PIO_SYS_TValB1_MSB_POSN                  DEQU  7
PIO_SYS_TValB1_MSB_MASK                  DEQU  H'0080
PIO_SYS_TValA1_LSB_POSN                  DEQU  8
PIO_SYS_TValA1_LSB_MASK                  DEQU  H'0100
PIO_SYS_TValA1_MSB_POSN                  DEQU  11
PIO_SYS_TValA1_MSB_MASK                  DEQU  H'0800
PIO_SYS_TValD_LSB_POSN                   DEQU  12
PIO_SYS_TValD_LSB_MASK                   DEQU  H'1000
PIO_SYS_TValD_MSB_POSN                   DEQU  15
PIO_SYS_TValD_MSB_MASK                   DEQU  H'8000

; PIO_SYS_RAM_SEQ_TIMING_REG2S

PIO_SYS_TValC_LSB_POSN                   DEQU  0
PIO_SYS_TValC_LSB_MASK                   DEQU  H'0001
PIO_SYS_TValC_MSB_POSN                   DEQU  3
PIO_SYS_TValC_MSB_MASK                   DEQU  H'0008
PIO_SYS_TValB_LSB_POSN                   DEQU  4
PIO_SYS_TValB_LSB_MASK                   DEQU  H'0010
PIO_SYS_TValB_MSB_POSN                   DEQU  7
PIO_SYS_TValB_MSB_MASK                   DEQU  H'0080
PIO_SYS_TValA_LSB_POSN                   DEQU  8
PIO_SYS_TValA_LSB_MASK                   DEQU  H'0100
PIO_SYS_TValA_MSB_POSN                   DEQU  11
PIO_SYS_TValA_MSB_MASK                   DEQU  H'0800


; -- Common subsystem level registers --

; CHIP_VERSIONS

CHIP_VERSION_MAJOR_LSB_POSN              DEQU  0
CHIP_VERSION_MAJOR_LSB_MASK              DEQU  H'0001
CHIP_VERSION_MAJOR_MSB_POSN              DEQU  7
CHIP_VERSION_MAJOR_MSB_MASK              DEQU  H'0080
CHIP_VERSION_VARIANT_LSB_POSN            DEQU  8
CHIP_VERSION_VARIANT_LSB_MASK            DEQU  H'0100
CHIP_VERSION_VARIANT_MSB_POSN            DEQU  11
CHIP_VERSION_VARIANT_MSB_MASK            DEQU  H'0800
CHIP_VERSION_MINOR_LSB_POSN              DEQU  12
CHIP_VERSION_MINOR_LSB_MASK              DEQU  H'1000
CHIP_VERSION_MINOR_MSB_POSN              DEQU  15
CHIP_VERSION_MINOR_MSB_MASK              DEQU  H'8000

; SUB_SYS_DEBUG_SELECTS

SUB_SYS_DEBUG_SELECT_LO_LSB_POSN         DEQU  0
SUB_SYS_DEBUG_SELECT_LO_LSB_MASK         DEQU  H'0001
SUB_SYS_DEBUG_SELECT_LO_MSB_POSN         DEQU  7
SUB_SYS_DEBUG_SELECT_LO_MSB_MASK         DEQU  H'0080
SUB_SYS_DEBUG_SELECT_HI_LSB_POSN         DEQU  8
SUB_SYS_DEBUG_SELECT_HI_LSB_MASK         DEQU  H'0100
SUB_SYS_DEBUG_SELECT_HI_MSB_POSN         DEQU  15
SUB_SYS_DEBUG_SELECT_HI_MSB_MASK         DEQU  H'8000

; SUB_SYS_MISC_ENABLES

SUB_SYS_MISC_SPI_STOP_OUT_EN_POSN        DEQU  0
SUB_SYS_MISC_SPI_STOP_OUT_EN_MASK        DEQU  H'0001
SUB_SYS_MISC_MMU_INIT_DONE_POSN          DEQU  1
SUB_SYS_MISC_MMU_INIT_DONE_MASK          DEQU  H'0002

; SUB_SYS_RST_STATUS

SUB_SYS_RST_STATUS_RESET_TYPE_POWER_ON   DEQU  0
SUB_SYS_RST_STATUS_RESET_TYPE_P0_WATCHDOG DEQU  1
SUB_SYS_RST_STATUS_RESET_TYPE_P1_WATCHDOG DEQU  2
SUB_SYS_RST_STATUS_RESET_TYPE_DBG        DEQU  4

; SUB_SYS_IDS

SUB_SYS_ID_LSB_POSN                      DEQU  0
SUB_SYS_ID_LSB_MASK                      DEQU  H'0001
SUB_SYS_ID_MSB_POSN                      DEQU  3
SUB_SYS_ID_MSB_MASK                      DEQU  H'0008

; SUB_SYS_LEGACY_CHIP_VERSIONS

SUB_SYS_LEGACY_CHIP_VERSION_LSB_POSN     DEQU  0
SUB_SYS_LEGACY_CHIP_VERSION_LSB_MASK     DEQU  H'0001
SUB_SYS_LEGACY_CHIP_VERSION_MSB_POSN     DEQU  15
SUB_SYS_LEGACY_CHIP_VERSION_MSB_MASK     DEQU  H'8000

; SUB_SYS_MAILBOX0S

SUB_SYS_MAILBOX0_LSB_POSN                DEQU  0
SUB_SYS_MAILBOX0_LSB_MASK                DEQU  H'0001
SUB_SYS_MAILBOX0_MSB_POSN                DEQU  15
SUB_SYS_MAILBOX0_MSB_MASK                DEQU  H'8000

; SUB_SYS_MAILBOX1S

SUB_SYS_MAILBOX1_LSB_POSN                DEQU  0
SUB_SYS_MAILBOX1_LSB_MASK                DEQU  H'0001
SUB_SYS_MAILBOX1_MSB_POSN                DEQU  15
SUB_SYS_MAILBOX1_MSB_MASK                DEQU  H'8000

; SUB_SYS_MAILBOX2S

SUB_SYS_MAILBOX2_LSB_POSN                DEQU  0
SUB_SYS_MAILBOX2_LSB_MASK                DEQU  H'0001
SUB_SYS_MAILBOX2_MSB_POSN                DEQU  15
SUB_SYS_MAILBOX2_MSB_MASK                DEQU  H'8000

; SUB_SYS_MAILBOX3S

SUB_SYS_MAILBOX3_LSB_POSN                DEQU  0
SUB_SYS_MAILBOX3_LSB_MASK                DEQU  H'0001
SUB_SYS_MAILBOX3_MSB_POSN                DEQU  15
SUB_SYS_MAILBOX3_MSB_MASK                DEQU  H'8000

; SUB_SYS_P0_INTERRUPT1S

SUB_SYS_P0_INTERRUPT1_LSB_POSN           DEQU  0
SUB_SYS_P0_INTERRUPT1_LSB_MASK           DEQU  H'0001
SUB_SYS_P0_INTERRUPT1_MSB_POSN           DEQU  15
SUB_SYS_P0_INTERRUPT1_MSB_MASK           DEQU  H'8000

; SUB_SYS_P0_INTERRUPT2S

SUB_SYS_P0_INTERRUPT2_LSB_POSN           DEQU  0
SUB_SYS_P0_INTERRUPT2_LSB_MASK           DEQU  H'0001
SUB_SYS_P0_INTERRUPT2_MSB_POSN           DEQU  15
SUB_SYS_P0_INTERRUPT2_MSB_MASK           DEQU  H'8000

; SUB_SYS_REG_SRC_HASHS

SUB_SYS_REG_SRC_HASH_LSB_POSN            DEQU  0
SUB_SYS_REG_SRC_HASH_LSB_MASK            DEQU  H'0001
SUB_SYS_REG_SRC_HASH_MSB_POSN            DEQU  15
SUB_SYS_REG_SRC_HASH_MSB_MASK            DEQU  H'8000

; SUB_SYS_TRANSACTION_MUX_DBG_SELS

SUB_SYS_TRANSACTION_MUX_DBG_SEL_LSB_POSN DEQU  0
SUB_SYS_TRANSACTION_MUX_DBG_SEL_LSB_MASK DEQU  H'0001
SUB_SYS_TRANSACTION_MUX_DBG_SEL_MSB_POSN DEQU  5
SUB_SYS_TRANSACTION_MUX_DBG_SEL_MSB_MASK DEQU  H'0020

; SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCES

SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_TRANSACTION_MUX DEQU  0
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_INTERRUPT DEQU  1
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_MISC DEQU  2
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DATA DEQU  3
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DEBUG DEQU  4
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_CLKGEN DEQU  5
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_IMEM_ARBITER DEQU  6
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_PMEM_ARBITER DEQU  7
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_REGS_ARBITER DEQU  8
SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_DEBUG_REGS_ARBITER DEQU  9


; -- PIO controller subsystem debug registers --

; PIO_CTRL_DEBUGS

PIO_CTRL_DEBUG_STOP_POSN                 DEQU  0
PIO_CTRL_DEBUG_STOP_MASK                 DEQU  H'0001
PIO_CTRL_DEBUG_STEP_POSN                 DEQU  1
PIO_CTRL_DEBUG_STEP_MASK                 DEQU  H'0002
PIO_CTRL_DEBUG_BREAK_IN_EN_POSN          DEQU  2
PIO_CTRL_DEBUG_BREAK_IN_EN_MASK          DEQU  H'0004
PIO_CTRL_DEBUG_BREAK_OUT_EN_POSN         DEQU  3
PIO_CTRL_DEBUG_BREAK_OUT_EN_MASK         DEQU  H'0008

; PIO_CTRL_DEBUG_STATES

PIO_CTRL_DEBUG_STATE_RUN                 DEQU  0
PIO_CTRL_DEBUG_STATE_STEP                DEQU  1
PIO_CTRL_DEBUG_STATE_BREAK               DEQU  2
PIO_CTRL_DEBUG_STATE_EXTERNAL_BREAK      DEQU  3
PIO_CTRL_DEBUG_STATE_STOP                DEQU  4

; PIO_CTRL_DEBUG_BREAK_ADDR0S

PIO_CTRL_DEBUG_BREAK_ADDR0_LSB_POSN      DEQU  0
PIO_CTRL_DEBUG_BREAK_ADDR0_LSB_MASK      DEQU  H'0001
PIO_CTRL_DEBUG_BREAK_ADDR0_MSB_POSN      DEQU  15
PIO_CTRL_DEBUG_BREAK_ADDR0_MSB_MASK      DEQU  H'8000

; PIO_CTRL_DEBUG_BREAK_ADDR1S

PIO_CTRL_DEBUG_BREAK_ADDR1_LSB_POSN      DEQU  0
PIO_CTRL_DEBUG_BREAK_ADDR1_LSB_MASK      DEQU  H'0001
PIO_CTRL_DEBUG_BREAK_ADDR1_MSB_POSN      DEQU  15
PIO_CTRL_DEBUG_BREAK_ADDR1_MSB_MASK      DEQU  H'8000

; PIO_CTRL_DEBUG_BREAK_ADDR2S

PIO_CTRL_DEBUG_BREAK_ADDR2_LSB_POSN      DEQU  0
PIO_CTRL_DEBUG_BREAK_ADDR2_LSB_MASK      DEQU  H'0001
PIO_CTRL_DEBUG_BREAK_ADDR2_MSB_POSN      DEQU  15
PIO_CTRL_DEBUG_BREAK_ADDR2_MSB_MASK      DEQU  H'8000

; PIO_CTRL_DEBUG_BREAK_ENS

PIO_CTRL_DEBUG_BREAK_EN_LSB_POSN         DEQU  0
PIO_CTRL_DEBUG_BREAK_EN_LSB_MASK         DEQU  H'0001
PIO_CTRL_DEBUG_BREAK_EN_MSB_POSN         DEQU  2
PIO_CTRL_DEBUG_BREAK_EN_MSB_MASK         DEQU  H'0004

; PIO_CTRL_DEBUG_PCS

PIO_CTRL_DEBUG_PC_LSB_POSN               DEQU  0
PIO_CTRL_DEBUG_PC_LSB_MASK               DEQU  H'0001
PIO_CTRL_DEBUG_PC_MSB_POSN               DEQU  15
PIO_CTRL_DEBUG_PC_MSB_MASK               DEQU  H'8000

; PIO_CTRL_DEBUG_STOPPEDS

PIO_CTRL_DEBUG_STOPPED_POSN              DEQU  0
PIO_CTRL_DEBUG_STOPPED_MASK              DEQU  H'0001

; PIO_CTRL_DEBUG_STOP_COUNTS

PIO_CTRL_DEBUG_STOP_COUNT_LSB_POSN       DEQU  0
PIO_CTRL_DEBUG_STOP_COUNT_LSB_MASK       DEQU  H'0001
PIO_CTRL_DEBUG_STOP_COUNT_MSB_POSN       DEQU  7
PIO_CTRL_DEBUG_STOP_COUNT_MSB_MASK       DEQU  H'0080


; -- Auto-generated from chip manifest. --

; DEEP_SLEEP_WAKEUPS

DEEP_SLEEP_WAKEUP_TIMER_POSN             DEQU  0
DEEP_SLEEP_WAKEUP_TIMER_MASK             DEQU  H'0001
DEEP_SLEEP_WAKEUP_XTAL_POSN              DEQU  1
DEEP_SLEEP_WAKEUP_XTAL_MASK              DEQU  H'0002
DEEP_SLEEP_WAKEUP_SPIB_POSN              DEQU  2
DEEP_SLEEP_WAKEUP_SPIB_MASK              DEQU  H'0004
DEEP_SLEEP_WAKEUP_PIO_POSN               DEQU  3
DEEP_SLEEP_WAKEUP_PIO_MASK               DEQU  H'0008
DEEP_SLEEP_WAKEUP_TBRIDGE2_POSN          DEQU  11
DEEP_SLEEP_WAKEUP_TBRIDGE2_MASK          DEQU  H'0800
DEEP_SLEEP_WAKEUP_PMU_TS_POSN            DEQU  12
DEEP_SLEEP_WAKEUP_PMU_TS_MASK            DEQU  H'1000
DEEP_SLEEP_WAKEUP_TOTAL_NUM_SOURCES      DEQU  13
DEEP_SLEEP_WAKEUP_USB_POSN               DEQU  8
DEEP_SLEEP_WAKEUP_USB_MASK               DEQU  H'0100

; SCAN_CONFIGS

ATPG_NUM_SHIFT_CLK                       DEQU  4
ATPG_NUM_COMPRESSOR_CHANNEL              DEQU  4
ATPG_NUM_DECOMPRESSOR_CHANNEL            DEQU  600
ATPG_NUM_STUCKATONLY_CHANNEL             DEQU  0

; SYSTEM_BUS

SYSTEM_BUS_HOST_SYS                      DEQU  1
SYSTEM_BUS_HOST_SYS_POSN                 DEQU  1
SYSTEM_BUS_HOST_SYS_MASK                 DEQU  H'0002
SYSTEM_BUS_BT_SYS                        DEQU  2
SYSTEM_BUS_BT_SYS_POSN                   DEQU  2
SYSTEM_BUS_BT_SYS_MASK                   DEQU  H'0004
SYSTEM_BUS_APPS_SYS                      DEQU  4
SYSTEM_BUS_APPS_SYS_POSN                 DEQU  4
SYSTEM_BUS_APPS_SYS_MASK                 DEQU  H'0010
SYSTEM_BUS_CURATOR                       DEQU  0
SYSTEM_BUS_CURATOR_POSN                  DEQU  0
SYSTEM_BUS_CURATOR_MASK                  DEQU  H'0001
SYSTEM_BUS_PIO_CTRL_SYS                  DEQU  5
SYSTEM_BUS_PIO_CTRL_SYS_POSN             DEQU  5
SYSTEM_BUS_PIO_CTRL_SYS_MASK             DEQU  H'0020
SYSTEM_BUS_AUDIO_SYS                     DEQU  3
SYSTEM_BUS_AUDIO_SYS_POSN                DEQU  3
SYSTEM_BUS_AUDIO_SYS_MASK                DEQU  H'0008
SYSTEM_BUS_NUM_SUBSYSTEMS                DEQU  6
SYSTEM_BUS_RANGE_LSB                     DEQU  0
SYSTEM_BUS_RANGE_MSB                     DEQU  5


; -- Generic Watchdog registers --

; WATCHDOG_DISABLES

WATCHDOG_DISABLE_CODE1                   DEQU  26420
WATCHDOG_DISABLE_CODE2                   DEQU  54975
WATCHDOG_DISABLE_CODE3                   DEQU  49950
WATCHDOG_DEBUG_CODE3                     DEQU  15794

; WATCHDOG_ENABLES

WATCHDOG_ENABLE_POSN                     DEQU  0
WATCHDOG_ENABLE_MASK                     DEQU  H'0001

; WATCHDOG_KICKS

WATCHDOG_KICK_POSN                       DEQU  0
WATCHDOG_KICK_MASK                       DEQU  H'0001

; WATCHDOG_KICK_PENDINGS

WATCHDOG_KICK_PENDING_POSN               DEQU  0
WATCHDOG_KICK_PENDING_MASK               DEQU  H'0001

; WATCHDOG_SLOW_KICK_PENDINGS

WATCHDOG_SLOW_KICK_PENDING_POSN          DEQU  0
WATCHDOG_SLOW_KICK_PENDING_MASK          DEQU  H'0001

; WATCHDOG_STATUS

WATCHDOG_STATUS_LSB_POSN                 DEQU  0
WATCHDOG_STATUS_LSB_MASK                 DEQU  H'0001
WATCHDOG_STATUS_MSB_POSN                 DEQU  3
WATCHDOG_STATUS_MSB_MASK                 DEQU  H'0008


; -- Auto-generated from subsystem memory XML. --

; RAM_CTRL_PMEM_1024X16_ASLEEP_DS

RAM_CTRL_PMEM_1024X16_ASLEEP_DS_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_ASLEEP_DS_RAM0_MASK DEQU  H'0001

; RAM_CTRL_PMEM_1024X16_ASLEEP_LS

RAM_CTRL_PMEM_1024X16_ASLEEP_LS_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_ASLEEP_LS_RAM0_MASK DEQU  H'0001

; RAM_CTRL_PMEM_1024X16_ASLEEP_SDS

RAM_CTRL_PMEM_1024X16_ASLEEP_SD_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_ASLEEP_SD_RAM0_MASK DEQU  H'0001

; RAM_CTRL_PMEM_1024X16_AWAKE_DS

RAM_CTRL_PMEM_1024X16_AWAKE_DS_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_AWAKE_DS_RAM0_MASK DEQU  H'0001

; RAM_CTRL_PMEM_1024X16_AWAKE_LS

RAM_CTRL_PMEM_1024X16_AWAKE_LS_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_AWAKE_LS_RAM0_MASK DEQU  H'0001

; RAM_CTRL_PMEM_1024X16_AWAKE_SDS

RAM_CTRL_PMEM_1024X16_AWAKE_SD_RAM0_POSN DEQU  0
RAM_CTRL_PMEM_1024X16_AWAKE_SD_RAM0_MASK DEQU  H'0001


; -- Interrupt transaction processing config and status registers --

; BUS_INT_CONFIG_ENUMS

BUS_INT_CONFIG_SUBSYSTEM_LSB_POSN        DEQU  0
BUS_INT_CONFIG_SUBSYSTEM_LSB_MASK        DEQU  H'0001
BUS_INT_CONFIG_SUBSYSTEM_MSB_POSN        DEQU  3
BUS_INT_CONFIG_SUBSYSTEM_MSB_MASK        DEQU  H'0008
BUS_INT_CONFIG_BLOCK_LSB_POSN            DEQU  4
BUS_INT_CONFIG_BLOCK_LSB_MASK            DEQU  H'0010
BUS_INT_CONFIG_BLOCK_MSB_POSN            DEQU  7
BUS_INT_CONFIG_BLOCK_MSB_MASK            DEQU  H'0080
BUS_INT_CONFIG_ENABLE_POSN               DEQU  8
BUS_INT_CONFIG_ENABLE_MASK               DEQU  H'0100
BUS_INT_CONFIG_STATUS_CLEAR_ON_READ_POSN DEQU  9
BUS_INT_CONFIG_STATUS_CLEAR_ON_READ_MASK DEQU  H'0200

; BUS_INT_SEND_INT_CONFIGS

BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_LSB_POSN DEQU  0
BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_LSB_MASK DEQU  H'0001
BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MSB_POSN DEQU  3
BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MSB_MASK DEQU  H'0008
BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_LSB_POSN DEQU  4
BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_LSB_MASK DEQU  H'0010
BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MSB_POSN DEQU  7
BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MSB_MASK DEQU  H'0080
BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_LSB_POSN DEQU  8
BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_LSB_MASK DEQU  H'0100
BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MSB_POSN DEQU  11
BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MSB_MASK DEQU  H'0800

; BUS_INT_CLEARS

BUS_INT_CLEAR_LSB_POSN                   DEQU  0
BUS_INT_CLEAR_LSB_MASK                   DEQU  H'0001
BUS_INT_CLEAR_MSB_POSN                   DEQU  15
BUS_INT_CLEAR_MSB_MASK                   DEQU  H'8000

; BUS_INT_MASK_STATUS

BUS_INT_MASK_STATUS_LSB_POSN             DEQU  0
BUS_INT_MASK_STATUS_LSB_MASK             DEQU  H'0001
BUS_INT_MASK_STATUS_MSB_POSN             DEQU  15
BUS_INT_MASK_STATUS_MSB_MASK             DEQU  H'8000

; BUS_INT_SELECTS

BUS_INT_SELECT_LSB_POSN                  DEQU  0
BUS_INT_SELECT_LSB_MASK                  DEQU  H'0001
BUS_INT_SELECT_MSB_POSN                  DEQU  3
BUS_INT_SELECT_MSB_MASK                  DEQU  H'0008

; BUS_INT_SEND_INT_SEND_STATUS

BUS_INT_SEND_INT_SEND_STATUS_LSB_POSN    DEQU  0
BUS_INT_SEND_INT_SEND_STATUS_LSB_MASK    DEQU  H'0001
BUS_INT_SEND_INT_SEND_STATUS_MSB_POSN    DEQU  1
BUS_INT_SEND_INT_SEND_STATUS_MSB_MASK    DEQU  H'0002

; BUS_INT_SEND_INT_STATUS_FIELDS

BUS_INT_SEND_INT_STATUS_FIELD_LSB_POSN   DEQU  0
BUS_INT_SEND_INT_STATUS_FIELD_LSB_MASK   DEQU  H'0001
BUS_INT_SEND_INT_STATUS_FIELD_MSB_POSN   DEQU  15
BUS_INT_SEND_INT_STATUS_FIELD_MSB_MASK   DEQU  H'8000

; BUS_INT_STATUS

BUS_INT_STATUS_LSB_POSN                  DEQU  0
BUS_INT_STATUS_LSB_MASK                  DEQU  H'0001
BUS_INT_STATUS_MSB_POSN                  DEQU  15
BUS_INT_STATUS_MSB_MASK                  DEQU  H'8000


; -- Mildred 8051 special function registers (reset by all post boot resets) --

; MILDRED_INTERNAL_INT_REGS

MILDRED_INTERNAL_INT_REGS_INT_PRE_2_POSN DEQU  0
MILDRED_INTERNAL_INT_REGS_INT_PRE_2_MASK DEQU  H'0001
MILDRED_INTERNAL_INT_REGS_INT_LOW_POSN   DEQU  1
MILDRED_INTERNAL_INT_REGS_INT_LOW_MASK   DEQU  H'0002
MILDRED_INTERNAL_INT_REGS_INT_HIGH_POSN  DEQU  2
MILDRED_INTERNAL_INT_REGS_INT_HIGH_MASK  DEQU  H'0004
MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_DATA_POSN DEQU  3
MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_DATA_MASK DEQU  H'0008
MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_DATA_POSN DEQU  4
MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_DATA_MASK DEQU  H'0010
MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_HIGH_PRIORITY_DATA_POSN DEQU  5
MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_HIGH_PRIORITY_DATA_MASK DEQU  H'0020
MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_HIGH_PRIORITY_DATA_POSN DEQU  6
MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_HIGH_PRIORITY_DATA_MASK DEQU  H'0040

; MILDRED_TMOD_TIMER_MODE_ENUMS

MILDRED_TMOD_TIMER_MODE_13_BIT           DEQU  0
MILDRED_TMOD_TIMER_MODE_16_BIT           DEQU  1
MILDRED_TMOD_TIMER_MODE_8_BIT_AUTO_RELOAD DEQU  2
MILDRED_TMOD_TIMER_MODE_SPLIT            DEQU  3

; MILDRED_ACCS

MILDRED_ACC_0_POSN                       DEQU  0
MILDRED_ACC_0_MASK                       DEQU  H'0001
MILDRED_ACC_1_POSN                       DEQU  1
MILDRED_ACC_1_MASK                       DEQU  H'0002
MILDRED_ACC_2_POSN                       DEQU  2
MILDRED_ACC_2_MASK                       DEQU  H'0004
MILDRED_ACC_3_POSN                       DEQU  3
MILDRED_ACC_3_MASK                       DEQU  H'0008
MILDRED_ACC_4_POSN                       DEQU  4
MILDRED_ACC_4_MASK                       DEQU  H'0010
MILDRED_ACC_5_POSN                       DEQU  5
MILDRED_ACC_5_MASK                       DEQU  H'0020
MILDRED_ACC_6_POSN                       DEQU  6
MILDRED_ACC_6_MASK                       DEQU  H'0040
MILDRED_ACC_7_POSN                       DEQU  7
MILDRED_ACC_7_MASK                       DEQU  H'0080

; MILDRED_BS

MILDRED_B_0_POSN                         DEQU  0
MILDRED_B_0_MASK                         DEQU  H'0001
MILDRED_B_1_POSN                         DEQU  1
MILDRED_B_1_MASK                         DEQU  H'0002
MILDRED_B_2_POSN                         DEQU  2
MILDRED_B_2_MASK                         DEQU  H'0004
MILDRED_B_3_POSN                         DEQU  3
MILDRED_B_3_MASK                         DEQU  H'0008
MILDRED_B_4_POSN                         DEQU  4
MILDRED_B_4_MASK                         DEQU  H'0010
MILDRED_B_5_POSN                         DEQU  5
MILDRED_B_5_MASK                         DEQU  H'0020
MILDRED_B_6_POSN                         DEQU  6
MILDRED_B_6_MASK                         DEQU  H'0040
MILDRED_B_7_POSN                         DEQU  7
MILDRED_B_7_MASK                         DEQU  H'0080

; MILDRED_IES

MILDRED_IE_EX0_POSN                      DEQU  0
MILDRED_IE_EX0_MASK                      DEQU  H'0001
MILDRED_IE_ET0_POSN                      DEQU  1
MILDRED_IE_ET0_MASK                      DEQU  H'0002
MILDRED_IE_EX1_POSN                      DEQU  2
MILDRED_IE_EX1_MASK                      DEQU  H'0004
MILDRED_IE_ET1_POSN                      DEQU  3
MILDRED_IE_ET1_MASK                      DEQU  H'0008
MILDRED_IE_ES_POSN                       DEQU  4
MILDRED_IE_ES_MASK                       DEQU  H'0010
MILDRED_IE_ET2_POSN                      DEQU  5
MILDRED_IE_ET2_MASK                      DEQU  H'0020
MILDRED_IE_RSVD_6_POSN                   DEQU  6
MILDRED_IE_RSVD_6_MASK                   DEQU  H'0040
MILDRED_IE_EA_POSN                       DEQU  7
MILDRED_IE_EA_MASK                       DEQU  H'0080

; MILDRED_IPS

MILDRED_IP_PX0_POSN                      DEQU  0
MILDRED_IP_PX0_MASK                      DEQU  H'0001
MILDRED_IP_PT0_POSN                      DEQU  1
MILDRED_IP_PT0_MASK                      DEQU  H'0002
MILDRED_IP_PX1_POSN                      DEQU  2
MILDRED_IP_PX1_MASK                      DEQU  H'0004
MILDRED_IP_PT1_POSN                      DEQU  3
MILDRED_IP_PT1_MASK                      DEQU  H'0008
MILDRED_IP_PS_POSN                       DEQU  4
MILDRED_IP_PS_MASK                       DEQU  H'0010
MILDRED_IP_PT2_POSN                      DEQU  5
MILDRED_IP_PT2_MASK                      DEQU  H'0020
MILDRED_IP_RSVD_6_POSN                   DEQU  6
MILDRED_IP_RSVD_6_MASK                   DEQU  H'0040
MILDRED_IP_RSVD_7_POSN                   DEQU  7
MILDRED_IP_RSVD_7_MASK                   DEQU  H'0080

; MILDRED_PCONS

MILDRED_PCON_0_POSN                      DEQU  0
MILDRED_PCON_0_MASK                      DEQU  H'0001
MILDRED_PCON_1_POSN                      DEQU  1
MILDRED_PCON_1_MASK                      DEQU  H'0002
MILDRED_PCON_2_POSN                      DEQU  2
MILDRED_PCON_2_MASK                      DEQU  H'0004
MILDRED_PCON_3_POSN                      DEQU  3
MILDRED_PCON_3_MASK                      DEQU  H'0008
MILDRED_PCON_4_POSN                      DEQU  4
MILDRED_PCON_4_MASK                      DEQU  H'0010
MILDRED_PCON_5_POSN                      DEQU  5
MILDRED_PCON_5_MASK                      DEQU  H'0020
MILDRED_PCON_6_POSN                      DEQU  6
MILDRED_PCON_6_MASK                      DEQU  H'0040
MILDRED_PCON_SMOD_POSN                   DEQU  7
MILDRED_PCON_SMOD_MASK                   DEQU  H'0080

; MILDRED_PSWS

MILDRED_PSW_P_POSN                       DEQU  0
MILDRED_PSW_P_MASK                       DEQU  H'0001
MILDRED_PSW_USER_POSN                    DEQU  1
MILDRED_PSW_USER_MASK                    DEQU  H'0002
MILDRED_PSW_OV_POSN                      DEQU  2
MILDRED_PSW_OV_MASK                      DEQU  H'0004
MILDRED_PSW_RS0_POSN                     DEQU  3
MILDRED_PSW_RS0_MASK                     DEQU  H'0008
MILDRED_PSW_RS1_POSN                     DEQU  4
MILDRED_PSW_RS1_MASK                     DEQU  H'0010
MILDRED_PSW_F0_POSN                      DEQU  5
MILDRED_PSW_F0_MASK                      DEQU  H'0020
MILDRED_PSW_AC_POSN                      DEQU  6
MILDRED_PSW_AC_MASK                      DEQU  H'0040
MILDRED_PSW_CY_POSN                      DEQU  7
MILDRED_PSW_CY_MASK                      DEQU  H'0080

; MILDRED_SCONS

MILDRED_SCON_RI_POSN                     DEQU  0
MILDRED_SCON_RI_MASK                     DEQU  H'0001
MILDRED_SCON_TI_POSN                     DEQU  1
MILDRED_SCON_TI_MASK                     DEQU  H'0002
MILDRED_SCON_RB8_POSN                    DEQU  2
MILDRED_SCON_RB8_MASK                    DEQU  H'0004
MILDRED_SCON_TB8_POSN                    DEQU  3
MILDRED_SCON_TB8_MASK                    DEQU  H'0008
MILDRED_SCON_REN_POSN                    DEQU  4
MILDRED_SCON_REN_MASK                    DEQU  H'0010
MILDRED_SCON_SM2_POSN                    DEQU  5
MILDRED_SCON_SM2_MASK                    DEQU  H'0020
MILDRED_SCON_SM1_POSN                    DEQU  6
MILDRED_SCON_SM1_MASK                    DEQU  H'0040
MILDRED_SCON_SM0_POSN                    DEQU  7
MILDRED_SCON_SM0_MASK                    DEQU  H'0080

; MILDRED_T2CONS

MILDRED_TCON_CPRL2_POSN                  DEQU  0
MILDRED_TCON_CPRL2_MASK                  DEQU  H'0001
MILDRED_TCON_CT2_POSN                    DEQU  1
MILDRED_TCON_CT2_MASK                    DEQU  H'0002
MILDRED_TCON_TR2_POSN                    DEQU  2
MILDRED_TCON_TR2_MASK                    DEQU  H'0004
MILDRED_TCON_EXEN2_POSN                  DEQU  3
MILDRED_TCON_EXEN2_MASK                  DEQU  H'0008
MILDRED_TCON_TCLK_POSN                   DEQU  4
MILDRED_TCON_TCLK_MASK                   DEQU  H'0010
MILDRED_TCON_RCLK_POSN                   DEQU  5
MILDRED_TCON_RCLK_MASK                   DEQU  H'0020
MILDRED_TCON_EXF2_POSN                   DEQU  6
MILDRED_TCON_EXF2_MASK                   DEQU  H'0040
MILDRED_TCON_TF2_POSN                    DEQU  7
MILDRED_TCON_TF2_MASK                    DEQU  H'0080

; MILDRED_TCONS

MILDRED_TCON_IT0_POSN                    DEQU  0
MILDRED_TCON_IT0_MASK                    DEQU  H'0001
MILDRED_TCON_IE0_POSN                    DEQU  1
MILDRED_TCON_IE0_MASK                    DEQU  H'0002
MILDRED_TCON_IT1_POSN                    DEQU  2
MILDRED_TCON_IT1_MASK                    DEQU  H'0004
MILDRED_TCON_IE1_POSN                    DEQU  3
MILDRED_TCON_IE1_MASK                    DEQU  H'0008
MILDRED_TCON_TR0_POSN                    DEQU  4
MILDRED_TCON_TR0_MASK                    DEQU  H'0010
MILDRED_TCON_TF0_POSN                    DEQU  5
MILDRED_TCON_TF0_MASK                    DEQU  H'0020
MILDRED_TCON_TR1_POSN                    DEQU  6
MILDRED_TCON_TR1_MASK                    DEQU  H'0040
MILDRED_TCON_TF1_POSN                    DEQU  7
MILDRED_TCON_TF1_MASK                    DEQU  H'0080

; MILDRED_TMODS

MILDRED_TMOD_0_POSN                      DEQU  0
MILDRED_TMOD_0_MASK                      DEQU  H'0001
MILDRED_TMOD_T0M0_POSN                   DEQU  0
MILDRED_TMOD_T0M0_MASK                   DEQU  H'0001
MILDRED_TMOD_1_POSN                      DEQU  1
MILDRED_TMOD_1_MASK                      DEQU  H'0002
MILDRED_TMOD_T0M1_POSN                   DEQU  1
MILDRED_TMOD_T0M1_MASK                   DEQU  H'0002
MILDRED_TMOD_T0_MODE_LSB_POSN            DEQU  0
MILDRED_TMOD_T0_MODE_LSB_MASK            DEQU  H'0001
MILDRED_TMOD_T0_MODE_MSB_POSN            DEQU  1
MILDRED_TMOD_T0_MODE_MSB_MASK            DEQU  H'0002
MILDRED_TMOD_2_POSN                      DEQU  2
MILDRED_TMOD_2_MASK                      DEQU  H'0004
MILDRED_TMOD_TC0_POSN                    DEQU  2
MILDRED_TMOD_TC0_MASK                    DEQU  H'0004
MILDRED_TMOD_3_POSN                      DEQU  3
MILDRED_TMOD_3_MASK                      DEQU  H'0008
MILDRED_TMOD_GATE0_POSN                  DEQU  3
MILDRED_TMOD_GATE0_MASK                  DEQU  H'0008
MILDRED_TMOD_M0_POSN                     DEQU  4
MILDRED_TMOD_M0_MASK                     DEQU  H'0010
MILDRED_TMOD_T1M0_POSN                   DEQU  4
MILDRED_TMOD_T1M0_MASK                   DEQU  H'0010
MILDRED_TMOD_M1_POSN                     DEQU  5
MILDRED_TMOD_M1_MASK                     DEQU  H'0020
MILDRED_TMOD_T1M1_POSN                   DEQU  5
MILDRED_TMOD_T1M1_MASK                   DEQU  H'0020
MILDRED_TMOD_T1_MODE_LSB_POSN            DEQU  4
MILDRED_TMOD_T1_MODE_LSB_MASK            DEQU  H'0010
MILDRED_TMOD_T1_MODE_MSB_POSN            DEQU  5
MILDRED_TMOD_T1_MODE_MSB_MASK            DEQU  H'0020
MILDRED_TMOD_TC_POSN                     DEQU  6
MILDRED_TMOD_TC_MASK                     DEQU  H'0040
MILDRED_TMOD_TC1_POSN                    DEQU  6
MILDRED_TMOD_TC1_MASK                    DEQU  H'0040
MILDRED_TMOD_GATE_POSN                   DEQU  7
MILDRED_TMOD_GATE_MASK                   DEQU  H'0080
MILDRED_TMOD_GATE1_POSN                  DEQU  7
MILDRED_TMOD_GATE1_MASK                  DEQU  H'0080

; MILDRED_DPHS

MILDRED_DPH_LSB_POSN                     DEQU  0
MILDRED_DPH_LSB_MASK                     DEQU  H'0001
MILDRED_DPH_MSB_POSN                     DEQU  7
MILDRED_DPH_MSB_MASK                     DEQU  H'0080

; MILDRED_DPLS

MILDRED_DPL_LSB_POSN                     DEQU  0
MILDRED_DPL_LSB_MASK                     DEQU  H'0001
MILDRED_DPL_MSB_POSN                     DEQU  7
MILDRED_DPL_MSB_MASK                     DEQU  H'0080

; MILDRED_PROGRAM_COUNTER_HIS

MILDRED_PROGRAM_COUNTER_HI_LSB_POSN      DEQU  0
MILDRED_PROGRAM_COUNTER_HI_LSB_MASK      DEQU  H'0001
MILDRED_PROGRAM_COUNTER_HI_MSB_POSN      DEQU  7
MILDRED_PROGRAM_COUNTER_HI_MSB_MASK      DEQU  H'0080

; MILDRED_PROGRAM_COUNTER_LOS

MILDRED_PROGRAM_COUNTER_LO_LSB_POSN      DEQU  0
MILDRED_PROGRAM_COUNTER_LO_LSB_MASK      DEQU  H'0001
MILDRED_PROGRAM_COUNTER_LO_MSB_POSN      DEQU  7
MILDRED_PROGRAM_COUNTER_LO_MSB_MASK      DEQU  H'0080

; MILDRED_RCAP2HS

MILDRED_RCAP2H_LSB_POSN                  DEQU  0
MILDRED_RCAP2H_LSB_MASK                  DEQU  H'0001
MILDRED_RCAP2H_MSB_POSN                  DEQU  7
MILDRED_RCAP2H_MSB_MASK                  DEQU  H'0080

; MILDRED_RCAP2LS

MILDRED_RCAP2L_LSB_POSN                  DEQU  0
MILDRED_RCAP2L_LSB_MASK                  DEQU  H'0001
MILDRED_RCAP2L_MSB_POSN                  DEQU  7
MILDRED_RCAP2L_MSB_MASK                  DEQU  H'0080

; MILDRED_SBUFS

MILDRED_SBUF_LSB_POSN                    DEQU  0
MILDRED_SBUF_LSB_MASK                    DEQU  H'0001
MILDRED_SBUF_MSB_POSN                    DEQU  7
MILDRED_SBUF_MSB_MASK                    DEQU  H'0080

; MILDRED_SET_PC_HIS

MILDRED_SET_PC_HI_LSB_POSN               DEQU  0
MILDRED_SET_PC_HI_LSB_MASK               DEQU  H'0001
MILDRED_SET_PC_HI_MSB_POSN               DEQU  7
MILDRED_SET_PC_HI_MSB_MASK               DEQU  H'0080

; MILDRED_SET_PC_LOS

MILDRED_SET_PC_LO_LSB_POSN               DEQU  0
MILDRED_SET_PC_LO_LSB_MASK               DEQU  H'0001
MILDRED_SET_PC_LO_MSB_POSN               DEQU  7
MILDRED_SET_PC_LO_MSB_MASK               DEQU  H'0080

; MILDRED_SIU_SDIVS

MILDRED_SIU_SDIV_LSB_POSN                DEQU  0
MILDRED_SIU_SDIV_LSB_MASK                DEQU  H'0001
MILDRED_SIU_SDIV_MSB_POSN                DEQU  4
MILDRED_SIU_SDIV_MSB_MASK                DEQU  H'0010

; MILDRED_SPS

MILDRED_SP_LSB_POSN                      DEQU  0
MILDRED_SP_LSB_MASK                      DEQU  H'0001
MILDRED_SP_MSB_POSN                      DEQU  7
MILDRED_SP_MSB_MASK                      DEQU  H'0080

; MILDRED_TH0S

MILDRED_TH0_LSB_POSN                     DEQU  0
MILDRED_TH0_LSB_MASK                     DEQU  H'0001
MILDRED_TH0_MSB_POSN                     DEQU  7
MILDRED_TH0_MSB_MASK                     DEQU  H'0080

; MILDRED_TH1S

MILDRED_TH1_LSB_POSN                     DEQU  0
MILDRED_TH1_LSB_MASK                     DEQU  H'0001
MILDRED_TH1_MSB_POSN                     DEQU  7
MILDRED_TH1_MSB_MASK                     DEQU  H'0080

; MILDRED_TH2S

MILDRED_TH2_LSB_POSN                     DEQU  0
MILDRED_TH2_LSB_MASK                     DEQU  H'0001
MILDRED_TH2_MSB_POSN                     DEQU  7
MILDRED_TH2_MSB_MASK                     DEQU  H'0080

; MILDRED_TIMER_COUNTER_PRESCALE_FRACS

MILDRED_TIMER_COUNTER_PRESCALE_FRAC_LSB_POSN DEQU  0
MILDRED_TIMER_COUNTER_PRESCALE_FRAC_LSB_MASK DEQU  H'0001
MILDRED_TIMER_COUNTER_PRESCALE_FRAC_MSB_POSN DEQU  7
MILDRED_TIMER_COUNTER_PRESCALE_FRAC_MSB_MASK DEQU  H'0080

; MILDRED_TIMER_COUNTER_PRESCALE_INTS

MILDRED_TIMER_COUNTER_PRESCALE_INT_LSB_POSN DEQU  0
MILDRED_TIMER_COUNTER_PRESCALE_INT_LSB_MASK DEQU  H'0001
MILDRED_TIMER_COUNTER_PRESCALE_INT_MSB_POSN DEQU  7
MILDRED_TIMER_COUNTER_PRESCALE_INT_MSB_MASK DEQU  H'0080

; MILDRED_TL0S

MILDRED_TL0_LSB_POSN                     DEQU  0
MILDRED_TL0_LSB_MASK                     DEQU  H'0001
MILDRED_TL0_MSB_POSN                     DEQU  7
MILDRED_TL0_MSB_MASK                     DEQU  H'0080

; MILDRED_TL1S

MILDRED_TL1_LSB_POSN                     DEQU  0
MILDRED_TL1_LSB_MASK                     DEQU  H'0001
MILDRED_TL1_MSB_POSN                     DEQU  7
MILDRED_TL1_MSB_MASK                     DEQU  H'0080

; MILDRED_TL2S

MILDRED_TL2_LSB_POSN                     DEQU  0
MILDRED_TL2_LSB_MASK                     DEQU  H'0001
MILDRED_TL2_MSB_POSN                     DEQU  7
MILDRED_TL2_MSB_MASK                     DEQU  H'0080


; -- PIO controller subsystem enumerations --

; PIO_CTRL_SYS_MUXS

PIO_CTRL_SYS_MUX_REMOTE_DATA             DEQU  0
PIO_CTRL_SYS_MUX_INTERRUPTS              DEQU  1
PIO_CTRL_SYS_MUX_MISC                    DEQU  2
PIO_CTRL_SYS_MUX_DEBUG                   DEQU  15
PIO_CTRL_SYS_MUX_NUM_QUEUES              DEQU  3

; PIO_CTRL_SYS_MUX_CONNECTEDS

PIO_CTRL_SYS_MUX_CONNECTED_BLOCKS        DEQU  7

; PIO_CTRL_SYS_DEBUG_SOURCES

PIO_CTRL_SYS_DEBUG_SOURCE_BUS_TRANSACTION_MUX DEQU  0
PIO_CTRL_SYS_DEBUG_SOURCE_BUS_INTERRUPT  DEQU  1
PIO_CTRL_SYS_DEBUG_SOURCE_BUS_MISC       DEQU  2
PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DATA DEQU  3
PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DEBUG DEQU  4
PIO_CTRL_SYS_DEBUG_SOURCE_CLKGEN         DEQU  5
PIO_CTRL_SYS_DEBUG_SOURCE_IMEM_ARBITER   DEQU  6
PIO_CTRL_SYS_DEBUG_SOURCE_PMEM_ARBITER   DEQU  7
PIO_CTRL_SYS_DEBUG_SOURCE_REGS_ARBITER   DEQU  8
PIO_CTRL_SYS_DEBUG_SOURCE_DEBUG_REGS_ARBITER DEQU  9

; PIO_CTRL_SYS_SPI_MEMORY_MAPS

PIO_CTRL_SYS_SPI_IMEM_OFFSET             DEQU  0
PIO_CTRL_SYS_SPI_IMEM_SIZE               DEQU  256
PIO_CTRL_SYS_SPI_PMEM_OFFSET             DEQU  4096
PIO_CTRL_SYS_SPI_PMEM_SIZE               DEQU  2048
PIO_CTRL_SYS_SPI_DEBUG_REGS_OFFSET       DEQU  61440
PIO_CTRL_SYS_SPI_DEBUG_REGS_SIZE         DEQU  256
PIO_CTRL_SYS_SPI_REGS_OFFSET             DEQU  61696
PIO_CTRL_SYS_SPI_REGS_SIZE               DEQU  3840

