
WS2812_FUNCTIONS_TEST_ARDUINO_GAME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033b4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08003474  08003474  00004474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034c8  080034c8  00005014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080034c8  080034c8  00005014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080034c8  080034c8  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034c8  080034c8  000044c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080034cc  080034cc  000044cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080034d0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000914  20000014  080034e4  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000928  080034e4  00005928  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000837f  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001882  00000000  00000000  0000d3bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  0000ec40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000799  00000000  00000000  0000f608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff2b  00000000  00000000  0000fda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab22  00000000  00000000  0001fccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00062488  00000000  00000000  0002a7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008cc76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002320  00000000  00000000  0008ccbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0008efdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800345c 	.word	0x0800345c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	0800345c 	.word	0x0800345c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <HAL_TIM_PWM_PulseFinishedCallback>:
uint16_t pwmData[24 * noOfLEDs + 50]; // Bu dizi main.c'de tanımlı olmalı

// -----------------------------------------------------------
// WS2812 TEST FONSKIYONLARI
// -----------------------------------------------------------
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80003fe:	2100      	movs	r1, #0
 8000400:	0018      	movs	r0, r3
 8000402:	f002 f92f 	bl	8002664 <HAL_TIM_PWM_Stop_DMA>
	htim3.Instance->CCR1 = 0;
 8000406:	4b04      	ldr	r3, [pc, #16]	@ (8000418 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2200      	movs	r2, #0
 800040c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	20000030 	.word	0x20000030

0800041c <setLED>:
	for (int i = 0; i < 24 * noOfLEDs; i++)
		pwmData[i] = 2;
}

// led'in rengini ayarlamak icin fonksiyon
void setLED(int LEDposition, int Red, int Green, int Blue) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
 8000428:	603b      	str	r3, [r7, #0]
	for (int i = 7; i >= 0; i--) // Set the first 8 out of 24 to green
 800042a:	2307      	movs	r3, #7
 800042c:	61fb      	str	r3, [r7, #28]
 800042e:	e017      	b.n	8000460 <setLED+0x44>
			{
		pwmData[24 * LEDposition + 7 - i] = ((Green >> i) & 1) + 1;
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	69fb      	ldr	r3, [r7, #28]
 8000434:	411a      	asrs	r2, r3
 8000436:	0013      	movs	r3, r2
 8000438:	b29b      	uxth	r3, r3
 800043a:	2201      	movs	r2, #1
 800043c:	4013      	ands	r3, r2
 800043e:	b299      	uxth	r1, r3
 8000440:	68fa      	ldr	r2, [r7, #12]
 8000442:	0013      	movs	r3, r2
 8000444:	005b      	lsls	r3, r3, #1
 8000446:	189b      	adds	r3, r3, r2
 8000448:	00db      	lsls	r3, r3, #3
 800044a:	1dda      	adds	r2, r3, #7
 800044c:	69fb      	ldr	r3, [r7, #28]
 800044e:	1ad2      	subs	r2, r2, r3
 8000450:	1c4b      	adds	r3, r1, #1
 8000452:	b299      	uxth	r1, r3
 8000454:	4b25      	ldr	r3, [pc, #148]	@ (80004ec <setLED+0xd0>)
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the first 8 out of 24 to green
 800045a:	69fb      	ldr	r3, [r7, #28]
 800045c:	3b01      	subs	r3, #1
 800045e:	61fb      	str	r3, [r7, #28]
 8000460:	69fb      	ldr	r3, [r7, #28]
 8000462:	2b00      	cmp	r3, #0
 8000464:	dae4      	bge.n	8000430 <setLED+0x14>
	}
	for (int i = 7; i >= 0; i--) // Set the second 8 out of 24 to red
 8000466:	2307      	movs	r3, #7
 8000468:	61bb      	str	r3, [r7, #24]
 800046a:	e018      	b.n	800049e <setLED+0x82>
			{
		pwmData[24 * LEDposition + 15 - i] = ((Red >> i) & 1) + 1;
 800046c:	68ba      	ldr	r2, [r7, #8]
 800046e:	69bb      	ldr	r3, [r7, #24]
 8000470:	411a      	asrs	r2, r3
 8000472:	0013      	movs	r3, r2
 8000474:	b29b      	uxth	r3, r3
 8000476:	2201      	movs	r2, #1
 8000478:	4013      	ands	r3, r2
 800047a:	b299      	uxth	r1, r3
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	0013      	movs	r3, r2
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	189b      	adds	r3, r3, r2
 8000484:	00db      	lsls	r3, r3, #3
 8000486:	330f      	adds	r3, #15
 8000488:	001a      	movs	r2, r3
 800048a:	69bb      	ldr	r3, [r7, #24]
 800048c:	1ad2      	subs	r2, r2, r3
 800048e:	1c4b      	adds	r3, r1, #1
 8000490:	b299      	uxth	r1, r3
 8000492:	4b16      	ldr	r3, [pc, #88]	@ (80004ec <setLED+0xd0>)
 8000494:	0052      	lsls	r2, r2, #1
 8000496:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the second 8 out of 24 to red
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	3b01      	subs	r3, #1
 800049c:	61bb      	str	r3, [r7, #24]
 800049e:	69bb      	ldr	r3, [r7, #24]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	dae3      	bge.n	800046c <setLED+0x50>
	}
	for (int i = 7; i >= 0; i--) // Set the third 8 out of 24 to blue
 80004a4:	2307      	movs	r3, #7
 80004a6:	617b      	str	r3, [r7, #20]
 80004a8:	e018      	b.n	80004dc <setLED+0xc0>
			{
		pwmData[24 * LEDposition + 23 - i] = ((Blue >> i) & 1) + 1;
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	411a      	asrs	r2, r3
 80004b0:	0013      	movs	r3, r2
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	2201      	movs	r2, #1
 80004b6:	4013      	ands	r3, r2
 80004b8:	b299      	uxth	r1, r3
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	0013      	movs	r3, r2
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	189b      	adds	r3, r3, r2
 80004c2:	00db      	lsls	r3, r3, #3
 80004c4:	3317      	adds	r3, #23
 80004c6:	001a      	movs	r2, r3
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	1ad2      	subs	r2, r2, r3
 80004cc:	1c4b      	adds	r3, r1, #1
 80004ce:	b299      	uxth	r1, r3
 80004d0:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <setLED+0xd0>)
 80004d2:	0052      	lsls	r2, r2, #1
 80004d4:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the third 8 out of 24 to blue
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	3b01      	subs	r3, #1
 80004da:	617b      	str	r3, [r7, #20]
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	dae3      	bge.n	80004aa <setLED+0x8e>
	}
}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46c0      	nop			@ (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b008      	add	sp, #32
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	200000bc 	.word	0x200000bc

080004f0 <ws2812Send>:

// DMA baslatan fonksiyon
void ws2812Send(void) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*) pwmData,
 80004f4:	4b04      	ldr	r3, [pc, #16]	@ (8000508 <ws2812Send+0x18>)
 80004f6:	4a05      	ldr	r2, [pc, #20]	@ (800050c <ws2812Send+0x1c>)
 80004f8:	4805      	ldr	r0, [pc, #20]	@ (8000510 <ws2812Send+0x20>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	f001 ff08 	bl	8002310 <HAL_TIM_PWM_Start_DMA>
			24 * noOfLEDs + 50);
}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	000003f2 	.word	0x000003f2
 800050c:	200000bc 	.word	0x200000bc
 8000510:	20000030 	.word	0x20000030

08000514 <set_led_color_in_strip>:
        default:rgb->r = v; rgb->g = p; rgb->b = q; break; // case 5
    }
}

// Gölge LED dizisindeki bir LED'in rengini ayarlar
void set_led_color_in_strip(int index, uint8_t r, uint8_t g, uint8_t b) {
 8000514:	b590      	push	{r4, r7, lr}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	000c      	movs	r4, r1
 800051e:	0010      	movs	r0, r2
 8000520:	0019      	movs	r1, r3
 8000522:	1cfb      	adds	r3, r7, #3
 8000524:	1c22      	adds	r2, r4, #0
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	1cbb      	adds	r3, r7, #2
 800052a:	1c02      	adds	r2, r0, #0
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	1c7b      	adds	r3, r7, #1
 8000530:	1c0a      	adds	r2, r1, #0
 8000532:	701a      	strb	r2, [r3, #0]
    if (index >= 0 && index < NUM_LEDS) {
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2b00      	cmp	r3, #0
 8000538:	db1e      	blt.n	8000578 <set_led_color_in_strip+0x64>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b27      	cmp	r3, #39	@ 0x27
 800053e:	dc1b      	bgt.n	8000578 <set_led_color_in_strip+0x64>
        led_strip[index].r = r;
 8000540:	490f      	ldr	r1, [pc, #60]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	0013      	movs	r3, r2
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	189b      	adds	r3, r3, r2
 800054a:	1cfa      	adds	r2, r7, #3
 800054c:	7812      	ldrb	r2, [r2, #0]
 800054e:	545a      	strb	r2, [r3, r1]
        led_strip[index].g = g;
 8000550:	490b      	ldr	r1, [pc, #44]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	0013      	movs	r3, r2
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	189b      	adds	r3, r3, r2
 800055a:	18cb      	adds	r3, r1, r3
 800055c:	3301      	adds	r3, #1
 800055e:	1cba      	adds	r2, r7, #2
 8000560:	7812      	ldrb	r2, [r2, #0]
 8000562:	701a      	strb	r2, [r3, #0]
        led_strip[index].b = b;
 8000564:	4906      	ldr	r1, [pc, #24]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	0013      	movs	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	189b      	adds	r3, r3, r2
 800056e:	18cb      	adds	r3, r1, r3
 8000570:	3302      	adds	r3, #2
 8000572:	1c7a      	adds	r2, r7, #1
 8000574:	7812      	ldrb	r2, [r2, #0]
 8000576:	701a      	strb	r2, [r3, #0]
    }
}
 8000578:	46c0      	nop			@ (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b003      	add	sp, #12
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	200008a8 	.word	0x200008a8

08000584 <fill_strip_solid>:

// Tüm gölge LED dizisini belirli bir renkle doldurur
void fill_strip_solid(uint8_t r, uint8_t g, uint8_t b) {
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	0004      	movs	r4, r0
 800058c:	0008      	movs	r0, r1
 800058e:	0011      	movs	r1, r2
 8000590:	1dfb      	adds	r3, r7, #7
 8000592:	1c22      	adds	r2, r4, #0
 8000594:	701a      	strb	r2, [r3, #0]
 8000596:	1dbb      	adds	r3, r7, #6
 8000598:	1c02      	adds	r2, r0, #0
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	1d7b      	adds	r3, r7, #5
 800059e:	1c0a      	adds	r2, r1, #0
 80005a0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	e00c      	b.n	80005c2 <fill_strip_solid+0x3e>
        set_led_color_in_strip(i, r, g, b);
 80005a8:	1d7b      	adds	r3, r7, #5
 80005aa:	781c      	ldrb	r4, [r3, #0]
 80005ac:	1dbb      	adds	r3, r7, #6
 80005ae:	781a      	ldrb	r2, [r3, #0]
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	7819      	ldrb	r1, [r3, #0]
 80005b4:	68f8      	ldr	r0, [r7, #12]
 80005b6:	0023      	movs	r3, r4
 80005b8:	f7ff ffac 	bl	8000514 <set_led_color_in_strip>
    for (int i = 0; i < NUM_LEDS; i++) {
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	3301      	adds	r3, #1
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2b27      	cmp	r3, #39	@ 0x27
 80005c6:	ddef      	ble.n	80005a8 <fill_strip_solid+0x24>
    }
}
 80005c8:	46c0      	nop			@ (mov r8, r8)
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b005      	add	sp, #20
 80005d0:	bd90      	pop	{r4, r7, pc}
	...

080005d4 <update_led_strip_to_physical_leds>:

// Gölge LED dizisindeki renkleri parlaklık ayarıyla fiziksel LED'lere gönderir
void update_led_strip_to_physical_leds(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80005da:	2300      	movs	r3, #0
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	e045      	b.n	800066c <update_led_strip_to_physical_leds+0x98>
        uint8_t r_adj = ((uint16_t)led_strip[i].r * global_brightness) / 255;
 80005e0:	4927      	ldr	r1, [pc, #156]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	0013      	movs	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	189b      	adds	r3, r3, r2
 80005ea:	5c5b      	ldrb	r3, [r3, r1]
 80005ec:	001a      	movs	r2, r3
 80005ee:	4b25      	ldr	r3, [pc, #148]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	4353      	muls	r3, r2
 80005f4:	21ff      	movs	r1, #255	@ 0xff
 80005f6:	0018      	movs	r0, r3
 80005f8:	f7ff fe10 	bl	800021c <__divsi3>
 80005fc:	0003      	movs	r3, r0
 80005fe:	001a      	movs	r2, r3
 8000600:	1cfb      	adds	r3, r7, #3
 8000602:	701a      	strb	r2, [r3, #0]
        uint8_t g_adj = ((uint16_t)led_strip[i].g * global_brightness) / 255;
 8000604:	491e      	ldr	r1, [pc, #120]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	0013      	movs	r3, r2
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	189b      	adds	r3, r3, r2
 800060e:	18cb      	adds	r3, r1, r3
 8000610:	3301      	adds	r3, #1
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	001a      	movs	r2, r3
 8000616:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	4353      	muls	r3, r2
 800061c:	21ff      	movs	r1, #255	@ 0xff
 800061e:	0018      	movs	r0, r3
 8000620:	f7ff fdfc 	bl	800021c <__divsi3>
 8000624:	0003      	movs	r3, r0
 8000626:	001a      	movs	r2, r3
 8000628:	1cbb      	adds	r3, r7, #2
 800062a:	701a      	strb	r2, [r3, #0]
        uint8_t b_adj = ((uint16_t)led_strip[i].b * global_brightness) / 255;
 800062c:	4914      	ldr	r1, [pc, #80]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	0013      	movs	r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	189b      	adds	r3, r3, r2
 8000636:	18cb      	adds	r3, r1, r3
 8000638:	3302      	adds	r3, #2
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	001a      	movs	r2, r3
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	4353      	muls	r3, r2
 8000644:	21ff      	movs	r1, #255	@ 0xff
 8000646:	0018      	movs	r0, r3
 8000648:	f7ff fde8 	bl	800021c <__divsi3>
 800064c:	0003      	movs	r3, r0
 800064e:	001a      	movs	r2, r3
 8000650:	1c7b      	adds	r3, r7, #1
 8000652:	701a      	strb	r2, [r3, #0]
        // Eğer FastLED RGB sırasında gönderiyorsa ve WS2811'iniz RGB ise, setLED'e R,G,B vermek doğrudur.
        // Eğer WS2811'iniz GRB ise ve FastLED RGB gönderiyorsa, FastLED kendi içinde çeviriyordu.
        // Sizin setLED fonksiyonunuzun argümanları (Red, Green, Blue) ise ve WS2811'iniz GRB ise,
        // setLED(pos, Kirmizi, Yesil, Mavi) -> pwmData'ya Yesil, Kirmizi, Mavi bitlerini yazar.
        // Bu durumda bizim RGBColor {r,g,b} yapımızdaki değerleri doğrudan kullanabiliriz.
        setLED(i, r_adj, g_adj, b_adj);
 8000654:	1cfb      	adds	r3, r7, #3
 8000656:	7819      	ldrb	r1, [r3, #0]
 8000658:	1cbb      	adds	r3, r7, #2
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	1c7b      	adds	r3, r7, #1
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f7ff fedb 	bl	800041c <setLED>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3301      	adds	r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b27      	cmp	r3, #39	@ 0x27
 8000670:	ddb6      	ble.n	80005e0 <update_led_strip_to_physical_leds+0xc>
    }
    ws2812Send();
 8000672:	f7ff ff3d 	bl	80004f0 <ws2812Send>
}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	200008a8 	.word	0x200008a8
 8000684:	20000006 	.word	0x20000006

08000688 <game_setup>:


// Oyun başlangıç ayarları
void game_setup(void) {
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
    // STM32 HAL başlatmaları (GPIO, TIM, DMA) main() içinde yapılmış olmalı.
    // Oyun mantığı için başlangıç ayarları:
    fill_strip_solid(0, 0, 0); // Tüm LED'leri siyah yap
 800068c:	2200      	movs	r2, #0
 800068e:	2100      	movs	r1, #0
 8000690:	2000      	movs	r0, #0
 8000692:	f7ff ff77 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds(); // Siyah rengi LED'lere gönder
 8000696:	f7ff ff9d 	bl	80005d4 <update_led_strip_to_physical_leds>
    // Gerekirse STM32 UART başlatma kodları eklenebilir (Serial.begin eşdeğeri)
}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <game_loop>:

// Ana oyun döngüsü
void game_loop(void) {
 80006a0:	b5b0      	push	{r4, r5, r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af00      	add	r7, sp, #0
    GPIO_PinState currentButtonState = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 80006a6:	250b      	movs	r5, #11
 80006a8:	197c      	adds	r4, r7, r5
 80006aa:	2390      	movs	r3, #144	@ 0x90
 80006ac:	05db      	lsls	r3, r3, #23
 80006ae:	2101      	movs	r1, #1
 80006b0:	0018      	movs	r0, r3
 80006b2:	f001 f929 	bl	8001908 <HAL_GPIO_ReadPin>
 80006b6:	0003      	movs	r3, r0
 80006b8:	7023      	strb	r3, [r4, #0]
    // Orijinal kodda, loop'un başında buttonState kontrol ediliyor ve Playing = false yapılıyordu.
    // Bu, butona basıldığında oyunun durduğu ve sonucun işlendiği anlamına gelir.
    // Sonra buton bırakılana kadar bekleyip Playing = true yapar.

    // Eğer butona basıldıysa (ve oyun oynanıyorsa) veya oyun zaten durmuşsa (önceki basıştan dolayı)
    if (currentButtonState == BUTTON_PRESSED_STATE && Playing) {
 80006ba:	197b      	adds	r3, r7, r5
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d109      	bne.n	80006d6 <game_loop+0x36>
 80006c2:	4b76      	ldr	r3, [pc, #472]	@ (800089c <game_loop+0x1fc>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d005      	beq.n	80006d6 <game_loop+0x36>
        Playing = false;    // Oyunu durdur
 80006ca:	4b74      	ldr	r3, [pc, #464]	@ (800089c <game_loop+0x1fc>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
        CycleEnded = true;  // Sonucun işlenmesi için bayrağı ayarla
 80006d0:	4b73      	ldr	r3, [pc, #460]	@ (80008a0 <game_loop+0x200>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
    }

    if (!Playing) { // Oyun durmuşsa (buton basılmış ve bırakılmamış olabilir)
 80006d6:	4b71      	ldr	r3, [pc, #452]	@ (800089c <game_loop+0x1fc>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2201      	movs	r2, #1
 80006dc:	4053      	eors	r3, r2
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d100      	bne.n	80006e6 <game_loop+0x46>
 80006e4:	e08c      	b.n	8000800 <game_loop+0x160>
        // Bu blok, Arduino kodundaki `if (buttonState == HIGH)` içindeki kısma karşılık gelir.
        // Sadece bir kez çalışması gereken win/loss kontrolü
        if (CycleEnded) { // Arduino'daki `if (CycleEnded = true)` (atama) mantığını taklit eder: bir kez çalışır.
 80006e6:	4b6e      	ldr	r3, [pc, #440]	@ (80008a0 <game_loop+0x200>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d065      	beq.n	80007ba <game_loop+0x11a>
            // Hedef LED ve seçilen LED dışındaki tüm LED'leri kapat
            for (int i = 0; i < NUM_LEDS; i++) {
 80006ee:	2300      	movs	r3, #0
 80006f0:	61fb      	str	r3, [r7, #28]
 80006f2:	e008      	b.n	8000706 <game_loop+0x66>
                set_led_color_in_strip(i, 0, 0, 0); // Siyah
 80006f4:	69f8      	ldr	r0, [r7, #28]
 80006f6:	2300      	movs	r3, #0
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	f7ff ff0a 	bl	8000514 <set_led_color_in_strip>
            for (int i = 0; i < NUM_LEDS; i++) {
 8000700:	69fb      	ldr	r3, [r7, #28]
 8000702:	3301      	adds	r3, #1
 8000704:	61fb      	str	r3, [r7, #28]
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	2b27      	cmp	r3, #39	@ 0x27
 800070a:	ddf3      	ble.n	80006f4 <game_loop+0x54>
            }
            set_led_color_in_strip(CENTER_LED, 255, 0, 0); // Merkez LED Kırmızı
 800070c:	2300      	movs	r3, #0
 800070e:	2200      	movs	r2, #0
 8000710:	21ff      	movs	r1, #255	@ 0xff
 8000712:	2015      	movs	r0, #21
 8000714:	f7ff fefe 	bl	8000514 <set_led_color_in_strip>
            set_led_color_in_strip(LEDaddress, 0, 255, 0); // Durdurulan LED Yeşil
 8000718:	4b62      	ldr	r3, [pc, #392]	@ (80008a4 <game_loop+0x204>)
 800071a:	6818      	ldr	r0, [r3, #0]
 800071c:	2300      	movs	r3, #0
 800071e:	22ff      	movs	r2, #255	@ 0xff
 8000720:	2100      	movs	r1, #0
 8000722:	f7ff fef7 	bl	8000514 <set_led_color_in_strip>
            update_led_strip_to_physical_leds();
 8000726:	f7ff ff55 	bl	80005d4 <update_led_strip_to_physical_leds>

            int diff = abs(CENTER_LED - LEDaddress);
 800072a:	4b5e      	ldr	r3, [pc, #376]	@ (80008a4 <game_loop+0x204>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2215      	movs	r2, #21
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	17da      	asrs	r2, r3, #31
 8000734:	189b      	adds	r3, r3, r2
 8000736:	4053      	eors	r3, r2
 8000738:	607b      	str	r3, [r7, #4]
            if (diff == 0) { // KAZANDI
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d126      	bne.n	800078e <game_loop+0xee>
                wonThisRound = true;
 8000740:	4b59      	ldr	r3, [pc, #356]	@ (80008a8 <game_loop+0x208>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]
                if (difficulty != MISSION_IMPOSSIBLE) {
 8000746:	4b59      	ldr	r3, [pc, #356]	@ (80008ac <game_loop+0x20c>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b08      	cmp	r3, #8
 800074c:	d00b      	beq.n	8000766 <game_loop+0xc6>
                    for (int i = 0; i < 2; i++) {
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	e004      	b.n	800075e <game_loop+0xbe>
                        play_cylon_animation();
 8000754:	f000 f98e 	bl	8000a74 <play_cylon_animation>
                    for (int i = 0; i < 2; i++) {
 8000758:	69bb      	ldr	r3, [r7, #24]
 800075a:	3301      	adds	r3, #1
 800075c:	61bb      	str	r3, [r7, #24]
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	2b01      	cmp	r3, #1
 8000762:	ddf7      	ble.n	8000754 <game_loop+0xb4>
 8000764:	e00d      	b.n	8000782 <game_loop+0xe2>
                    }
                } else { // MISSION_IMPOSSIBLE kazanıldı
                    for (int i = 0; i < 8; i++) {
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	e004      	b.n	8000776 <game_loop+0xd6>
                        play_cylon_animation();
 800076c:	f000 f982 	bl	8000a74 <play_cylon_animation>
                    for (int i = 0; i < 8; i++) {
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	3301      	adds	r3, #1
 8000774:	617b      	str	r3, [r7, #20]
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	2b07      	cmp	r3, #7
 800077a:	ddf7      	ble.n	800076c <game_loop+0xcc>
                    }
                    difficulty = 0; // Zorluk sıfırlanır (sonra increase_game_difficulty ile 1 olur)
 800077c:	4b4b      	ldr	r3, [pc, #300]	@ (80008ac <game_loop+0x20c>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
                }
                increase_game_difficulty();
 8000782:	f000 f8c5 	bl	8000910 <increase_game_difficulty>
                wonThisRound = false; // Bir sonraki tur için sıfırla
 8000786:	4b48      	ldr	r3, [pc, #288]	@ (80008a8 <game_loop+0x208>)
 8000788:	2200      	movs	r2, #0
 800078a:	701a      	strb	r2, [r3, #0]
 800078c:	e012      	b.n	80007b4 <game_loop+0x114>
            } else { // KAYBETTİ
                HAL_Delay(1000);
 800078e:	23fa      	movs	r3, #250	@ 0xfa
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	0018      	movs	r0, r3
 8000794:	f000 fc70 	bl	8001078 <HAL_Delay>
                for (int i = 0; i < 2; i++) {
 8000798:	2300      	movs	r3, #0
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	e004      	b.n	80007a8 <game_loop+0x108>
                    play_flash_animation();
 800079e:	f000 f8d5 	bl	800094c <play_flash_animation>
                for (int i = 0; i < 2; i++) {
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	3301      	adds	r3, #1
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	ddf7      	ble.n	800079e <game_loop+0xfe>
                }
                difficulty = 1;
 80007ae:	4b3f      	ldr	r3, [pc, #252]	@ (80008ac <game_loop+0x20c>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	601a      	str	r2, [r3, #0]
            }
            CycleEnded = false; // Bu kazanma/kaybetme durumu işlendi
 80007b4:	4b3a      	ldr	r3, [pc, #232]	@ (80008a0 <game_loop+0x200>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	701a      	strb	r2, [r3, #0]
        }

        // Buton bırakılana kadar bekle (yeniden başlatmak için)
        // Arduino kodunda: buttonState = digitalRead(buttonPin); if (buttonState == LOW) { Playing = true; }
        // Biz burada doğrudan güncel durumu okuyoruz.
        GPIO_PinState newButtonStateAfterDelay = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 80007ba:	1cfc      	adds	r4, r7, #3
 80007bc:	2390      	movs	r3, #144	@ 0x90
 80007be:	05db      	lsls	r3, r3, #23
 80007c0:	2101      	movs	r1, #1
 80007c2:	0018      	movs	r0, r3
 80007c4:	f001 f8a0 	bl	8001908 <HAL_GPIO_ReadPin>
 80007c8:	0003      	movs	r3, r0
 80007ca:	7023      	strb	r3, [r4, #0]
        if (newButtonStateAfterDelay != BUTTON_PRESSED_STATE) { // Buton bırakıldıysa
 80007cc:	1cfb      	adds	r3, r7, #3
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d015      	beq.n	8000800 <game_loop+0x160>
            Playing = true;       // Oyunu yeniden başlat
 80007d4:	4b31      	ldr	r3, [pc, #196]	@ (800089c <game_loop+0x1fc>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	701a      	strb	r2, [r3, #0]
            LEDaddress = 0;       // LED adresini sıfırla
 80007da:	4b32      	ldr	r3, [pc, #200]	@ (80008a4 <game_loop+0x204>)
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
            HAL_Delay(250);       // Kısa bir bekleme (Arduino kodundaki gibi)
 80007e0:	20fa      	movs	r0, #250	@ 0xfa
 80007e2:	f000 fc49 	bl	8001078 <HAL_Delay>

            // Yeni tur için LED'leri hazırla
            fill_strip_solid(0,0,0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2100      	movs	r1, #0
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff feca 	bl	8000584 <fill_strip_solid>
            set_led_color_in_strip(CENTER_LED, 255, 0, 0); // Merkez LED Kırmızı
 80007f0:	2300      	movs	r3, #0
 80007f2:	2200      	movs	r2, #0
 80007f4:	21ff      	movs	r1, #255	@ 0xff
 80007f6:	2015      	movs	r0, #21
 80007f8:	f7ff fe8c 	bl	8000514 <set_led_color_in_strip>
            // İlk hareket eden LED game_loop'un PLAYING kısmında ayarlanacak.
            update_led_strip_to_physical_leds();
 80007fc:	f7ff feea 	bl	80005d4 <update_led_strip_to_physical_leds>
        }
    }

    // OYNANIŞ MANTIĞI
    if (Playing) {
 8000800:	4b26      	ldr	r3, [pc, #152]	@ (800089c <game_loop+0x1fc>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d045      	beq.n	8000894 <game_loop+0x1f4>
        for (int i = 0; i < NUM_LEDS; i++) {
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	e008      	b.n	8000820 <game_loop+0x180>
            set_led_color_in_strip(i, 0, 0, 0); // Tüm LED'ler siyah
 800080e:	68f8      	ldr	r0, [r7, #12]
 8000810:	2300      	movs	r3, #0
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	f7ff fe7d 	bl	8000514 <set_led_color_in_strip>
        for (int i = 0; i < NUM_LEDS; i++) {
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	3301      	adds	r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	2b27      	cmp	r3, #39	@ 0x27
 8000824:	ddf3      	ble.n	800080e <game_loop+0x16e>
        }
        set_led_color_in_strip(CENTER_LED, 255, 0, 0); // Merkez LED Kırmızı
 8000826:	2300      	movs	r3, #0
 8000828:	2200      	movs	r2, #0
 800082a:	21ff      	movs	r1, #255	@ 0xff
 800082c:	2015      	movs	r0, #21
 800082e:	f7ff fe71 	bl	8000514 <set_led_color_in_strip>
        set_led_color_in_strip(LEDaddress, 0, 255, 0);  // Dönen LED Yeşil
 8000832:	4b1c      	ldr	r3, [pc, #112]	@ (80008a4 <game_loop+0x204>)
 8000834:	6818      	ldr	r0, [r3, #0]
 8000836:	2300      	movs	r3, #0
 8000838:	22ff      	movs	r2, #255	@ 0xff
 800083a:	2100      	movs	r1, #0
 800083c:	f7ff fe6a 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 8000840:	f7ff fec8 	bl	80005d4 <update_led_strip_to_physical_leds>

        LEDaddress++;
 8000844:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <game_loop+0x204>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	1c5a      	adds	r2, r3, #1
 800084a:	4b16      	ldr	r3, [pc, #88]	@ (80008a4 <game_loop+0x204>)
 800084c:	601a      	str	r2, [r3, #0]
        if (LEDaddress == NUM_LEDS) {
 800084e:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <game_loop+0x204>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b28      	cmp	r3, #40	@ 0x28
 8000854:	d102      	bne.n	800085c <game_loop+0x1bc>
            LEDaddress = 0;
 8000856:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <game_loop+0x204>)
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
        }
        HAL_Delay(getTime(difficulty));
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <game_loop+0x20c>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	0018      	movs	r0, r3
 8000862:	f000 f825 	bl	80008b0 <getTime>
 8000866:	0003      	movs	r3, r0
 8000868:	0018      	movs	r0, r3
 800086a:	f000 fc05 	bl	8001078 <HAL_Delay>

        // Oynanış sırasında butona basılırsa, yukarıdaki !Playing bloğu bir sonraki döngüde durumu ele alacak.
        // currentButtonState zaten döngünün başında okunmuştu, onu tekrar kontrol edebiliriz.
        GPIO_PinState playingButtonCheck = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800086e:	1cbc      	adds	r4, r7, #2
 8000870:	2390      	movs	r3, #144	@ 0x90
 8000872:	05db      	lsls	r3, r3, #23
 8000874:	2101      	movs	r1, #1
 8000876:	0018      	movs	r0, r3
 8000878:	f001 f846 	bl	8001908 <HAL_GPIO_ReadPin>
 800087c:	0003      	movs	r3, r0
 800087e:	7023      	strb	r3, [r4, #0]
        if (playingButtonCheck == BUTTON_PRESSED_STATE) {
 8000880:	1cbb      	adds	r3, r7, #2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d105      	bne.n	8000894 <game_loop+0x1f4>
            Playing = false;    // Oyunu durdur
 8000888:	4b04      	ldr	r3, [pc, #16]	@ (800089c <game_loop+0x1fc>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
            CycleEnded = true;  // Sonucun işlenmesi için bayrağı ayarla
 800088e:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <game_loop+0x200>)
 8000890:	2201      	movs	r2, #1
 8000892:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000894:	46c0      	nop			@ (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b008      	add	sp, #32
 800089a:	bdb0      	pop	{r4, r5, r7, pc}
 800089c:	20000004 	.word	0x20000004
 80008a0:	20000005 	.word	0x20000005
 80008a4:	200008a4 	.word	0x200008a4
 80008a8:	200008a0 	.word	0x200008a0
 80008ac:	20000000 	.word	0x20000000

080008b0 <getTime>:

// Zorluğa göre LED hareket gecikmesini döndürür
int getTime(int diff_level) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
    int timeValue = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
    switch (diff_level) {
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b08      	cmp	r3, #8
 80008c0:	d81d      	bhi.n	80008fe <getTime+0x4e>
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	009a      	lsls	r2, r3, #2
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <getTime+0x5c>)
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	469f      	mov	pc, r3
        case EASY: timeValue = 100; break;
 80008ce:	2364      	movs	r3, #100	@ 0x64
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	e016      	b.n	8000902 <getTime+0x52>
        case MEDIUM: timeValue = 80; break;
 80008d4:	2350      	movs	r3, #80	@ 0x50
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	e013      	b.n	8000902 <getTime+0x52>
        case HARD: timeValue = 60; break;
 80008da:	233c      	movs	r3, #60	@ 0x3c
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	e010      	b.n	8000902 <getTime+0x52>
        case ON_SPEED: timeValue = 40; break;
 80008e0:	2328      	movs	r3, #40	@ 0x28
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	e00d      	b.n	8000902 <getTime+0x52>
        case SONIC_SPEED: timeValue = 30; break;
 80008e6:	231e      	movs	r3, #30
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	e00a      	b.n	8000902 <getTime+0x52>
        case ROCKET_SPEED: timeValue = 20; break;
 80008ec:	2314      	movs	r3, #20
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	e007      	b.n	8000902 <getTime+0x52>
        case LIGHT_SPEED: timeValue = 13; break;
 80008f2:	230d      	movs	r3, #13
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	e004      	b.n	8000902 <getTime+0x52>
        case MISSION_IMPOSSIBLE: timeValue = 7; break;
 80008f8:	2307      	movs	r3, #7
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	e001      	b.n	8000902 <getTime+0x52>
        default: timeValue = 100; // Hata durumunda varsayılan
 80008fe:	2364      	movs	r3, #100	@ 0x64
 8000900:	60fb      	str	r3, [r7, #12]
    }
    return timeValue;
 8000902:	68fb      	ldr	r3, [r7, #12]
}
 8000904:	0018      	movs	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	b004      	add	sp, #16
 800090a:	bd80      	pop	{r7, pc}
 800090c:	08003474 	.word	0x08003474

08000910 <increase_game_difficulty>:

// Kazanma durumunda zorluğu artırır
void increase_game_difficulty() {
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
    // Orijinal Arduino kodu: void increaseDifficulty() { if (difficulty != MISSION_IMPOSSIBLE && wonThisRound) { difficulty++; } }
    // Ve MISSION_IMPOSSIBLE kazanıldığında ana döngüde difficulty = 0; yapılıp sonra bu fonksiyon çağrılıyordu.
    // Bu mantık korunuyor:
    if (wonThisRound) { // Sadece kazanıldıysa zorluk değişir
 8000914:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <increase_game_difficulty+0x34>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d010      	beq.n	800093e <increase_game_difficulty+0x2e>
        if (difficulty == 0) { // Bu, MISSION_IMPOSSIBLE'dan sonraki sıfırlamadır
 800091c:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <increase_game_difficulty+0x38>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d103      	bne.n	800092c <increase_game_difficulty+0x1c>
            difficulty = 1; // EASY'ye geç
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <increase_game_difficulty+0x38>)
 8000926:	2201      	movs	r2, #1
 8000928:	601a      	str	r2, [r3, #0]
        }
        // Eğer difficulty zaten MISSION_IMPOSSIBLE ise ve kazanıldıysa,
        // game_loop içinde difficulty = 0 olarak ayarlandı. wonThisRound true olduğu için
        // bir sonraki adımda difficulty = 1 olacak.
    }
}
 800092a:	e008      	b.n	800093e <increase_game_difficulty+0x2e>
        } else if (difficulty < MISSION_IMPOSSIBLE) {
 800092c:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <increase_game_difficulty+0x38>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b07      	cmp	r3, #7
 8000932:	dc04      	bgt.n	800093e <increase_game_difficulty+0x2e>
            difficulty++;
 8000934:	4b04      	ldr	r3, [pc, #16]	@ (8000948 <increase_game_difficulty+0x38>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	1c5a      	adds	r2, r3, #1
 800093a:	4b03      	ldr	r3, [pc, #12]	@ (8000948 <increase_game_difficulty+0x38>)
 800093c:	601a      	str	r2, [r3, #0]
}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200008a0 	.word	0x200008a0
 8000948:	20000000 	.word	0x20000000

0800094c <play_flash_animation>:


// Kaybetme durumunda LED animasyonu (iki kez kırmızı flaş)
void play_flash_animation() {
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
    uint16_t flash_duration = 300; // Kırmızı ışığın yanık kalma süresi (ms)
 8000952:	1dbb      	adds	r3, r7, #6
 8000954:	2296      	movs	r2, #150	@ 0x96
 8000956:	0052      	lsls	r2, r2, #1
 8000958:	801a      	strh	r2, [r3, #0]
    uint16_t off_duration = 300;   // LED'lerin sönük kalma süresi (ms)
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2296      	movs	r2, #150	@ 0x96
 800095e:	0052      	lsls	r2, r2, #1
 8000960:	801a      	strh	r2, [r3, #0]

    // Birinci flaş
    fill_strip_solid(255, 0, 0); // Tüm LED'ler Kırmızı
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	20ff      	movs	r0, #255	@ 0xff
 8000968:	f7ff fe0c 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 800096c:	f7ff fe32 	bl	80005d4 <update_led_strip_to_physical_leds>
    HAL_Delay(flash_duration);
 8000970:	1dbb      	adds	r3, r7, #6
 8000972:	881b      	ldrh	r3, [r3, #0]
 8000974:	0018      	movs	r0, r3
 8000976:	f000 fb7f 	bl	8001078 <HAL_Delay>

    fill_strip_solid(0, 0, 0);   // Tüm LED'ler Siyah (Sönük)
 800097a:	2200      	movs	r2, #0
 800097c:	2100      	movs	r1, #0
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fe00 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 8000984:	f7ff fe26 	bl	80005d4 <update_led_strip_to_physical_leds>
    HAL_Delay(off_duration);
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	881b      	ldrh	r3, [r3, #0]
 800098c:	0018      	movs	r0, r3
 800098e:	f000 fb73 	bl	8001078 <HAL_Delay>
//    // İkinci flaş
//    fill_strip_solid(255, 0, 0); // Tüm LED'ler Kırmızı
//    update_led_strip_to_physical_leds();
//    HAL_Delay(flash_duration);

    fill_strip_solid(0, 0, 0);   // Tüm LED'ler Siyah (Sönük)
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2000      	movs	r0, #0
 8000998:	f7ff fdf4 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 800099c:	f7ff fe1a 	bl	80005d4 <update_led_strip_to_physical_leds>
    // Animasyon bittikten sonra LED'lerin sönük kalması için çok kısa bir bekleme,
    // bir sonraki LED güncellemesine kadar durumun korunmasına yardımcı olabilir.
    HAL_Delay(50);
 80009a0:	2032      	movs	r0, #50	@ 0x32
 80009a2:	f000 fb69 	bl	8001078 <HAL_Delay>
}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}

080009ae <rgb_color_wheel>:
    }
}

// Helper function to generate a color from a 0-255 position on a color wheel
// Pozisyon 0-255 arası bir değer alır ve bir gökkuşağı rengi döndürür.
void rgb_color_wheel(uint8_t wheel_pos, RGBColor* color) {
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	0002      	movs	r2, r0
 80009b6:	6039      	str	r1, [r7, #0]
 80009b8:	1dfb      	adds	r3, r7, #7
 80009ba:	701a      	strb	r2, [r3, #0]
    wheel_pos = 255 - wheel_pos; // Renk döngüsünün yönünü değiştirebilirsiniz (isteğe bağlı)
 80009bc:	1dfb      	adds	r3, r7, #7
 80009be:	1dfa      	adds	r2, r7, #7
 80009c0:	7812      	ldrb	r2, [r2, #0]
 80009c2:	43d2      	mvns	r2, r2
 80009c4:	701a      	strb	r2, [r3, #0]
    if (wheel_pos < 85) {
 80009c6:	1dfb      	adds	r3, r7, #7
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b54      	cmp	r3, #84	@ 0x54
 80009cc:	d815      	bhi.n	80009fa <rgb_color_wheel+0x4c>
        color->r = 255 - wheel_pos * 3;
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	1c1a      	adds	r2, r3, #0
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	1ad3      	subs	r3, r2, r3
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	3b01      	subs	r3, #1
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	701a      	strb	r2, [r3, #0]
        color->g = 0;
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	2200      	movs	r2, #0
 80009e6:	705a      	strb	r2, [r3, #1]
        color->b = wheel_pos * 3;
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	1c1a      	adds	r2, r3, #0
 80009ee:	1892      	adds	r2, r2, r2
 80009f0:	18d3      	adds	r3, r2, r3
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	709a      	strb	r2, [r3, #2]
    // Not: Bu fonksiyonun ürettiği renkler tam parlaklıktadır (bir bileşen 255'e ulaşır).
    // Global parlaklık (global_brightness) daha sonra update_led_strip_to_physical_leds içinde uygulanacaktır.
    // Eğer bu animasyonun kendi parlaklığını ayrıca kısmak isterseniz,
    // burada üretilen r,g,b değerlerini bir miktar ölçekleyebilirsiniz.
    // Örn: color->r = color->r * anim_brightness_scale / 255; (anim_brightness_scale < 255)
}
 80009f8:	e038      	b.n	8000a6c <rgb_color_wheel+0xbe>
    } else if (wheel_pos < 170) {
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2ba9      	cmp	r3, #169	@ 0xa9
 8000a00:	d81a      	bhi.n	8000a38 <rgb_color_wheel+0x8a>
        wheel_pos -= 85;
 8000a02:	1dfb      	adds	r3, r7, #7
 8000a04:	1dfa      	adds	r2, r7, #7
 8000a06:	7812      	ldrb	r2, [r2, #0]
 8000a08:	3a55      	subs	r2, #85	@ 0x55
 8000a0a:	701a      	strb	r2, [r3, #0]
        color->r = 0;
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]
        color->g = wheel_pos * 3;
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	1c1a      	adds	r2, r3, #0
 8000a18:	1892      	adds	r2, r2, r2
 8000a1a:	18d3      	adds	r3, r2, r3
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	705a      	strb	r2, [r3, #1]
        color->b = 255 - wheel_pos * 3;
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	1c1a      	adds	r2, r3, #0
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	709a      	strb	r2, [r3, #2]
}
 8000a36:	e019      	b.n	8000a6c <rgb_color_wheel+0xbe>
        wheel_pos -= 170;
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	1dfa      	adds	r2, r7, #7
 8000a3c:	7812      	ldrb	r2, [r2, #0]
 8000a3e:	3256      	adds	r2, #86	@ 0x56
 8000a40:	701a      	strb	r2, [r3, #0]
        color->r = wheel_pos * 3;
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	1c1a      	adds	r2, r3, #0
 8000a48:	1892      	adds	r2, r2, r2
 8000a4a:	18d3      	adds	r3, r2, r3
 8000a4c:	b2da      	uxtb	r2, r3
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	701a      	strb	r2, [r3, #0]
        color->g = 255 - wheel_pos * 3;
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	1c1a      	adds	r2, r3, #0
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	705a      	strb	r2, [r3, #1]
        color->b = 0;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	709a      	strb	r2, [r3, #2]
}
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b002      	add	sp, #8
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <play_cylon_animation>:
// Kazanma durumunda Cylon LED animasyonu
// Kazanma durumunda Cylon LED animasyonu (RGB Renk Tekerleği ile)
void play_cylon_animation() {
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b087      	sub	sp, #28
 8000a78:	af00      	add	r7, sp, #0
    static uint8_t wheel_position = 0; // Renk tekerleğindeki mevcut pozisyon, çağrılar arasında devam eder.

    // Animasyon adımları arasındaki gecikme (ms).
    // Arduino'daki delay(10)'a karşılık gelir. Gerekirse artırılabilir.
    uint16_t step_delay = 10;
 8000a7a:	230e      	movs	r3, #14
 8000a7c:	18fb      	adds	r3, r7, r3
 8000a7e:	220a      	movs	r2, #10
 8000a80:	801a      	strh	r2, [r3, #0]

    // İleri yönde
    for (int i = 0; i < NUM_LEDS; i++) {
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e020      	b.n	8000aca <play_cylon_animation+0x56>
        RGBColor current_color;
        // Her LED için renk tekerleğinden bir sonraki rengi al
        // wheel_position uint8_t olduğu için 255'ten sonra otomatik olarak 0'a döner.
        rgb_color_wheel(wheel_position++, &current_color);
 8000a88:	4b26      	ldr	r3, [pc, #152]	@ (8000b24 <play_cylon_animation+0xb0>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	1c5a      	adds	r2, r3, #1
 8000a8e:	b2d1      	uxtb	r1, r2
 8000a90:	4a24      	ldr	r2, [pc, #144]	@ (8000b24 <play_cylon_animation+0xb0>)
 8000a92:	7011      	strb	r1, [r2, #0]
 8000a94:	2408      	movs	r4, #8
 8000a96:	193a      	adds	r2, r7, r4
 8000a98:	0011      	movs	r1, r2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff ff87 	bl	80009ae <rgb_color_wheel>

        set_led_color_in_strip(i, current_color.r, current_color.g, current_color.b);
 8000aa0:	0020      	movs	r0, r4
 8000aa2:	183b      	adds	r3, r7, r0
 8000aa4:	7819      	ldrb	r1, [r3, #0]
 8000aa6:	183b      	adds	r3, r7, r0
 8000aa8:	785a      	ldrb	r2, [r3, #1]
 8000aaa:	183b      	adds	r3, r7, r0
 8000aac:	789b      	ldrb	r3, [r3, #2]
 8000aae:	6978      	ldr	r0, [r7, #20]
 8000ab0:	f7ff fd30 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 8000ab4:	f7ff fd8e 	bl	80005d4 <update_led_strip_to_physical_leds>
        // BUNU YAPINCA LEDLERIN RENKLERI BOZULUYO
//        apply_fade_to_all_leds(); // Kuyruk efekti için (fade_amount'ı deneyerek ayarlayın)
        HAL_Delay(step_delay);
 8000ab8:	230e      	movs	r3, #14
 8000aba:	18fb      	adds	r3, r7, r3
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f000 fada 	bl	8001078 <HAL_Delay>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	617b      	str	r3, [r7, #20]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	2b27      	cmp	r3, #39	@ 0x27
 8000ace:	dddb      	ble.n	8000a88 <play_cylon_animation+0x14>
    }

    // Geri yönde
    for (int i = (NUM_LEDS) - 1; i >= 0; i--) {
 8000ad0:	2327      	movs	r3, #39	@ 0x27
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	e01e      	b.n	8000b14 <play_cylon_animation+0xa0>
        RGBColor current_color;
        rgb_color_wheel(wheel_position++, &current_color);
 8000ad6:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <play_cylon_animation+0xb0>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	b2d1      	uxtb	r1, r2
 8000ade:	4a11      	ldr	r2, [pc, #68]	@ (8000b24 <play_cylon_animation+0xb0>)
 8000ae0:	7011      	strb	r1, [r2, #0]
 8000ae2:	1d3a      	adds	r2, r7, #4
 8000ae4:	0011      	movs	r1, r2
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f7ff ff61 	bl	80009ae <rgb_color_wheel>

        set_led_color_in_strip(i, current_color.r, current_color.g, current_color.b);
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	7819      	ldrb	r1, [r3, #0]
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	785a      	ldrb	r2, [r3, #1]
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	789b      	ldrb	r3, [r3, #2]
 8000af8:	6938      	ldr	r0, [r7, #16]
 8000afa:	f7ff fd0b 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 8000afe:	f7ff fd69 	bl	80005d4 <update_led_strip_to_physical_leds>
//        apply_fade_to_all_leds();
        HAL_Delay(step_delay);
 8000b02:	230e      	movs	r3, #14
 8000b04:	18fb      	adds	r3, r7, r3
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 fab5 	bl	8001078 <HAL_Delay>
    for (int i = (NUM_LEDS) - 1; i >= 0; i--) {
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	dadd      	bge.n	8000ad6 <play_cylon_animation+0x62>
    }
}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b007      	add	sp, #28
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	20000920 	.word	0x20000920

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2c:	f000 fa40 	bl	8000fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b30:	f000 f80b 	bl	8000b4a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b34:	f000 f8f0 	bl	8000d18 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b38:	f000 f8d0 	bl	8000cdc <MX_DMA_Init>
  MX_TIM3_Init();
 8000b3c:	f000 f850 	bl	8000be0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  game_setup();
 8000b40:	f7ff fda2 	bl	8000688 <game_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  game_loop();
 8000b44:	f7ff fdac 	bl	80006a0 <game_loop>
 8000b48:	e7fc      	b.n	8000b44 <main+0x1c>

08000b4a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b4a:	b590      	push	{r4, r7, lr}
 8000b4c:	b091      	sub	sp, #68	@ 0x44
 8000b4e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b50:	2410      	movs	r4, #16
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	0018      	movs	r0, r3
 8000b56:	2330      	movs	r3, #48	@ 0x30
 8000b58:	001a      	movs	r2, r3
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f002 fc52 	bl	8003404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b60:	003b      	movs	r3, r7
 8000b62:	0018      	movs	r0, r3
 8000b64:	2310      	movs	r3, #16
 8000b66:	001a      	movs	r2, r3
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f002 fc4b 	bl	8003404 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b6e:	0021      	movs	r1, r4
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2202      	movs	r2, #2
 8000b74:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2201      	movs	r2, #1
 8000b7a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2210      	movs	r2, #16
 8000b80:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2202      	movs	r2, #2
 8000b86:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	22a0      	movs	r2, #160	@ 0xa0
 8000b92:	0392      	lsls	r2, r2, #14
 8000b94:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2200      	movs	r2, #0
 8000b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f000 fed0 	bl	8001944 <HAL_RCC_OscConfig>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000ba8:	f000 f8f4 	bl	8000d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bac:	003b      	movs	r3, r7
 8000bae:	2207      	movs	r2, #7
 8000bb0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb2:	003b      	movs	r3, r7
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb8:	003b      	movs	r3, r7
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bc4:	003b      	movs	r3, r7
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f001 f9d5 	bl	8001f78 <HAL_RCC_ClockConfig>
 8000bce:	1e03      	subs	r3, r0, #0
 8000bd0:	d001      	beq.n	8000bd6 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000bd2:	f000 f8df 	bl	8000d94 <Error_Handler>
  }
}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b011      	add	sp, #68	@ 0x44
 8000bdc:	bd90      	pop	{r4, r7, pc}
	...

08000be0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08e      	sub	sp, #56	@ 0x38
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000be6:	2328      	movs	r3, #40	@ 0x28
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	0018      	movs	r0, r3
 8000bec:	2310      	movs	r3, #16
 8000bee:	001a      	movs	r2, r3
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	f002 fc07 	bl	8003404 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf6:	2320      	movs	r3, #32
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2308      	movs	r3, #8
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f002 fbff 	bl	8003404 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	231c      	movs	r3, #28
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f002 fbf8 	bl	8003404 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c14:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c16:	4a30      	ldr	r2, [pc, #192]	@ (8000cd8 <MX_TIM3_Init+0xf8>)
 8000c18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20-1;
 8000c1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c1c:	2213      	movs	r2, #19
 8000c1e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c20:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3-1;
 8000c26:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c28:	2202      	movs	r2, #2
 8000c2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c32:	4b28      	ldr	r3, [pc, #160]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c38:	4b26      	ldr	r3, [pc, #152]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f001 fac0 	bl	80021c0 <HAL_TIM_Base_Init>
 8000c40:	1e03      	subs	r3, r0, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000c44:	f000 f8a6 	bl	8000d94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c48:	2128      	movs	r1, #40	@ 0x28
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	2280      	movs	r2, #128	@ 0x80
 8000c4e:	0152      	lsls	r2, r2, #5
 8000c50:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c52:	187a      	adds	r2, r7, r1
 8000c54:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c56:	0011      	movs	r1, r2
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f001 fea1 	bl	80029a0 <HAL_TIM_ConfigClockSource>
 8000c5e:	1e03      	subs	r3, r0, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000c62:	f000 f897 	bl	8000d94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c66:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f001 faf9 	bl	8002260 <HAL_TIM_PWM_Init>
 8000c6e:	1e03      	subs	r3, r0, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000c72:	f000 f88f 	bl	8000d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c76:	2120      	movs	r1, #32
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	2200      	movs	r2, #0
 8000c82:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c84:	187a      	adds	r2, r7, r1
 8000c86:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000c88:	0011      	movs	r1, r2
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f002 fb62 	bl	8003354 <HAL_TIMEx_MasterConfigSynchronization>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000c94:	f000 f87e 	bl	8000d94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	2260      	movs	r2, #96	@ 0x60
 8000c9c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb0:	1d39      	adds	r1, r7, #4
 8000cb2:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f001 fdac 	bl	8002814 <HAL_TIM_PWM_ConfigChannel>
 8000cbc:	1e03      	subs	r3, r0, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000cc0:	f000 f868 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <MX_TIM3_Init+0xf4>)
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f000 f8de 	bl	8000e88 <HAL_TIM_MspPostInit>

}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b00e      	add	sp, #56	@ 0x38
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000030 	.word	0x20000030
 8000cd8:	40000400 	.word	0x40000400

08000cdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_DMA_Init+0x38>)
 8000ce4:	695a      	ldr	r2, [r3, #20]
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_DMA_Init+0x38>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	430a      	orrs	r2, r1
 8000cec:	615a      	str	r2, [r3, #20]
 8000cee:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_DMA_Init+0x38>)
 8000cf0:	695b      	ldr	r3, [r3, #20]
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	200b      	movs	r0, #11
 8000d00:	f000 fa8a 	bl	8001218 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000d04:	200b      	movs	r0, #11
 8000d06:	f000 fa9c 	bl	8001242 <HAL_NVIC_EnableIRQ>

}
 8000d0a:	46c0      	nop			@ (mov r8, r8)
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b002      	add	sp, #8
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	40021000 	.word	0x40021000

08000d18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b089      	sub	sp, #36	@ 0x24
 8000d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1e:	240c      	movs	r4, #12
 8000d20:	193b      	adds	r3, r7, r4
 8000d22:	0018      	movs	r0, r3
 8000d24:	2314      	movs	r3, #20
 8000d26:	001a      	movs	r2, r3
 8000d28:	2100      	movs	r1, #0
 8000d2a:	f002 fb6b 	bl	8003404 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d2e:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d30:	695a      	ldr	r2, [r3, #20]
 8000d32:	4b17      	ldr	r3, [pc, #92]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d34:	2180      	movs	r1, #128	@ 0x80
 8000d36:	03c9      	lsls	r1, r1, #15
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	615a      	str	r2, [r3, #20]
 8000d3c:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d3e:	695a      	ldr	r2, [r3, #20]
 8000d40:	2380      	movs	r3, #128	@ 0x80
 8000d42:	03db      	lsls	r3, r3, #15
 8000d44:	4013      	ands	r3, r2
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d4c:	695a      	ldr	r2, [r3, #20]
 8000d4e:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d50:	2180      	movs	r1, #128	@ 0x80
 8000d52:	0289      	lsls	r1, r1, #10
 8000d54:	430a      	orrs	r2, r1
 8000d56:	615a      	str	r2, [r3, #20]
 8000d58:	4b0d      	ldr	r3, [pc, #52]	@ (8000d90 <MX_GPIO_Init+0x78>)
 8000d5a:	695a      	ldr	r2, [r3, #20]
 8000d5c:	2380      	movs	r3, #128	@ 0x80
 8000d5e:	029b      	lsls	r3, r3, #10
 8000d60:	4013      	ands	r3, r2
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d66:	193b      	adds	r3, r7, r4
 8000d68:	2201      	movs	r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6c:	193b      	adds	r3, r7, r4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	2202      	movs	r2, #2
 8000d76:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	193a      	adds	r2, r7, r4
 8000d7a:	2390      	movs	r3, #144	@ 0x90
 8000d7c:	05db      	lsls	r3, r3, #23
 8000d7e:	0011      	movs	r1, r2
 8000d80:	0018      	movs	r0, r3
 8000d82:	f000 fc59 	bl	8001638 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b009      	add	sp, #36	@ 0x24
 8000d8c:	bd90      	pop	{r4, r7, pc}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	40021000 	.word	0x40021000

08000d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9c:	46c0      	nop			@ (mov r8, r8)
 8000d9e:	e7fd      	b.n	8000d9c <Error_Handler+0x8>

08000da0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da6:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_MspInit+0x44>)
 8000da8:	699a      	ldr	r2, [r3, #24]
 8000daa:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dac:	2101      	movs	r1, #1
 8000dae:	430a      	orrs	r2, r1
 8000db0:	619a      	str	r2, [r3, #24]
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_MspInit+0x44>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	2201      	movs	r2, #1
 8000db8:	4013      	ands	r3, r2
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc0:	69da      	ldr	r2, [r3, #28]
 8000dc2:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc4:	2180      	movs	r1, #128	@ 0x80
 8000dc6:	0549      	lsls	r1, r1, #21
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	61da      	str	r2, [r3, #28]
 8000dcc:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dce:	69da      	ldr	r2, [r3, #28]
 8000dd0:	2380      	movs	r3, #128	@ 0x80
 8000dd2:	055b      	lsls	r3, r3, #21
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dda:	46c0      	nop			@ (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	40021000 	.word	0x40021000

08000de8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a20      	ldr	r2, [pc, #128]	@ (8000e78 <HAL_TIM_Base_MspInit+0x90>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d139      	bne.n	8000e6e <HAL_TIM_Base_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dfa:	4b20      	ldr	r3, [pc, #128]	@ (8000e7c <HAL_TIM_Base_MspInit+0x94>)
 8000dfc:	69da      	ldr	r2, [r3, #28]
 8000dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8000e7c <HAL_TIM_Base_MspInit+0x94>)
 8000e00:	2102      	movs	r1, #2
 8000e02:	430a      	orrs	r2, r1
 8000e04:	61da      	str	r2, [r3, #28]
 8000e06:	4b1d      	ldr	r3, [pc, #116]	@ (8000e7c <HAL_TIM_Base_MspInit+0x94>)
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000e12:	4b1b      	ldr	r3, [pc, #108]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e14:	4a1b      	ldr	r2, [pc, #108]	@ (8000e84 <HAL_TIM_Base_MspInit+0x9c>)
 8000e16:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e18:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e1a:	2210      	movs	r2, #16
 8000e1c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e1e:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000e24:	4b16      	ldr	r3, [pc, #88]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e26:	2280      	movs	r2, #128	@ 0x80
 8000e28:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e2c:	2280      	movs	r2, #128	@ 0x80
 8000e2e:	0052      	lsls	r2, r2, #1
 8000e30:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e32:	4b13      	ldr	r3, [pc, #76]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e34:	2280      	movs	r2, #128	@ 0x80
 8000e36:	00d2      	lsls	r2, r2, #3
 8000e38:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000e3a:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000e40:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000e46:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f000 fa17 	bl	800127c <HAL_DMA_Init>
 8000e4e:	1e03      	subs	r3, r0, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000e52:	f7ff ff9f 	bl	8000d94 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a09      	ldr	r2, [pc, #36]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e5a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e5c:	4b08      	ldr	r3, [pc, #32]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a06      	ldr	r2, [pc, #24]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e66:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e68:	4b05      	ldr	r3, [pc, #20]	@ (8000e80 <HAL_TIM_Base_MspInit+0x98>)
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b004      	add	sp, #16
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	40000400 	.word	0x40000400
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	20000078 	.word	0x20000078
 8000e84:	40020044 	.word	0x40020044

08000e88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b089      	sub	sp, #36	@ 0x24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	240c      	movs	r4, #12
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	0018      	movs	r0, r3
 8000e96:	2314      	movs	r3, #20
 8000e98:	001a      	movs	r2, r3
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	f002 fab2 	bl	8003404 <memset>
  if(htim->Instance==TIM3)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a15      	ldr	r2, [pc, #84]	@ (8000efc <HAL_TIM_MspPostInit+0x74>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d124      	bne.n	8000ef4 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <HAL_TIM_MspPostInit+0x78>)
 8000eac:	695a      	ldr	r2, [r3, #20]
 8000eae:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <HAL_TIM_MspPostInit+0x78>)
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	0289      	lsls	r1, r1, #10
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	615a      	str	r2, [r3, #20]
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <HAL_TIM_MspPostInit+0x78>)
 8000eba:	695a      	ldr	r2, [r3, #20]
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	029b      	lsls	r3, r3, #10
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ec6:	0021      	movs	r1, r4
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	2240      	movs	r2, #64	@ 0x40
 8000ecc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	187b      	adds	r3, r7, r1
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	2200      	movs	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	187a      	adds	r2, r7, r1
 8000ee8:	2390      	movs	r3, #144	@ 0x90
 8000eea:	05db      	lsls	r3, r3, #23
 8000eec:	0011      	movs	r1, r2
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 fba2 	bl	8001638 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ef4:	46c0      	nop			@ (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b009      	add	sp, #36	@ 0x24
 8000efa:	bd90      	pop	{r4, r7, pc}
 8000efc:	40000400 	.word	0x40000400
 8000f00:	40021000 	.word	0x40021000

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f08:	46c0      	nop			@ (mov r8, r8)
 8000f0a:	e7fd      	b.n	8000f08 <NMI_Handler+0x4>

08000f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	e7fd      	b.n	8000f10 <HardFault_Handler+0x4>

08000f14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f18:	46c0      	nop			@ (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f2c:	f000 f888 	bl	8001040 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f30:	46c0      	nop			@ (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */


  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <DMA1_Channel4_5_IRQHandler+0x14>)
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f000 fa8f 	bl	8001462 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	20000078 	.word	0x20000078

08000f50 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f54:	46c0      	nop			@ (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f5c:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f5e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f60:	f7ff fff6 	bl	8000f50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f64:	480c      	ldr	r0, [pc, #48]	@ (8000f98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f66:	490d      	ldr	r1, [pc, #52]	@ (8000f9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f68:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa0 <LoopForever+0xe>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f6c:	e002      	b.n	8000f74 <LoopCopyDataInit>

08000f6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f72:	3304      	adds	r3, #4

08000f74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f78:	d3f9      	bcc.n	8000f6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fa8 <LoopForever+0x16>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f80:	e001      	b.n	8000f86 <LoopFillZerobss>

08000f82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f84:	3204      	adds	r2, #4

08000f86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f88:	d3fb      	bcc.n	8000f82 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f8a:	f002 fa43 	bl	8003414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f8e:	f7ff fdcb 	bl	8000b28 <main>

08000f92 <LoopForever>:

LoopForever:
    b LoopForever
 8000f92:	e7fe      	b.n	8000f92 <LoopForever>
  ldr   r0, =_estack
 8000f94:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f9c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000fa0:	080034d0 	.word	0x080034d0
  ldr r2, =_sbss
 8000fa4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000fa8:	20000928 	.word	0x20000928

08000fac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fac:	e7fe      	b.n	8000fac <ADC1_IRQHandler>
	...

08000fb0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <HAL_Init+0x24>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_Init+0x24>)
 8000fba:	2110      	movs	r1, #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 f809 	bl	8000fd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc6:	f7ff feeb 	bl	8000da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	40022000 	.word	0x40022000

08000fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe0:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <HAL_InitTick+0x5c>)
 8000fe2:	681c      	ldr	r4, [r3, #0]
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <HAL_InitTick+0x60>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	0019      	movs	r1, r3
 8000fea:	23fa      	movs	r3, #250	@ 0xfa
 8000fec:	0098      	lsls	r0, r3, #2
 8000fee:	f7ff f88b 	bl	8000108 <__udivsi3>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	0020      	movs	r0, r4
 8000ff8:	f7ff f886 	bl	8000108 <__udivsi3>
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	0018      	movs	r0, r3
 8001000:	f000 f92f 	bl	8001262 <HAL_SYSTICK_Config>
 8001004:	1e03      	subs	r3, r0, #0
 8001006:	d001      	beq.n	800100c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e00f      	b.n	800102c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b03      	cmp	r3, #3
 8001010:	d80b      	bhi.n	800102a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	2301      	movs	r3, #1
 8001016:	425b      	negs	r3, r3
 8001018:	2200      	movs	r2, #0
 800101a:	0018      	movs	r0, r3
 800101c:	f000 f8fc 	bl	8001218 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001020:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_InitTick+0x64>)
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001026:	2300      	movs	r3, #0
 8001028:	e000      	b.n	800102c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
}
 800102c:	0018      	movs	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	b003      	add	sp, #12
 8001032:	bd90      	pop	{r4, r7, pc}
 8001034:	20000008 	.word	0x20000008
 8001038:	20000010 	.word	0x20000010
 800103c:	2000000c 	.word	0x2000000c

08001040 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <HAL_IncTick+0x1c>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	001a      	movs	r2, r3
 800104a:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <HAL_IncTick+0x20>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	18d2      	adds	r2, r2, r3
 8001050:	4b03      	ldr	r3, [pc, #12]	@ (8001060 <HAL_IncTick+0x20>)
 8001052:	601a      	str	r2, [r3, #0]
}
 8001054:	46c0      	nop			@ (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	20000010 	.word	0x20000010
 8001060:	20000924 	.word	0x20000924

08001064 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b02      	ldr	r3, [pc, #8]	@ (8001074 <HAL_GetTick+0x10>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	20000924 	.word	0x20000924

08001078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff fff0 	bl	8001064 <HAL_GetTick>
 8001084:	0003      	movs	r3, r0
 8001086:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3301      	adds	r3, #1
 8001090:	d005      	beq.n	800109e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_Delay+0x44>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	001a      	movs	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	189b      	adds	r3, r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	f7ff ffe0 	bl	8001064 <HAL_GetTick>
 80010a4:	0002      	movs	r2, r0
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d8f7      	bhi.n	80010a0 <HAL_Delay+0x28>
  {
  }
}
 80010b0:	46c0      	nop			@ (mov r8, r8)
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b004      	add	sp, #16
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	20000010 	.word	0x20000010

080010c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	0002      	movs	r2, r0
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010cc:	1dfb      	adds	r3, r7, #7
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80010d2:	d809      	bhi.n	80010e8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d4:	1dfb      	adds	r3, r7, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	001a      	movs	r2, r3
 80010da:	231f      	movs	r3, #31
 80010dc:	401a      	ands	r2, r3
 80010de:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <__NVIC_EnableIRQ+0x30>)
 80010e0:	2101      	movs	r1, #1
 80010e2:	4091      	lsls	r1, r2
 80010e4:	000a      	movs	r2, r1
 80010e6:	601a      	str	r2, [r3, #0]
  }
}
 80010e8:	46c0      	nop			@ (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b002      	add	sp, #8
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	e000e100 	.word	0xe000e100

080010f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	0002      	movs	r2, r0
 80010fc:	6039      	str	r1, [r7, #0]
 80010fe:	1dfb      	adds	r3, r7, #7
 8001100:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b7f      	cmp	r3, #127	@ 0x7f
 8001108:	d828      	bhi.n	800115c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800110a:	4a2f      	ldr	r2, [pc, #188]	@ (80011c8 <__NVIC_SetPriority+0xd4>)
 800110c:	1dfb      	adds	r3, r7, #7
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b25b      	sxtb	r3, r3
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	33c0      	adds	r3, #192	@ 0xc0
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	589b      	ldr	r3, [r3, r2]
 800111a:	1dfa      	adds	r2, r7, #7
 800111c:	7812      	ldrb	r2, [r2, #0]
 800111e:	0011      	movs	r1, r2
 8001120:	2203      	movs	r2, #3
 8001122:	400a      	ands	r2, r1
 8001124:	00d2      	lsls	r2, r2, #3
 8001126:	21ff      	movs	r1, #255	@ 0xff
 8001128:	4091      	lsls	r1, r2
 800112a:	000a      	movs	r2, r1
 800112c:	43d2      	mvns	r2, r2
 800112e:	401a      	ands	r2, r3
 8001130:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	019b      	lsls	r3, r3, #6
 8001136:	22ff      	movs	r2, #255	@ 0xff
 8001138:	401a      	ands	r2, r3
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	0018      	movs	r0, r3
 8001140:	2303      	movs	r3, #3
 8001142:	4003      	ands	r3, r0
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001148:	481f      	ldr	r0, [pc, #124]	@ (80011c8 <__NVIC_SetPriority+0xd4>)
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b25b      	sxtb	r3, r3
 8001150:	089b      	lsrs	r3, r3, #2
 8001152:	430a      	orrs	r2, r1
 8001154:	33c0      	adds	r3, #192	@ 0xc0
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800115a:	e031      	b.n	80011c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <__NVIC_SetPriority+0xd8>)
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	0019      	movs	r1, r3
 8001164:	230f      	movs	r3, #15
 8001166:	400b      	ands	r3, r1
 8001168:	3b08      	subs	r3, #8
 800116a:	089b      	lsrs	r3, r3, #2
 800116c:	3306      	adds	r3, #6
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	18d3      	adds	r3, r2, r3
 8001172:	3304      	adds	r3, #4
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	1dfa      	adds	r2, r7, #7
 8001178:	7812      	ldrb	r2, [r2, #0]
 800117a:	0011      	movs	r1, r2
 800117c:	2203      	movs	r2, #3
 800117e:	400a      	ands	r2, r1
 8001180:	00d2      	lsls	r2, r2, #3
 8001182:	21ff      	movs	r1, #255	@ 0xff
 8001184:	4091      	lsls	r1, r2
 8001186:	000a      	movs	r2, r1
 8001188:	43d2      	mvns	r2, r2
 800118a:	401a      	ands	r2, r3
 800118c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	019b      	lsls	r3, r3, #6
 8001192:	22ff      	movs	r2, #255	@ 0xff
 8001194:	401a      	ands	r2, r3
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	0018      	movs	r0, r3
 800119c:	2303      	movs	r3, #3
 800119e:	4003      	ands	r3, r0
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a4:	4809      	ldr	r0, [pc, #36]	@ (80011cc <__NVIC_SetPriority+0xd8>)
 80011a6:	1dfb      	adds	r3, r7, #7
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	001c      	movs	r4, r3
 80011ac:	230f      	movs	r3, #15
 80011ae:	4023      	ands	r3, r4
 80011b0:	3b08      	subs	r3, #8
 80011b2:	089b      	lsrs	r3, r3, #2
 80011b4:	430a      	orrs	r2, r1
 80011b6:	3306      	adds	r3, #6
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	18c3      	adds	r3, r0, r3
 80011bc:	3304      	adds	r3, #4
 80011be:	601a      	str	r2, [r3, #0]
}
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b003      	add	sp, #12
 80011c6:	bd90      	pop	{r4, r7, pc}
 80011c8:	e000e100 	.word	0xe000e100
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	1e5a      	subs	r2, r3, #1
 80011dc:	2380      	movs	r3, #128	@ 0x80
 80011de:	045b      	lsls	r3, r3, #17
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d301      	bcc.n	80011e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011e4:	2301      	movs	r3, #1
 80011e6:	e010      	b.n	800120a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <SysTick_Config+0x44>)
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	3a01      	subs	r2, #1
 80011ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011f0:	2301      	movs	r3, #1
 80011f2:	425b      	negs	r3, r3
 80011f4:	2103      	movs	r1, #3
 80011f6:	0018      	movs	r0, r3
 80011f8:	f7ff ff7c 	bl	80010f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <SysTick_Config+0x44>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001202:	4b04      	ldr	r3, [pc, #16]	@ (8001214 <SysTick_Config+0x44>)
 8001204:	2207      	movs	r2, #7
 8001206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001208:	2300      	movs	r3, #0
}
 800120a:	0018      	movs	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	b002      	add	sp, #8
 8001210:	bd80      	pop	{r7, pc}
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	e000e010 	.word	0xe000e010

08001218 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
 8001222:	210f      	movs	r1, #15
 8001224:	187b      	adds	r3, r7, r1
 8001226:	1c02      	adds	r2, r0, #0
 8001228:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	187b      	adds	r3, r7, r1
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b25b      	sxtb	r3, r3
 8001232:	0011      	movs	r1, r2
 8001234:	0018      	movs	r0, r3
 8001236:	f7ff ff5d 	bl	80010f4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	46bd      	mov	sp, r7
 800123e:	b004      	add	sp, #16
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	0002      	movs	r2, r0
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800124e:	1dfb      	adds	r3, r7, #7
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b25b      	sxtb	r3, r3
 8001254:	0018      	movs	r0, r3
 8001256:	f7ff ff33 	bl	80010c0 <__NVIC_EnableIRQ>
}
 800125a:	46c0      	nop			@ (mov r8, r8)
 800125c:	46bd      	mov	sp, r7
 800125e:	b002      	add	sp, #8
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	0018      	movs	r0, r3
 800126e:	f7ff ffaf 	bl	80011d0 <SysTick_Config>
 8001272:	0003      	movs	r3, r0
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	b002      	add	sp, #8
 800127a:	bd80      	pop	{r7, pc}

0800127c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001284:	2300      	movs	r3, #0
 8001286:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e036      	b.n	8001300 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2221      	movs	r2, #33	@ 0x21
 8001296:	2102      	movs	r1, #2
 8001298:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	4a18      	ldr	r2, [pc, #96]	@ (8001308 <HAL_DMA_Init+0x8c>)
 80012a6:	4013      	ands	r3, r2
 80012a8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80012b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	695b      	ldr	r3, [r3, #20]
 80012c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	0018      	movs	r0, r3
 80012e4:	f000 f98c 	bl	8001600 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2221      	movs	r2, #33	@ 0x21
 80012f2:	2101      	movs	r1, #1
 80012f4:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2220      	movs	r2, #32
 80012fa:	2100      	movs	r1, #0
 80012fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012fe:	2300      	movs	r3, #0
}
 8001300:	0018      	movs	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	b004      	add	sp, #16
 8001306:	bd80      	pop	{r7, pc}
 8001308:	ffffc00f 	.word	0xffffc00f

0800130c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800131a:	2317      	movs	r3, #23
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2220      	movs	r2, #32
 8001326:	5c9b      	ldrb	r3, [r3, r2]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d101      	bne.n	8001330 <HAL_DMA_Start_IT+0x24>
 800132c:	2302      	movs	r3, #2
 800132e:	e04f      	b.n	80013d0 <HAL_DMA_Start_IT+0xc4>
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2220      	movs	r2, #32
 8001334:	2101      	movs	r1, #1
 8001336:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2221      	movs	r2, #33	@ 0x21
 800133c:	5c9b      	ldrb	r3, [r3, r2]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b01      	cmp	r3, #1
 8001342:	d13a      	bne.n	80013ba <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2221      	movs	r2, #33	@ 0x21
 8001348:	2102      	movs	r1, #2
 800134a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2200      	movs	r2, #0
 8001350:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2101      	movs	r1, #1
 800135e:	438a      	bics	r2, r1
 8001360:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	68b9      	ldr	r1, [r7, #8]
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f000 f91c 	bl	80015a6 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001372:	2b00      	cmp	r3, #0
 8001374:	d008      	beq.n	8001388 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	210e      	movs	r1, #14
 8001382:	430a      	orrs	r2, r1
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	e00f      	b.n	80013a8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	210a      	movs	r1, #10
 8001394:	430a      	orrs	r2, r1
 8001396:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2104      	movs	r1, #4
 80013a4:	438a      	bics	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2101      	movs	r1, #1
 80013b4:	430a      	orrs	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	e007      	b.n	80013ca <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	2220      	movs	r2, #32
 80013be:	2100      	movs	r1, #0
 80013c0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80013c2:	2317      	movs	r3, #23
 80013c4:	18fb      	adds	r3, r7, r3
 80013c6:	2202      	movs	r2, #2
 80013c8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80013ca:	2317      	movs	r3, #23
 80013cc:	18fb      	adds	r3, r7, r3
 80013ce:	781b      	ldrb	r3, [r3, #0]
}
 80013d0:	0018      	movs	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	b006      	add	sp, #24
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013e0:	210f      	movs	r1, #15
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2221      	movs	r2, #33	@ 0x21
 80013ec:	5c9b      	ldrb	r3, [r3, r2]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d006      	beq.n	8001402 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2204      	movs	r2, #4
 80013f8:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80013fa:	187b      	adds	r3, r7, r1
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	e028      	b.n	8001454 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	210e      	movs	r1, #14
 800140e:	438a      	bics	r2, r1
 8001410:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2101      	movs	r1, #1
 800141e:	438a      	bics	r2, r1
 8001420:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800142a:	2101      	movs	r1, #1
 800142c:	4091      	lsls	r1, r2
 800142e:	000a      	movs	r2, r1
 8001430:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2221      	movs	r2, #33	@ 0x21
 8001436:	2101      	movs	r1, #1
 8001438:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2220      	movs	r2, #32
 800143e:	2100      	movs	r1, #0
 8001440:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001446:	2b00      	cmp	r3, #0
 8001448:	d004      	beq.n	8001454 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	0010      	movs	r0, r2
 8001452:	4798      	blx	r3
    }
  }
  return status;
 8001454:	230f      	movs	r3, #15
 8001456:	18fb      	adds	r3, r7, r3
 8001458:	781b      	ldrb	r3, [r3, #0]
}
 800145a:	0018      	movs	r0, r3
 800145c:	46bd      	mov	sp, r7
 800145e:	b004      	add	sp, #16
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b084      	sub	sp, #16
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	2204      	movs	r2, #4
 8001480:	409a      	lsls	r2, r3
 8001482:	0013      	movs	r3, r2
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	4013      	ands	r3, r2
 8001488:	d024      	beq.n	80014d4 <HAL_DMA_IRQHandler+0x72>
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	2204      	movs	r2, #4
 800148e:	4013      	ands	r3, r2
 8001490:	d020      	beq.n	80014d4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2220      	movs	r2, #32
 800149a:	4013      	ands	r3, r2
 800149c:	d107      	bne.n	80014ae <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2104      	movs	r1, #4
 80014aa:	438a      	bics	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014b6:	2104      	movs	r1, #4
 80014b8:	4091      	lsls	r1, r2
 80014ba:	000a      	movs	r2, r1
 80014bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d100      	bne.n	80014c8 <HAL_DMA_IRQHandler+0x66>
 80014c6:	e06a      	b.n	800159e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	0010      	movs	r0, r2
 80014d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80014d2:	e064      	b.n	800159e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	2202      	movs	r2, #2
 80014da:	409a      	lsls	r2, r3
 80014dc:	0013      	movs	r3, r2
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	4013      	ands	r3, r2
 80014e2:	d02b      	beq.n	800153c <HAL_DMA_IRQHandler+0xda>
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	2202      	movs	r2, #2
 80014e8:	4013      	ands	r3, r2
 80014ea:	d027      	beq.n	800153c <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2220      	movs	r2, #32
 80014f4:	4013      	ands	r3, r2
 80014f6:	d10b      	bne.n	8001510 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	210a      	movs	r1, #10
 8001504:	438a      	bics	r2, r1
 8001506:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2221      	movs	r2, #33	@ 0x21
 800150c:	2101      	movs	r1, #1
 800150e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001518:	2102      	movs	r1, #2
 800151a:	4091      	lsls	r1, r2
 800151c:	000a      	movs	r2, r1
 800151e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2220      	movs	r2, #32
 8001524:	2100      	movs	r1, #0
 8001526:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152c:	2b00      	cmp	r3, #0
 800152e:	d036      	beq.n	800159e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	0010      	movs	r0, r2
 8001538:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800153a:	e030      	b.n	800159e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001540:	2208      	movs	r2, #8
 8001542:	409a      	lsls	r2, r3
 8001544:	0013      	movs	r3, r2
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	4013      	ands	r3, r2
 800154a:	d028      	beq.n	800159e <HAL_DMA_IRQHandler+0x13c>
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2208      	movs	r2, #8
 8001550:	4013      	ands	r3, r2
 8001552:	d024      	beq.n	800159e <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	210e      	movs	r1, #14
 8001560:	438a      	bics	r2, r1
 8001562:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800156c:	2101      	movs	r1, #1
 800156e:	4091      	lsls	r1, r2
 8001570:	000a      	movs	r2, r1
 8001572:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2221      	movs	r2, #33	@ 0x21
 800157e:	2101      	movs	r1, #1
 8001580:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2220      	movs	r2, #32
 8001586:	2100      	movs	r1, #0
 8001588:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	2b00      	cmp	r3, #0
 8001590:	d005      	beq.n	800159e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	0010      	movs	r0, r2
 800159a:	4798      	blx	r3
    }
  }
}
 800159c:	e7ff      	b.n	800159e <HAL_DMA_IRQHandler+0x13c>
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b004      	add	sp, #16
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b084      	sub	sp, #16
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	60f8      	str	r0, [r7, #12]
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015bc:	2101      	movs	r1, #1
 80015be:	4091      	lsls	r1, r2
 80015c0:	000a      	movs	r2, r1
 80015c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b10      	cmp	r3, #16
 80015d2:	d108      	bne.n	80015e6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68ba      	ldr	r2, [r7, #8]
 80015e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80015e4:	e007      	b.n	80015f6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	60da      	str	r2, [r3, #12]
}
 80015f6:	46c0      	nop			@ (mov r8, r8)
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b004      	add	sp, #16
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a08      	ldr	r2, [pc, #32]	@ (8001630 <DMA_CalcBaseAndBitshift+0x30>)
 800160e:	4694      	mov	ip, r2
 8001610:	4463      	add	r3, ip
 8001612:	2114      	movs	r1, #20
 8001614:	0018      	movs	r0, r3
 8001616:	f7fe fd77 	bl	8000108 <__udivsi3>
 800161a:	0003      	movs	r3, r0
 800161c:	009a      	lsls	r2, r3, #2
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a03      	ldr	r2, [pc, #12]	@ (8001634 <DMA_CalcBaseAndBitshift+0x34>)
 8001626:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001628:	46c0      	nop			@ (mov r8, r8)
 800162a:	46bd      	mov	sp, r7
 800162c:	b002      	add	sp, #8
 800162e:	bd80      	pop	{r7, pc}
 8001630:	bffdfff8 	.word	0xbffdfff8
 8001634:	40020000 	.word	0x40020000

08001638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001646:	e149      	b.n	80018dc <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2101      	movs	r1, #1
 800164e:	697a      	ldr	r2, [r7, #20]
 8001650:	4091      	lsls	r1, r2
 8001652:	000a      	movs	r2, r1
 8001654:	4013      	ands	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d100      	bne.n	8001660 <HAL_GPIO_Init+0x28>
 800165e:	e13a      	b.n	80018d6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2203      	movs	r2, #3
 8001666:	4013      	ands	r3, r2
 8001668:	2b01      	cmp	r3, #1
 800166a:	d005      	beq.n	8001678 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2203      	movs	r2, #3
 8001672:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001674:	2b02      	cmp	r3, #2
 8001676:	d130      	bne.n	80016da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	2203      	movs	r2, #3
 8001684:	409a      	lsls	r2, r3
 8001686:	0013      	movs	r3, r2
 8001688:	43da      	mvns	r2, r3
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68da      	ldr	r2, [r3, #12]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	409a      	lsls	r2, r3
 800169a:	0013      	movs	r3, r2
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ae:	2201      	movs	r2, #1
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	409a      	lsls	r2, r3
 80016b4:	0013      	movs	r3, r2
 80016b6:	43da      	mvns	r2, r3
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	2201      	movs	r2, #1
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
 80016cc:	0013      	movs	r3, r2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2203      	movs	r2, #3
 80016e0:	4013      	ands	r3, r2
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d017      	beq.n	8001716 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	2203      	movs	r2, #3
 80016f2:	409a      	lsls	r2, r3
 80016f4:	0013      	movs	r3, r2
 80016f6:	43da      	mvns	r2, r3
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	4013      	ands	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	409a      	lsls	r2, r3
 8001708:	0013      	movs	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2203      	movs	r2, #3
 800171c:	4013      	ands	r3, r2
 800171e:	2b02      	cmp	r3, #2
 8001720:	d123      	bne.n	800176a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3208      	adds	r2, #8
 800172a:	0092      	lsls	r2, r2, #2
 800172c:	58d3      	ldr	r3, [r2, r3]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	2207      	movs	r2, #7
 8001734:	4013      	ands	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	220f      	movs	r2, #15
 800173a:	409a      	lsls	r2, r3
 800173c:	0013      	movs	r3, r2
 800173e:	43da      	mvns	r2, r3
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	691a      	ldr	r2, [r3, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	2107      	movs	r1, #7
 800174e:	400b      	ands	r3, r1
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	409a      	lsls	r2, r3
 8001754:	0013      	movs	r3, r2
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	08da      	lsrs	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3208      	adds	r2, #8
 8001764:	0092      	lsls	r2, r2, #2
 8001766:	6939      	ldr	r1, [r7, #16]
 8001768:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	2203      	movs	r2, #3
 8001776:	409a      	lsls	r2, r3
 8001778:	0013      	movs	r3, r2
 800177a:	43da      	mvns	r2, r3
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2203      	movs	r2, #3
 8001788:	401a      	ands	r2, r3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	409a      	lsls	r2, r3
 8001790:	0013      	movs	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	23c0      	movs	r3, #192	@ 0xc0
 80017a4:	029b      	lsls	r3, r3, #10
 80017a6:	4013      	ands	r3, r2
 80017a8:	d100      	bne.n	80017ac <HAL_GPIO_Init+0x174>
 80017aa:	e094      	b.n	80018d6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ac:	4b51      	ldr	r3, [pc, #324]	@ (80018f4 <HAL_GPIO_Init+0x2bc>)
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	4b50      	ldr	r3, [pc, #320]	@ (80018f4 <HAL_GPIO_Init+0x2bc>)
 80017b2:	2101      	movs	r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	619a      	str	r2, [r3, #24]
 80017b8:	4b4e      	ldr	r3, [pc, #312]	@ (80018f4 <HAL_GPIO_Init+0x2bc>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	2201      	movs	r2, #1
 80017be:	4013      	ands	r3, r2
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017c4:	4a4c      	ldr	r2, [pc, #304]	@ (80018f8 <HAL_GPIO_Init+0x2c0>)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	089b      	lsrs	r3, r3, #2
 80017ca:	3302      	adds	r3, #2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	589b      	ldr	r3, [r3, r2]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	2203      	movs	r2, #3
 80017d6:	4013      	ands	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	220f      	movs	r2, #15
 80017dc:	409a      	lsls	r2, r3
 80017de:	0013      	movs	r3, r2
 80017e0:	43da      	mvns	r2, r3
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	2390      	movs	r3, #144	@ 0x90
 80017ec:	05db      	lsls	r3, r3, #23
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d00d      	beq.n	800180e <HAL_GPIO_Init+0x1d6>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a41      	ldr	r2, [pc, #260]	@ (80018fc <HAL_GPIO_Init+0x2c4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d007      	beq.n	800180a <HAL_GPIO_Init+0x1d2>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a40      	ldr	r2, [pc, #256]	@ (8001900 <HAL_GPIO_Init+0x2c8>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d101      	bne.n	8001806 <HAL_GPIO_Init+0x1ce>
 8001802:	2302      	movs	r3, #2
 8001804:	e004      	b.n	8001810 <HAL_GPIO_Init+0x1d8>
 8001806:	2305      	movs	r3, #5
 8001808:	e002      	b.n	8001810 <HAL_GPIO_Init+0x1d8>
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <HAL_GPIO_Init+0x1d8>
 800180e:	2300      	movs	r3, #0
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	2103      	movs	r1, #3
 8001814:	400a      	ands	r2, r1
 8001816:	0092      	lsls	r2, r2, #2
 8001818:	4093      	lsls	r3, r2
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4313      	orrs	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001820:	4935      	ldr	r1, [pc, #212]	@ (80018f8 <HAL_GPIO_Init+0x2c0>)
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	089b      	lsrs	r3, r3, #2
 8001826:	3302      	adds	r3, #2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800182e:	4b35      	ldr	r3, [pc, #212]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	43da      	mvns	r2, r3
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	2380      	movs	r3, #128	@ 0x80
 8001844:	035b      	lsls	r3, r3, #13
 8001846:	4013      	ands	r3, r2
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001852:	4b2c      	ldr	r3, [pc, #176]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001858:	4b2a      	ldr	r3, [pc, #168]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	43da      	mvns	r2, r3
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	2380      	movs	r3, #128	@ 0x80
 800186e:	039b      	lsls	r3, r3, #14
 8001870:	4013      	ands	r3, r2
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800187c:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001882:	4b20      	ldr	r3, [pc, #128]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43da      	mvns	r2, r3
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	2380      	movs	r3, #128	@ 0x80
 8001898:	029b      	lsls	r3, r3, #10
 800189a:	4013      	ands	r3, r2
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018a6:	4b17      	ldr	r3, [pc, #92]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80018ac:	4b15      	ldr	r3, [pc, #84]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	43da      	mvns	r2, r3
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	2380      	movs	r3, #128	@ 0x80
 80018c2:	025b      	lsls	r3, r3, #9
 80018c4:	4013      	ands	r3, r2
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	3301      	adds	r3, #1
 80018da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	40da      	lsrs	r2, r3
 80018e4:	1e13      	subs	r3, r2, #0
 80018e6:	d000      	beq.n	80018ea <HAL_GPIO_Init+0x2b2>
 80018e8:	e6ae      	b.n	8001648 <HAL_GPIO_Init+0x10>
  } 
}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	46c0      	nop			@ (mov r8, r8)
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b006      	add	sp, #24
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010000 	.word	0x40010000
 80018fc:	48000400 	.word	0x48000400
 8001900:	48000800 	.word	0x48000800
 8001904:	40010400 	.word	0x40010400

08001908 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	000a      	movs	r2, r1
 8001912:	1cbb      	adds	r3, r7, #2
 8001914:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	1cba      	adds	r2, r7, #2
 800191c:	8812      	ldrh	r2, [r2, #0]
 800191e:	4013      	ands	r3, r2
 8001920:	d004      	beq.n	800192c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001922:	230f      	movs	r3, #15
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
 800192a:	e003      	b.n	8001934 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800192c:	230f      	movs	r3, #15
 800192e:	18fb      	adds	r3, r7, r3
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001934:	230f      	movs	r3, #15
 8001936:	18fb      	adds	r3, r7, r3
 8001938:	781b      	ldrb	r3, [r3, #0]
  }
 800193a:	0018      	movs	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	b004      	add	sp, #16
 8001940:	bd80      	pop	{r7, pc}
	...

08001944 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e301      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2201      	movs	r2, #1
 800195c:	4013      	ands	r3, r2
 800195e:	d100      	bne.n	8001962 <HAL_RCC_OscConfig+0x1e>
 8001960:	e08d      	b.n	8001a7e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001962:	4bc3      	ldr	r3, [pc, #780]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	220c      	movs	r2, #12
 8001968:	4013      	ands	r3, r2
 800196a:	2b04      	cmp	r3, #4
 800196c:	d00e      	beq.n	800198c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800196e:	4bc0      	ldr	r3, [pc, #768]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	220c      	movs	r2, #12
 8001974:	4013      	ands	r3, r2
 8001976:	2b08      	cmp	r3, #8
 8001978:	d116      	bne.n	80019a8 <HAL_RCC_OscConfig+0x64>
 800197a:	4bbd      	ldr	r3, [pc, #756]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	2380      	movs	r3, #128	@ 0x80
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	401a      	ands	r2, r3
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	025b      	lsls	r3, r3, #9
 8001988:	429a      	cmp	r2, r3
 800198a:	d10d      	bne.n	80019a8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800198c:	4bb8      	ldr	r3, [pc, #736]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	029b      	lsls	r3, r3, #10
 8001994:	4013      	ands	r3, r2
 8001996:	d100      	bne.n	800199a <HAL_RCC_OscConfig+0x56>
 8001998:	e070      	b.n	8001a7c <HAL_RCC_OscConfig+0x138>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d000      	beq.n	80019a4 <HAL_RCC_OscConfig+0x60>
 80019a2:	e06b      	b.n	8001a7c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e2d8      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d107      	bne.n	80019c0 <HAL_RCC_OscConfig+0x7c>
 80019b0:	4baf      	ldr	r3, [pc, #700]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4bae      	ldr	r3, [pc, #696]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	2180      	movs	r1, #128	@ 0x80
 80019b8:	0249      	lsls	r1, r1, #9
 80019ba:	430a      	orrs	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	e02f      	b.n	8001a20 <HAL_RCC_OscConfig+0xdc>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10c      	bne.n	80019e2 <HAL_RCC_OscConfig+0x9e>
 80019c8:	4ba9      	ldr	r3, [pc, #676]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4ba8      	ldr	r3, [pc, #672]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019ce:	49a9      	ldr	r1, [pc, #676]	@ (8001c74 <HAL_RCC_OscConfig+0x330>)
 80019d0:	400a      	ands	r2, r1
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	4ba6      	ldr	r3, [pc, #664]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	4ba5      	ldr	r3, [pc, #660]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019da:	49a7      	ldr	r1, [pc, #668]	@ (8001c78 <HAL_RCC_OscConfig+0x334>)
 80019dc:	400a      	ands	r2, r1
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	e01e      	b.n	8001a20 <HAL_RCC_OscConfig+0xdc>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b05      	cmp	r3, #5
 80019e8:	d10e      	bne.n	8001a08 <HAL_RCC_OscConfig+0xc4>
 80019ea:	4ba1      	ldr	r3, [pc, #644]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4ba0      	ldr	r3, [pc, #640]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019f0:	2180      	movs	r1, #128	@ 0x80
 80019f2:	02c9      	lsls	r1, r1, #11
 80019f4:	430a      	orrs	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 80019fe:	2180      	movs	r1, #128	@ 0x80
 8001a00:	0249      	lsls	r1, r1, #9
 8001a02:	430a      	orrs	r2, r1
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	e00b      	b.n	8001a20 <HAL_RCC_OscConfig+0xdc>
 8001a08:	4b99      	ldr	r3, [pc, #612]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b98      	ldr	r3, [pc, #608]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	4999      	ldr	r1, [pc, #612]	@ (8001c74 <HAL_RCC_OscConfig+0x330>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	4b96      	ldr	r3, [pc, #600]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b95      	ldr	r3, [pc, #596]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	4997      	ldr	r1, [pc, #604]	@ (8001c78 <HAL_RCC_OscConfig+0x334>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d014      	beq.n	8001a52 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fb1c 	bl	8001064 <HAL_GetTick>
 8001a2c:	0003      	movs	r3, r0
 8001a2e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a32:	f7ff fb17 	bl	8001064 <HAL_GetTick>
 8001a36:	0002      	movs	r2, r0
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b64      	cmp	r3, #100	@ 0x64
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e28a      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a44:	4b8a      	ldr	r3, [pc, #552]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	2380      	movs	r3, #128	@ 0x80
 8001a4a:	029b      	lsls	r3, r3, #10
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d0f0      	beq.n	8001a32 <HAL_RCC_OscConfig+0xee>
 8001a50:	e015      	b.n	8001a7e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff fb07 	bl	8001064 <HAL_GetTick>
 8001a56:	0003      	movs	r3, r0
 8001a58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a5c:	f7ff fb02 	bl	8001064 <HAL_GetTick>
 8001a60:	0002      	movs	r2, r0
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b64      	cmp	r3, #100	@ 0x64
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e275      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a6e:	4b80      	ldr	r3, [pc, #512]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	2380      	movs	r3, #128	@ 0x80
 8001a74:	029b      	lsls	r3, r3, #10
 8001a76:	4013      	ands	r3, r2
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x118>
 8001a7a:	e000      	b.n	8001a7e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2202      	movs	r2, #2
 8001a84:	4013      	ands	r3, r2
 8001a86:	d100      	bne.n	8001a8a <HAL_RCC_OscConfig+0x146>
 8001a88:	e069      	b.n	8001b5e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a8a:	4b79      	ldr	r3, [pc, #484]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	220c      	movs	r2, #12
 8001a90:	4013      	ands	r3, r2
 8001a92:	d00b      	beq.n	8001aac <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a94:	4b76      	ldr	r3, [pc, #472]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	220c      	movs	r2, #12
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d11c      	bne.n	8001ada <HAL_RCC_OscConfig+0x196>
 8001aa0:	4b73      	ldr	r3, [pc, #460]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	2380      	movs	r3, #128	@ 0x80
 8001aa6:	025b      	lsls	r3, r3, #9
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d116      	bne.n	8001ada <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aac:	4b70      	ldr	r3, [pc, #448]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d005      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x17e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e24b      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac2:	4b6b      	ldr	r3, [pc, #428]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	22f8      	movs	r2, #248	@ 0xf8
 8001ac8:	4393      	bics	r3, r2
 8001aca:	0019      	movs	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	00da      	lsls	r2, r3, #3
 8001ad2:	4b67      	ldr	r3, [pc, #412]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad8:	e041      	b.n	8001b5e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d024      	beq.n	8001b2c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae2:	4b63      	ldr	r3, [pc, #396]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4b62      	ldr	r3, [pc, #392]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001ae8:	2101      	movs	r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7ff fab9 	bl	8001064 <HAL_GetTick>
 8001af2:	0003      	movs	r3, r0
 8001af4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001af8:	f7ff fab4 	bl	8001064 <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e227      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0a:	4b59      	ldr	r3, [pc, #356]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	4013      	ands	r3, r2
 8001b12:	d0f1      	beq.n	8001af8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b14:	4b56      	ldr	r3, [pc, #344]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	22f8      	movs	r2, #248	@ 0xf8
 8001b1a:	4393      	bics	r3, r2
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	00da      	lsls	r2, r3, #3
 8001b24:	4b52      	ldr	r3, [pc, #328]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b26:	430a      	orrs	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	e018      	b.n	8001b5e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2c:	4b50      	ldr	r3, [pc, #320]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b4f      	ldr	r3, [pc, #316]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b32:	2101      	movs	r1, #1
 8001b34:	438a      	bics	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fa94 	bl	8001064 <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b42:	f7ff fa8f 	bl	8001064 <HAL_GetTick>
 8001b46:	0002      	movs	r2, r0
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e202      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b54:	4b46      	ldr	r3, [pc, #280]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d1f1      	bne.n	8001b42 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2208      	movs	r2, #8
 8001b64:	4013      	ands	r3, r2
 8001b66:	d036      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d019      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b70:	4b3f      	ldr	r3, [pc, #252]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b74:	4b3e      	ldr	r3, [pc, #248]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b76:	2101      	movs	r1, #1
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fa72 	bl	8001064 <HAL_GetTick>
 8001b80:	0003      	movs	r3, r0
 8001b82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b86:	f7ff fa6d 	bl	8001064 <HAL_GetTick>
 8001b8a:	0002      	movs	r2, r0
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e1e0      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b98:	4b35      	ldr	r3, [pc, #212]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d0f1      	beq.n	8001b86 <HAL_RCC_OscConfig+0x242>
 8001ba2:	e018      	b.n	8001bd6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba4:	4b32      	ldr	r3, [pc, #200]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001ba6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ba8:	4b31      	ldr	r3, [pc, #196]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001baa:	2101      	movs	r1, #1
 8001bac:	438a      	bics	r2, r1
 8001bae:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb0:	f7ff fa58 	bl	8001064 <HAL_GetTick>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bba:	f7ff fa53 	bl	8001064 <HAL_GetTick>
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e1c6      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bcc:	4b28      	ldr	r3, [pc, #160]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d1f1      	bne.n	8001bba <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2204      	movs	r2, #4
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d100      	bne.n	8001be2 <HAL_RCC_OscConfig+0x29e>
 8001be0:	e0b4      	b.n	8001d4c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001be2:	201f      	movs	r0, #31
 8001be4:	183b      	adds	r3, r7, r0
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bea:	4b21      	ldr	r3, [pc, #132]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001bec:	69da      	ldr	r2, [r3, #28]
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	055b      	lsls	r3, r3, #21
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d110      	bne.n	8001c18 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001bf8:	69da      	ldr	r2, [r3, #28]
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001bfc:	2180      	movs	r1, #128	@ 0x80
 8001bfe:	0549      	lsls	r1, r1, #21
 8001c00:	430a      	orrs	r2, r1
 8001c02:	61da      	str	r2, [r3, #28]
 8001c04:	4b1a      	ldr	r3, [pc, #104]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001c06:	69da      	ldr	r2, [r3, #28]
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	055b      	lsls	r3, r3, #21
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c12:	183b      	adds	r3, r7, r0
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c18:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <HAL_RCC_OscConfig+0x338>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4013      	ands	r3, r2
 8001c22:	d11a      	bne.n	8001c5a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c24:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <HAL_RCC_OscConfig+0x338>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <HAL_RCC_OscConfig+0x338>)
 8001c2a:	2180      	movs	r1, #128	@ 0x80
 8001c2c:	0049      	lsls	r1, r1, #1
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c32:	f7ff fa17 	bl	8001064 <HAL_GetTick>
 8001c36:	0003      	movs	r3, r0
 8001c38:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c3c:	f7ff fa12 	bl	8001064 <HAL_GetTick>
 8001c40:	0002      	movs	r2, r0
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	@ 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e185      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_RCC_OscConfig+0x338>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	2380      	movs	r3, #128	@ 0x80
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4013      	ands	r3, r2
 8001c58:	d0f0      	beq.n	8001c3c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d10e      	bne.n	8001c80 <HAL_RCC_OscConfig+0x33c>
 8001c62:	4b03      	ldr	r3, [pc, #12]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001c64:	6a1a      	ldr	r2, [r3, #32]
 8001c66:	4b02      	ldr	r3, [pc, #8]	@ (8001c70 <HAL_RCC_OscConfig+0x32c>)
 8001c68:	2101      	movs	r1, #1
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	621a      	str	r2, [r3, #32]
 8001c6e:	e035      	b.n	8001cdc <HAL_RCC_OscConfig+0x398>
 8001c70:	40021000 	.word	0x40021000
 8001c74:	fffeffff 	.word	0xfffeffff
 8001c78:	fffbffff 	.word	0xfffbffff
 8001c7c:	40007000 	.word	0x40007000
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10c      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x35e>
 8001c88:	4bb6      	ldr	r3, [pc, #728]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001c8a:	6a1a      	ldr	r2, [r3, #32]
 8001c8c:	4bb5      	ldr	r3, [pc, #724]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001c8e:	2101      	movs	r1, #1
 8001c90:	438a      	bics	r2, r1
 8001c92:	621a      	str	r2, [r3, #32]
 8001c94:	4bb3      	ldr	r3, [pc, #716]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001c96:	6a1a      	ldr	r2, [r3, #32]
 8001c98:	4bb2      	ldr	r3, [pc, #712]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	438a      	bics	r2, r1
 8001c9e:	621a      	str	r2, [r3, #32]
 8001ca0:	e01c      	b.n	8001cdc <HAL_RCC_OscConfig+0x398>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	2b05      	cmp	r3, #5
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x380>
 8001caa:	4bae      	ldr	r3, [pc, #696]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cac:	6a1a      	ldr	r2, [r3, #32]
 8001cae:	4bad      	ldr	r3, [pc, #692]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	621a      	str	r2, [r3, #32]
 8001cb6:	4bab      	ldr	r3, [pc, #684]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cb8:	6a1a      	ldr	r2, [r3, #32]
 8001cba:	4baa      	ldr	r3, [pc, #680]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	621a      	str	r2, [r3, #32]
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0x398>
 8001cc4:	4ba7      	ldr	r3, [pc, #668]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cc6:	6a1a      	ldr	r2, [r3, #32]
 8001cc8:	4ba6      	ldr	r3, [pc, #664]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cca:	2101      	movs	r1, #1
 8001ccc:	438a      	bics	r2, r1
 8001cce:	621a      	str	r2, [r3, #32]
 8001cd0:	4ba4      	ldr	r3, [pc, #656]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cd2:	6a1a      	ldr	r2, [r3, #32]
 8001cd4:	4ba3      	ldr	r3, [pc, #652]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001cd6:	2104      	movs	r1, #4
 8001cd8:	438a      	bics	r2, r1
 8001cda:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d014      	beq.n	8001d0e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce4:	f7ff f9be 	bl	8001064 <HAL_GetTick>
 8001ce8:	0003      	movs	r3, r0
 8001cea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cec:	e009      	b.n	8001d02 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cee:	f7ff f9b9 	bl	8001064 <HAL_GetTick>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	4a9b      	ldr	r2, [pc, #620]	@ (8001f68 <HAL_RCC_OscConfig+0x624>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e12b      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d02:	4b98      	ldr	r3, [pc, #608]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	2202      	movs	r2, #2
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x3aa>
 8001d0c:	e013      	b.n	8001d36 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff f9a9 	bl	8001064 <HAL_GetTick>
 8001d12:	0003      	movs	r3, r0
 8001d14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d16:	e009      	b.n	8001d2c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d18:	f7ff f9a4 	bl	8001064 <HAL_GetTick>
 8001d1c:	0002      	movs	r2, r0
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	4a91      	ldr	r2, [pc, #580]	@ (8001f68 <HAL_RCC_OscConfig+0x624>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e116      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d2c:	4b8d      	ldr	r3, [pc, #564]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	2202      	movs	r2, #2
 8001d32:	4013      	ands	r3, r2
 8001d34:	d1f0      	bne.n	8001d18 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d36:	231f      	movs	r3, #31
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d105      	bne.n	8001d4c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d40:	4b88      	ldr	r3, [pc, #544]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d42:	69da      	ldr	r2, [r3, #28]
 8001d44:	4b87      	ldr	r3, [pc, #540]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d46:	4989      	ldr	r1, [pc, #548]	@ (8001f6c <HAL_RCC_OscConfig+0x628>)
 8001d48:	400a      	ands	r2, r1
 8001d4a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2210      	movs	r2, #16
 8001d52:	4013      	ands	r3, r2
 8001d54:	d063      	beq.n	8001e1e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d12a      	bne.n	8001db4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d5e:	4b81      	ldr	r3, [pc, #516]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d62:	4b80      	ldr	r3, [pc, #512]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d64:	2104      	movs	r1, #4
 8001d66:	430a      	orrs	r2, r1
 8001d68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001d6a:	4b7e      	ldr	r3, [pc, #504]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d6e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d70:	2101      	movs	r1, #1
 8001d72:	430a      	orrs	r2, r1
 8001d74:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d76:	f7ff f975 	bl	8001064 <HAL_GetTick>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001d80:	f7ff f970 	bl	8001064 <HAL_GetTick>
 8001d84:	0002      	movs	r2, r0
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e0e3      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001d92:	4b74      	ldr	r3, [pc, #464]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d96:	2202      	movs	r2, #2
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d0f1      	beq.n	8001d80 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d9c:	4b71      	ldr	r3, [pc, #452]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da0:	22f8      	movs	r2, #248	@ 0xf8
 8001da2:	4393      	bics	r3, r2
 8001da4:	0019      	movs	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	00da      	lsls	r2, r3, #3
 8001dac:	4b6d      	ldr	r3, [pc, #436]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dae:	430a      	orrs	r2, r1
 8001db0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db2:	e034      	b.n	8001e1e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	3305      	adds	r3, #5
 8001dba:	d111      	bne.n	8001de0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001dbc:	4b69      	ldr	r3, [pc, #420]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dc0:	4b68      	ldr	r3, [pc, #416]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dc2:	2104      	movs	r1, #4
 8001dc4:	438a      	bics	r2, r1
 8001dc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001dc8:	4b66      	ldr	r3, [pc, #408]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dcc:	22f8      	movs	r2, #248	@ 0xf8
 8001dce:	4393      	bics	r3, r2
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	00da      	lsls	r2, r3, #3
 8001dd8:	4b62      	ldr	r3, [pc, #392]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dde:	e01e      	b.n	8001e1e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001de0:	4b60      	ldr	r3, [pc, #384]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001de2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001de4:	4b5f      	ldr	r3, [pc, #380]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001de6:	2104      	movs	r1, #4
 8001de8:	430a      	orrs	r2, r1
 8001dea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001dec:	4b5d      	ldr	r3, [pc, #372]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001dee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001df0:	4b5c      	ldr	r3, [pc, #368]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001df2:	2101      	movs	r1, #1
 8001df4:	438a      	bics	r2, r1
 8001df6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df8:	f7ff f934 	bl	8001064 <HAL_GetTick>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e02:	f7ff f92f 	bl	8001064 <HAL_GetTick>
 8001e06:	0002      	movs	r2, r0
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e0a2      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e14:	4b53      	ldr	r3, [pc, #332]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e18:	2202      	movs	r2, #2
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d1f1      	bne.n	8001e02 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d100      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4e4>
 8001e26:	e097      	b.n	8001f58 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e28:	4b4e      	ldr	r3, [pc, #312]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	220c      	movs	r2, #12
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d100      	bne.n	8001e36 <HAL_RCC_OscConfig+0x4f2>
 8001e34:	e06b      	b.n	8001f0e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d14c      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e3e:	4b49      	ldr	r3, [pc, #292]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	4b48      	ldr	r3, [pc, #288]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e44:	494a      	ldr	r1, [pc, #296]	@ (8001f70 <HAL_RCC_OscConfig+0x62c>)
 8001e46:	400a      	ands	r2, r1
 8001e48:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4a:	f7ff f90b 	bl	8001064 <HAL_GetTick>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e54:	f7ff f906 	bl	8001064 <HAL_GetTick>
 8001e58:	0002      	movs	r2, r0
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e079      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e66:	4b3f      	ldr	r3, [pc, #252]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	2380      	movs	r3, #128	@ 0x80
 8001e6c:	049b      	lsls	r3, r3, #18
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d1f0      	bne.n	8001e54 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e72:	4b3c      	ldr	r3, [pc, #240]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e76:	220f      	movs	r2, #15
 8001e78:	4393      	bics	r3, r2
 8001e7a:	0019      	movs	r1, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e80:	4b38      	ldr	r3, [pc, #224]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e82:	430a      	orrs	r2, r1
 8001e84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e86:	4b37      	ldr	r3, [pc, #220]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4a3a      	ldr	r2, [pc, #232]	@ (8001f74 <HAL_RCC_OscConfig+0x630>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	0019      	movs	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea0:	4b30      	ldr	r3, [pc, #192]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001ea6:	2180      	movs	r1, #128	@ 0x80
 8001ea8:	0449      	lsls	r1, r1, #17
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eae:	f7ff f8d9 	bl	8001064 <HAL_GetTick>
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eb8:	f7ff f8d4 	bl	8001064 <HAL_GetTick>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e047      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eca:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	2380      	movs	r3, #128	@ 0x80
 8001ed0:	049b      	lsls	r3, r3, #18
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x574>
 8001ed6:	e03f      	b.n	8001f58 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed8:	4b22      	ldr	r3, [pc, #136]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b21      	ldr	r3, [pc, #132]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001ede:	4924      	ldr	r1, [pc, #144]	@ (8001f70 <HAL_RCC_OscConfig+0x62c>)
 8001ee0:	400a      	ands	r2, r1
 8001ee2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff f8be 	bl	8001064 <HAL_GetTick>
 8001ee8:	0003      	movs	r3, r0
 8001eea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eee:	f7ff f8b9 	bl	8001064 <HAL_GetTick>
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e02c      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f00:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	2380      	movs	r3, #128	@ 0x80
 8001f06:	049b      	lsls	r3, r3, #18
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d1f0      	bne.n	8001eee <HAL_RCC_OscConfig+0x5aa>
 8001f0c:	e024      	b.n	8001f58 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e01f      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001f1a:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001f20:	4b10      	ldr	r3, [pc, #64]	@ (8001f64 <HAL_RCC_OscConfig+0x620>)
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f26:	697a      	ldr	r2, [r7, #20]
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	025b      	lsls	r3, r3, #9
 8001f2c:	401a      	ands	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d10e      	bne.n	8001f54 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	220f      	movs	r2, #15
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d107      	bne.n	8001f54 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	23f0      	movs	r3, #240	@ 0xf0
 8001f48:	039b      	lsls	r3, r3, #14
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d001      	beq.n	8001f58 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e000      	b.n	8001f5a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b008      	add	sp, #32
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	40021000 	.word	0x40021000
 8001f68:	00001388 	.word	0x00001388
 8001f6c:	efffffff 	.word	0xefffffff
 8001f70:	feffffff 	.word	0xfeffffff
 8001f74:	ffc2ffff 	.word	0xffc2ffff

08001f78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0b3      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f8c:	4b5b      	ldr	r3, [pc, #364]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4013      	ands	r3, r2
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d911      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	4b58      	ldr	r3, [pc, #352]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	4393      	bics	r3, r2
 8001fa2:	0019      	movs	r1, r3
 8001fa4:	4b55      	ldr	r3, [pc, #340]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fac:	4b53      	ldr	r3, [pc, #332]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e09a      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d015      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2204      	movs	r2, #4
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d006      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001fd2:	4b4b      	ldr	r3, [pc, #300]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8001fd8:	21e0      	movs	r1, #224	@ 0xe0
 8001fda:	00c9      	lsls	r1, r1, #3
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe0:	4b47      	ldr	r3, [pc, #284]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	22f0      	movs	r2, #240	@ 0xf0
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	4b44      	ldr	r3, [pc, #272]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d040      	beq.n	8002080 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d107      	bne.n	8002016 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002006:	4b3e      	ldr	r3, [pc, #248]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	2380      	movs	r3, #128	@ 0x80
 800200c:	029b      	lsls	r3, r3, #10
 800200e:	4013      	ands	r3, r2
 8002010:	d114      	bne.n	800203c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e06e      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b02      	cmp	r3, #2
 800201c:	d107      	bne.n	800202e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201e:	4b38      	ldr	r3, [pc, #224]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	049b      	lsls	r3, r3, #18
 8002026:	4013      	ands	r3, r2
 8002028:	d108      	bne.n	800203c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e062      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202e:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2202      	movs	r2, #2
 8002034:	4013      	ands	r3, r2
 8002036:	d101      	bne.n	800203c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e05b      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800203c:	4b30      	ldr	r3, [pc, #192]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2203      	movs	r2, #3
 8002042:	4393      	bics	r3, r2
 8002044:	0019      	movs	r1, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 800204c:	430a      	orrs	r2, r1
 800204e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002050:	f7ff f808 	bl	8001064 <HAL_GetTick>
 8002054:	0003      	movs	r3, r0
 8002056:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002058:	e009      	b.n	800206e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800205a:	f7ff f803 	bl	8001064 <HAL_GetTick>
 800205e:	0002      	movs	r2, r0
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	4a27      	ldr	r2, [pc, #156]	@ (8002104 <HAL_RCC_ClockConfig+0x18c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d901      	bls.n	800206e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e042      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800206e:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	220c      	movs	r2, #12
 8002074:	401a      	ands	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	429a      	cmp	r2, r3
 800207e:	d1ec      	bne.n	800205a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002080:	4b1e      	ldr	r3, [pc, #120]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2201      	movs	r2, #1
 8002086:	4013      	ands	r3, r2
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d211      	bcs.n	80020b2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208e:	4b1b      	ldr	r3, [pc, #108]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2201      	movs	r2, #1
 8002094:	4393      	bics	r3, r2
 8002096:	0019      	movs	r1, r3
 8002098:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a0:	4b16      	ldr	r3, [pc, #88]	@ (80020fc <HAL_RCC_ClockConfig+0x184>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2201      	movs	r2, #1
 80020a6:	4013      	ands	r3, r2
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d001      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e020      	b.n	80020f4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2204      	movs	r2, #4
 80020b8:	4013      	ands	r3, r2
 80020ba:	d009      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020bc:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4a11      	ldr	r2, [pc, #68]	@ (8002108 <HAL_RCC_ClockConfig+0x190>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	0019      	movs	r1, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 80020cc:	430a      	orrs	r2, r1
 80020ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020d0:	f000 f820 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80020d4:	0001      	movs	r1, r0
 80020d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <HAL_RCC_ClockConfig+0x188>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	091b      	lsrs	r3, r3, #4
 80020dc:	220f      	movs	r2, #15
 80020de:	4013      	ands	r3, r2
 80020e0:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <HAL_RCC_ClockConfig+0x194>)
 80020e2:	5cd3      	ldrb	r3, [r2, r3]
 80020e4:	000a      	movs	r2, r1
 80020e6:	40da      	lsrs	r2, r3
 80020e8:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_RCC_ClockConfig+0x198>)
 80020ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80020ec:	2003      	movs	r0, #3
 80020ee:	f7fe ff73 	bl	8000fd8 <HAL_InitTick>
  
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	0018      	movs	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b004      	add	sp, #16
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40022000 	.word	0x40022000
 8002100:	40021000 	.word	0x40021000
 8002104:	00001388 	.word	0x00001388
 8002108:	fffff8ff 	.word	0xfffff8ff
 800210c:	08003498 	.word	0x08003498
 8002110:	20000008 	.word	0x20000008

08002114 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800212e:	4b20      	ldr	r3, [pc, #128]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	220c      	movs	r2, #12
 8002138:	4013      	ands	r3, r2
 800213a:	2b04      	cmp	r3, #4
 800213c:	d002      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x30>
 800213e:	2b08      	cmp	r3, #8
 8002140:	d003      	beq.n	800214a <HAL_RCC_GetSysClockFreq+0x36>
 8002142:	e02c      	b.n	800219e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002144:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002146:	613b      	str	r3, [r7, #16]
      break;
 8002148:	e02c      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	0c9b      	lsrs	r3, r3, #18
 800214e:	220f      	movs	r2, #15
 8002150:	4013      	ands	r3, r2
 8002152:	4a19      	ldr	r2, [pc, #100]	@ (80021b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002154:	5cd3      	ldrb	r3, [r2, r3]
 8002156:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002158:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800215a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215c:	220f      	movs	r2, #15
 800215e:	4013      	ands	r3, r2
 8002160:	4a16      	ldr	r2, [pc, #88]	@ (80021bc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002162:	5cd3      	ldrb	r3, [r2, r3]
 8002164:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	2380      	movs	r3, #128	@ 0x80
 800216a:	025b      	lsls	r3, r3, #9
 800216c:	4013      	ands	r3, r2
 800216e:	d009      	beq.n	8002184 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	4810      	ldr	r0, [pc, #64]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002174:	f7fd ffc8 	bl	8000108 <__udivsi3>
 8002178:	0003      	movs	r3, r0
 800217a:	001a      	movs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4353      	muls	r3, r2
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	e009      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	000a      	movs	r2, r1
 8002188:	0152      	lsls	r2, r2, #5
 800218a:	1a52      	subs	r2, r2, r1
 800218c:	0193      	lsls	r3, r2, #6
 800218e:	1a9b      	subs	r3, r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	185b      	adds	r3, r3, r1
 8002194:	021b      	lsls	r3, r3, #8
 8002196:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	613b      	str	r3, [r7, #16]
      break;
 800219c:	e002      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800219e:	4b05      	ldr	r3, [pc, #20]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021a0:	613b      	str	r3, [r7, #16]
      break;
 80021a2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80021a4:	693b      	ldr	r3, [r7, #16]
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b006      	add	sp, #24
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	40021000 	.word	0x40021000
 80021b4:	007a1200 	.word	0x007a1200
 80021b8:	080034a8 	.word	0x080034a8
 80021bc:	080034b8 	.word	0x080034b8

080021c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e042      	b.n	8002258 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	223d      	movs	r2, #61	@ 0x3d
 80021d6:	5c9b      	ldrb	r3, [r3, r2]
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d107      	bne.n	80021ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	223c      	movs	r2, #60	@ 0x3c
 80021e2:	2100      	movs	r1, #0
 80021e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f7fe fdfd 	bl	8000de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	223d      	movs	r2, #61	@ 0x3d
 80021f2:	2102      	movs	r1, #2
 80021f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3304      	adds	r3, #4
 80021fe:	0019      	movs	r1, r3
 8002200:	0010      	movs	r0, r2
 8002202:	f000 fd85 	bl	8002d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2246      	movs	r2, #70	@ 0x46
 800220a:	2101      	movs	r1, #1
 800220c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	223e      	movs	r2, #62	@ 0x3e
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	223f      	movs	r2, #63	@ 0x3f
 800221a:	2101      	movs	r1, #1
 800221c:	5499      	strb	r1, [r3, r2]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2240      	movs	r2, #64	@ 0x40
 8002222:	2101      	movs	r1, #1
 8002224:	5499      	strb	r1, [r3, r2]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2241      	movs	r2, #65	@ 0x41
 800222a:	2101      	movs	r1, #1
 800222c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2242      	movs	r2, #66	@ 0x42
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2243      	movs	r2, #67	@ 0x43
 800223a:	2101      	movs	r1, #1
 800223c:	5499      	strb	r1, [r3, r2]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2244      	movs	r2, #68	@ 0x44
 8002242:	2101      	movs	r1, #1
 8002244:	5499      	strb	r1, [r3, r2]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2245      	movs	r2, #69	@ 0x45
 800224a:	2101      	movs	r1, #1
 800224c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	223d      	movs	r2, #61	@ 0x3d
 8002252:	2101      	movs	r1, #1
 8002254:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	0018      	movs	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	b002      	add	sp, #8
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e042      	b.n	80022f8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	223d      	movs	r2, #61	@ 0x3d
 8002276:	5c9b      	ldrb	r3, [r3, r2]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d107      	bne.n	800228e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	223c      	movs	r2, #60	@ 0x3c
 8002282:	2100      	movs	r1, #0
 8002284:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	0018      	movs	r0, r3
 800228a:	f000 f839 	bl	8002300 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	223d      	movs	r2, #61	@ 0x3d
 8002292:	2102      	movs	r1, #2
 8002294:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3304      	adds	r3, #4
 800229e:	0019      	movs	r1, r3
 80022a0:	0010      	movs	r0, r2
 80022a2:	f000 fd35 	bl	8002d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2246      	movs	r2, #70	@ 0x46
 80022aa:	2101      	movs	r1, #1
 80022ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	223e      	movs	r2, #62	@ 0x3e
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	223f      	movs	r2, #63	@ 0x3f
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2240      	movs	r2, #64	@ 0x40
 80022c2:	2101      	movs	r1, #1
 80022c4:	5499      	strb	r1, [r3, r2]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2241      	movs	r2, #65	@ 0x41
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2242      	movs	r2, #66	@ 0x42
 80022d2:	2101      	movs	r1, #1
 80022d4:	5499      	strb	r1, [r3, r2]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2243      	movs	r2, #67	@ 0x43
 80022da:	2101      	movs	r1, #1
 80022dc:	5499      	strb	r1, [r3, r2]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2244      	movs	r2, #68	@ 0x44
 80022e2:	2101      	movs	r1, #1
 80022e4:	5499      	strb	r1, [r3, r2]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2245      	movs	r2, #69	@ 0x45
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	223d      	movs	r2, #61	@ 0x3d
 80022f2:	2101      	movs	r1, #1
 80022f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	0018      	movs	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	b002      	add	sp, #8
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002308:	46c0      	nop			@ (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	001a      	movs	r2, r3
 800231e:	1cbb      	adds	r3, r7, #2
 8002320:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002322:	2317      	movs	r3, #23
 8002324:	18fb      	adds	r3, r7, r3
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d108      	bne.n	8002342 <HAL_TIM_PWM_Start_DMA+0x32>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	223e      	movs	r2, #62	@ 0x3e
 8002334:	5c9b      	ldrb	r3, [r3, r2]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	3b02      	subs	r3, #2
 800233a:	425a      	negs	r2, r3
 800233c:	4153      	adcs	r3, r2
 800233e:	b2db      	uxtb	r3, r3
 8002340:	e01f      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0x72>
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b04      	cmp	r3, #4
 8002346:	d108      	bne.n	800235a <HAL_TIM_PWM_Start_DMA+0x4a>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	223f      	movs	r2, #63	@ 0x3f
 800234c:	5c9b      	ldrb	r3, [r3, r2]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	3b02      	subs	r3, #2
 8002352:	425a      	negs	r2, r3
 8002354:	4153      	adcs	r3, r2
 8002356:	b2db      	uxtb	r3, r3
 8002358:	e013      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0x72>
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b08      	cmp	r3, #8
 800235e:	d108      	bne.n	8002372 <HAL_TIM_PWM_Start_DMA+0x62>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2240      	movs	r2, #64	@ 0x40
 8002364:	5c9b      	ldrb	r3, [r3, r2]
 8002366:	b2db      	uxtb	r3, r3
 8002368:	3b02      	subs	r3, #2
 800236a:	425a      	negs	r2, r3
 800236c:	4153      	adcs	r3, r2
 800236e:	b2db      	uxtb	r3, r3
 8002370:	e007      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0x72>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2241      	movs	r2, #65	@ 0x41
 8002376:	5c9b      	ldrb	r3, [r3, r2]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	3b02      	subs	r3, #2
 800237c:	425a      	negs	r2, r3
 800237e:	4153      	adcs	r3, r2
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8002386:	2302      	movs	r3, #2
 8002388:	e15a      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d108      	bne.n	80023a2 <HAL_TIM_PWM_Start_DMA+0x92>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	223e      	movs	r2, #62	@ 0x3e
 8002394:	5c9b      	ldrb	r3, [r3, r2]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	3b01      	subs	r3, #1
 800239a:	425a      	negs	r2, r3
 800239c:	4153      	adcs	r3, r2
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	e01f      	b.n	80023e2 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d108      	bne.n	80023ba <HAL_TIM_PWM_Start_DMA+0xaa>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	223f      	movs	r2, #63	@ 0x3f
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	3b01      	subs	r3, #1
 80023b2:	425a      	negs	r2, r3
 80023b4:	4153      	adcs	r3, r2
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	e013      	b.n	80023e2 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b08      	cmp	r3, #8
 80023be:	d108      	bne.n	80023d2 <HAL_TIM_PWM_Start_DMA+0xc2>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2240      	movs	r2, #64	@ 0x40
 80023c4:	5c9b      	ldrb	r3, [r3, r2]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	3b01      	subs	r3, #1
 80023ca:	425a      	negs	r2, r3
 80023cc:	4153      	adcs	r3, r2
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	e007      	b.n	80023e2 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2241      	movs	r2, #65	@ 0x41
 80023d6:	5c9b      	ldrb	r3, [r3, r2]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	425a      	negs	r2, r3
 80023de:	4153      	adcs	r3, r2
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d025      	beq.n	8002432 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d003      	beq.n	80023f4 <HAL_TIM_PWM_Start_DMA+0xe4>
 80023ec:	1cbb      	adds	r3, r7, #2
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e123      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d104      	bne.n	8002408 <HAL_TIM_PWM_Start_DMA+0xf8>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	223e      	movs	r2, #62	@ 0x3e
 8002402:	2102      	movs	r1, #2
 8002404:	5499      	strb	r1, [r3, r2]
 8002406:	e016      	b.n	8002436 <HAL_TIM_PWM_Start_DMA+0x126>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b04      	cmp	r3, #4
 800240c:	d104      	bne.n	8002418 <HAL_TIM_PWM_Start_DMA+0x108>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	223f      	movs	r2, #63	@ 0x3f
 8002412:	2102      	movs	r1, #2
 8002414:	5499      	strb	r1, [r3, r2]
 8002416:	e00e      	b.n	8002436 <HAL_TIM_PWM_Start_DMA+0x126>
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b08      	cmp	r3, #8
 800241c:	d104      	bne.n	8002428 <HAL_TIM_PWM_Start_DMA+0x118>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2240      	movs	r2, #64	@ 0x40
 8002422:	2102      	movs	r1, #2
 8002424:	5499      	strb	r1, [r3, r2]
 8002426:	e006      	b.n	8002436 <HAL_TIM_PWM_Start_DMA+0x126>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2241      	movs	r2, #65	@ 0x41
 800242c:	2102      	movs	r1, #2
 800242e:	5499      	strb	r1, [r3, r2]
 8002430:	e001      	b.n	8002436 <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e104      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
  }

  switch (Channel)
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b0c      	cmp	r3, #12
 800243a:	d100      	bne.n	800243e <HAL_TIM_PWM_Start_DMA+0x12e>
 800243c:	e080      	b.n	8002540 <HAL_TIM_PWM_Start_DMA+0x230>
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b0c      	cmp	r3, #12
 8002442:	d900      	bls.n	8002446 <HAL_TIM_PWM_Start_DMA+0x136>
 8002444:	e0a1      	b.n	800258a <HAL_TIM_PWM_Start_DMA+0x27a>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b08      	cmp	r3, #8
 800244a:	d054      	beq.n	80024f6 <HAL_TIM_PWM_Start_DMA+0x1e6>
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2b08      	cmp	r3, #8
 8002450:	d900      	bls.n	8002454 <HAL_TIM_PWM_Start_DMA+0x144>
 8002452:	e09a      	b.n	800258a <HAL_TIM_PWM_Start_DMA+0x27a>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_PWM_Start_DMA+0x152>
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b04      	cmp	r3, #4
 800245e:	d025      	beq.n	80024ac <HAL_TIM_PWM_Start_DMA+0x19c>
 8002460:	e093      	b.n	800258a <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	4a78      	ldr	r2, [pc, #480]	@ (8002648 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002468:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	4a77      	ldr	r2, [pc, #476]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002470:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	4a76      	ldr	r2, [pc, #472]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002478:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	3334      	adds	r3, #52	@ 0x34
 8002486:	001a      	movs	r2, r3
 8002488:	1cbb      	adds	r3, r7, #2
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	f7fe ff3e 	bl	800130c <HAL_DMA_Start_IT>
 8002490:	1e03      	subs	r3, r0, #0
 8002492:	d001      	beq.n	8002498 <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0d3      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2180      	movs	r1, #128	@ 0x80
 80024a4:	0089      	lsls	r1, r1, #2
 80024a6:	430a      	orrs	r2, r1
 80024a8:	60da      	str	r2, [r3, #12]
      break;
 80024aa:	e073      	b.n	8002594 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b0:	4a65      	ldr	r2, [pc, #404]	@ (8002648 <HAL_TIM_PWM_Start_DMA+0x338>)
 80024b2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	4a64      	ldr	r2, [pc, #400]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x33c>)
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c0:	4a63      	ldr	r2, [pc, #396]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x340>)
 80024c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	3338      	adds	r3, #56	@ 0x38
 80024d0:	001a      	movs	r2, r3
 80024d2:	1cbb      	adds	r3, r7, #2
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	f7fe ff19 	bl	800130c <HAL_DMA_Start_IT>
 80024da:	1e03      	subs	r3, r0, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0ae      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2180      	movs	r1, #128	@ 0x80
 80024ee:	00c9      	lsls	r1, r1, #3
 80024f0:	430a      	orrs	r2, r1
 80024f2:	60da      	str	r2, [r3, #12]
      break;
 80024f4:	e04e      	b.n	8002594 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fa:	4a53      	ldr	r2, [pc, #332]	@ (8002648 <HAL_TIM_PWM_Start_DMA+0x338>)
 80024fc:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002502:	4a52      	ldr	r2, [pc, #328]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002504:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	4a51      	ldr	r2, [pc, #324]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x340>)
 800250c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	333c      	adds	r3, #60	@ 0x3c
 800251a:	001a      	movs	r2, r3
 800251c:	1cbb      	adds	r3, r7, #2
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	f7fe fef4 	bl	800130c <HAL_DMA_Start_IT>
 8002524:	1e03      	subs	r3, r0, #0
 8002526:	d001      	beq.n	800252c <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e089      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2180      	movs	r1, #128	@ 0x80
 8002538:	0109      	lsls	r1, r1, #4
 800253a:	430a      	orrs	r2, r1
 800253c:	60da      	str	r2, [r3, #12]
      break;
 800253e:	e029      	b.n	8002594 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	4a40      	ldr	r2, [pc, #256]	@ (8002648 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002546:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254c:	4a3f      	ldr	r2, [pc, #252]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x33c>)
 800254e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002554:	4a3e      	ldr	r2, [pc, #248]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002556:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	3340      	adds	r3, #64	@ 0x40
 8002564:	001a      	movs	r2, r3
 8002566:	1cbb      	adds	r3, r7, #2
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	f7fe fecf 	bl	800130c <HAL_DMA_Start_IT>
 800256e:	1e03      	subs	r3, r0, #0
 8002570:	d001      	beq.n	8002576 <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e064      	b.n	8002640 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68da      	ldr	r2, [r3, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2180      	movs	r1, #128	@ 0x80
 8002582:	0149      	lsls	r1, r1, #5
 8002584:	430a      	orrs	r2, r1
 8002586:	60da      	str	r2, [r3, #12]
      break;
 8002588:	e004      	b.n	8002594 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800258a:	2317      	movs	r3, #23
 800258c:	18fb      	adds	r3, r7, r3
 800258e:	2201      	movs	r2, #1
 8002590:	701a      	strb	r2, [r3, #0]
      break;
 8002592:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002594:	2317      	movs	r3, #23
 8002596:	18fb      	adds	r3, r7, r3
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d14d      	bne.n	800263a <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68b9      	ldr	r1, [r7, #8]
 80025a4:	2201      	movs	r2, #1
 80025a6:	0018      	movs	r0, r3
 80025a8:	f000 feb0 	bl	800330c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a28      	ldr	r2, [pc, #160]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x344>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_TIM_PWM_Start_DMA+0x2ba>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a27      	ldr	r2, [pc, #156]	@ (8002658 <HAL_TIM_PWM_Start_DMA+0x348>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_TIM_PWM_Start_DMA+0x2ba>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a25      	ldr	r2, [pc, #148]	@ (800265c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d101      	bne.n	80025ce <HAL_TIM_PWM_Start_DMA+0x2be>
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <HAL_TIM_PWM_Start_DMA+0x2c0>
 80025ce:	2300      	movs	r3, #0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d008      	beq.n	80025e6 <HAL_TIM_PWM_Start_DMA+0x2d6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2180      	movs	r1, #128	@ 0x80
 80025e0:	0209      	lsls	r1, r1, #8
 80025e2:	430a      	orrs	r2, r1
 80025e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x344>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d00a      	beq.n	8002606 <HAL_TIM_PWM_Start_DMA+0x2f6>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	@ 0x80
 80025f6:	05db      	lsls	r3, r3, #23
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d004      	beq.n	8002606 <HAL_TIM_PWM_Start_DMA+0x2f6>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a17      	ldr	r2, [pc, #92]	@ (8002660 <HAL_TIM_PWM_Start_DMA+0x350>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d111      	bne.n	800262a <HAL_TIM_PWM_Start_DMA+0x31a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2207      	movs	r2, #7
 800260e:	4013      	ands	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	2b06      	cmp	r3, #6
 8002616:	d010      	beq.n	800263a <HAL_TIM_PWM_Start_DMA+0x32a>
      {
        __HAL_TIM_ENABLE(htim);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2101      	movs	r1, #1
 8002624:	430a      	orrs	r2, r1
 8002626:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002628:	e007      	b.n	800263a <HAL_TIM_PWM_Start_DMA+0x32a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2101      	movs	r1, #1
 8002636:	430a      	orrs	r2, r1
 8002638:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800263a:	2317      	movs	r3, #23
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	781b      	ldrb	r3, [r3, #0]
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b006      	add	sp, #24
 8002646:	bd80      	pop	{r7, pc}
 8002648:	08002bfd 	.word	0x08002bfd
 800264c:	08002ca7 	.word	0x08002ca7
 8002650:	08002b69 	.word	0x08002b69
 8002654:	40012c00 	.word	0x40012c00
 8002658:	40014400 	.word	0x40014400
 800265c:	40014800 	.word	0x40014800
 8002660:	40000400 	.word	0x40000400

08002664 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800266e:	230f      	movs	r3, #15
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	2b0c      	cmp	r3, #12
 800267a:	d039      	beq.n	80026f0 <HAL_TIM_PWM_Stop_DMA+0x8c>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	2b0c      	cmp	r3, #12
 8002680:	d844      	bhi.n	800270c <HAL_TIM_PWM_Stop_DMA+0xa8>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b08      	cmp	r3, #8
 8002686:	d025      	beq.n	80026d4 <HAL_TIM_PWM_Stop_DMA+0x70>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2b08      	cmp	r3, #8
 800268c:	d83e      	bhi.n	800270c <HAL_TIM_PWM_Stop_DMA+0xa8>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_TIM_PWM_Stop_DMA+0x38>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b04      	cmp	r3, #4
 8002698:	d00e      	beq.n	80026b8 <HAL_TIM_PWM_Stop_DMA+0x54>
 800269a:	e037      	b.n	800270c <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4951      	ldr	r1, [pc, #324]	@ (80027ec <HAL_TIM_PWM_Stop_DMA+0x188>)
 80026a8:	400a      	ands	r2, r1
 80026aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	0018      	movs	r0, r3
 80026b2:	f7fe fe91 	bl	80013d8 <HAL_DMA_Abort_IT>
      break;
 80026b6:	e02e      	b.n	8002716 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	494b      	ldr	r1, [pc, #300]	@ (80027f0 <HAL_TIM_PWM_Stop_DMA+0x18c>)
 80026c4:	400a      	ands	r2, r1
 80026c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7fe fe83 	bl	80013d8 <HAL_DMA_Abort_IT>
      break;
 80026d2:	e020      	b.n	8002716 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4945      	ldr	r1, [pc, #276]	@ (80027f4 <HAL_TIM_PWM_Stop_DMA+0x190>)
 80026e0:	400a      	ands	r2, r1
 80026e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e8:	0018      	movs	r0, r3
 80026ea:	f7fe fe75 	bl	80013d8 <HAL_DMA_Abort_IT>
      break;
 80026ee:	e012      	b.n	8002716 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	493f      	ldr	r1, [pc, #252]	@ (80027f8 <HAL_TIM_PWM_Stop_DMA+0x194>)
 80026fc:	400a      	ands	r2, r1
 80026fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	0018      	movs	r0, r3
 8002706:	f7fe fe67 	bl	80013d8 <HAL_DMA_Abort_IT>
      break;
 800270a:	e004      	b.n	8002716 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 800270c:	230f      	movs	r3, #15
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	2201      	movs	r2, #1
 8002712:	701a      	strb	r2, [r3, #0]
      break;
 8002714:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002716:	230f      	movs	r3, #15
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d15e      	bne.n	80027de <HAL_TIM_PWM_Stop_DMA+0x17a>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6839      	ldr	r1, [r7, #0]
 8002726:	2200      	movs	r2, #0
 8002728:	0018      	movs	r0, r3
 800272a:	f000 fdef 	bl	800330c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a32      	ldr	r2, [pc, #200]	@ (80027fc <HAL_TIM_PWM_Stop_DMA+0x198>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d009      	beq.n	800274c <HAL_TIM_PWM_Stop_DMA+0xe8>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a30      	ldr	r2, [pc, #192]	@ (8002800 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d004      	beq.n	800274c <HAL_TIM_PWM_Stop_DMA+0xe8>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a2f      	ldr	r2, [pc, #188]	@ (8002804 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d101      	bne.n	8002750 <HAL_TIM_PWM_Stop_DMA+0xec>
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <HAL_TIM_PWM_Stop_DMA+0xee>
 8002750:	2300      	movs	r3, #0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d013      	beq.n	800277e <HAL_TIM_PWM_Stop_DMA+0x11a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	4a2a      	ldr	r2, [pc, #168]	@ (8002808 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 800275e:	4013      	ands	r3, r2
 8002760:	d10d      	bne.n	800277e <HAL_TIM_PWM_Stop_DMA+0x11a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	4a28      	ldr	r2, [pc, #160]	@ (800280c <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 800276a:	4013      	ands	r3, r2
 800276c:	d107      	bne.n	800277e <HAL_TIM_PWM_Stop_DMA+0x11a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4925      	ldr	r1, [pc, #148]	@ (8002810 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 800277a:	400a      	ands	r2, r1
 800277c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4a20      	ldr	r2, [pc, #128]	@ (8002808 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 8002786:	4013      	ands	r3, r2
 8002788:	d10d      	bne.n	80027a6 <HAL_TIM_PWM_Stop_DMA+0x142>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a1e      	ldr	r2, [pc, #120]	@ (800280c <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 8002792:	4013      	ands	r3, r2
 8002794:	d107      	bne.n	80027a6 <HAL_TIM_PWM_Stop_DMA+0x142>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2101      	movs	r1, #1
 80027a2:	438a      	bics	r2, r1
 80027a4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d104      	bne.n	80027b6 <HAL_TIM_PWM_Stop_DMA+0x152>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	223e      	movs	r2, #62	@ 0x3e
 80027b0:	2101      	movs	r1, #1
 80027b2:	5499      	strb	r1, [r3, r2]
 80027b4:	e013      	b.n	80027de <HAL_TIM_PWM_Stop_DMA+0x17a>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	d104      	bne.n	80027c6 <HAL_TIM_PWM_Stop_DMA+0x162>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	223f      	movs	r2, #63	@ 0x3f
 80027c0:	2101      	movs	r1, #1
 80027c2:	5499      	strb	r1, [r3, r2]
 80027c4:	e00b      	b.n	80027de <HAL_TIM_PWM_Stop_DMA+0x17a>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d104      	bne.n	80027d6 <HAL_TIM_PWM_Stop_DMA+0x172>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2240      	movs	r2, #64	@ 0x40
 80027d0:	2101      	movs	r1, #1
 80027d2:	5499      	strb	r1, [r3, r2]
 80027d4:	e003      	b.n	80027de <HAL_TIM_PWM_Stop_DMA+0x17a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2241      	movs	r2, #65	@ 0x41
 80027da:	2101      	movs	r1, #1
 80027dc:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80027de:	230f      	movs	r3, #15
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	781b      	ldrb	r3, [r3, #0]
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b004      	add	sp, #16
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	fffffdff 	.word	0xfffffdff
 80027f0:	fffffbff 	.word	0xfffffbff
 80027f4:	fffff7ff 	.word	0xfffff7ff
 80027f8:	ffffefff 	.word	0xffffefff
 80027fc:	40012c00 	.word	0x40012c00
 8002800:	40014400 	.word	0x40014400
 8002804:	40014800 	.word	0x40014800
 8002808:	00001111 	.word	0x00001111
 800280c:	00000444 	.word	0x00000444
 8002810:	ffff7fff 	.word	0xffff7fff

08002814 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002820:	2317      	movs	r3, #23
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	2200      	movs	r2, #0
 8002826:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	223c      	movs	r2, #60	@ 0x3c
 800282c:	5c9b      	ldrb	r3, [r3, r2]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002832:	2302      	movs	r3, #2
 8002834:	e0ad      	b.n	8002992 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	223c      	movs	r2, #60	@ 0x3c
 800283a:	2101      	movs	r1, #1
 800283c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2b0c      	cmp	r3, #12
 8002842:	d100      	bne.n	8002846 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002844:	e076      	b.n	8002934 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2b0c      	cmp	r3, #12
 800284a:	d900      	bls.n	800284e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800284c:	e095      	b.n	800297a <HAL_TIM_PWM_ConfigChannel+0x166>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b08      	cmp	r3, #8
 8002852:	d04e      	beq.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b08      	cmp	r3, #8
 8002858:	d900      	bls.n	800285c <HAL_TIM_PWM_ConfigChannel+0x48>
 800285a:	e08e      	b.n	800297a <HAL_TIM_PWM_ConfigChannel+0x166>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_TIM_PWM_ConfigChannel+0x56>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b04      	cmp	r3, #4
 8002866:	d021      	beq.n	80028ac <HAL_TIM_PWM_ConfigChannel+0x98>
 8002868:	e087      	b.n	800297a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	0011      	movs	r1, r2
 8002872:	0018      	movs	r0, r3
 8002874:	f000 fad0 	bl	8002e18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2108      	movs	r1, #8
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2104      	movs	r1, #4
 8002894:	438a      	bics	r2, r1
 8002896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6999      	ldr	r1, [r3, #24]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	691a      	ldr	r2, [r3, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	619a      	str	r2, [r3, #24]
      break;
 80028aa:	e06b      	b.n	8002984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	0011      	movs	r1, r2
 80028b4:	0018      	movs	r0, r3
 80028b6:	f000 fb2d 	bl	8002f14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699a      	ldr	r2, [r3, #24]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2180      	movs	r1, #128	@ 0x80
 80028c6:	0109      	lsls	r1, r1, #4
 80028c8:	430a      	orrs	r2, r1
 80028ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	699a      	ldr	r2, [r3, #24]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4931      	ldr	r1, [pc, #196]	@ (800299c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80028d8:	400a      	ands	r2, r1
 80028da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6999      	ldr	r1, [r3, #24]
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	021a      	lsls	r2, r3, #8
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	619a      	str	r2, [r3, #24]
      break;
 80028f0:	e048      	b.n	8002984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	0011      	movs	r1, r2
 80028fa:	0018      	movs	r0, r3
 80028fc:	f000 fb88 	bl	8003010 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	69da      	ldr	r2, [r3, #28]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2108      	movs	r1, #8
 800290c:	430a      	orrs	r2, r1
 800290e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2104      	movs	r1, #4
 800291c:	438a      	bics	r2, r1
 800291e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	69d9      	ldr	r1, [r3, #28]
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	691a      	ldr	r2, [r3, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	61da      	str	r2, [r3, #28]
      break;
 8002932:	e027      	b.n	8002984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	0011      	movs	r1, r2
 800293c:	0018      	movs	r0, r3
 800293e:	f000 fbe7 	bl	8003110 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69da      	ldr	r2, [r3, #28]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2180      	movs	r1, #128	@ 0x80
 800294e:	0109      	lsls	r1, r1, #4
 8002950:	430a      	orrs	r2, r1
 8002952:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	69da      	ldr	r2, [r3, #28]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	490f      	ldr	r1, [pc, #60]	@ (800299c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002960:	400a      	ands	r2, r1
 8002962:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	69d9      	ldr	r1, [r3, #28]
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	021a      	lsls	r2, r3, #8
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	61da      	str	r2, [r3, #28]
      break;
 8002978:	e004      	b.n	8002984 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800297a:	2317      	movs	r3, #23
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	2201      	movs	r2, #1
 8002980:	701a      	strb	r2, [r3, #0]
      break;
 8002982:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	223c      	movs	r2, #60	@ 0x3c
 8002988:	2100      	movs	r1, #0
 800298a:	5499      	strb	r1, [r3, r2]

  return status;
 800298c:	2317      	movs	r3, #23
 800298e:	18fb      	adds	r3, r7, r3
 8002990:	781b      	ldrb	r3, [r3, #0]
}
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b006      	add	sp, #24
 8002998:	bd80      	pop	{r7, pc}
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	fffffbff 	.word	0xfffffbff

080029a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029aa:	230f      	movs	r3, #15
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	223c      	movs	r2, #60	@ 0x3c
 80029b6:	5c9b      	ldrb	r3, [r3, r2]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_TIM_ConfigClockSource+0x20>
 80029bc:	2302      	movs	r3, #2
 80029be:	e0bc      	b.n	8002b3a <HAL_TIM_ConfigClockSource+0x19a>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	223c      	movs	r2, #60	@ 0x3c
 80029c4:	2101      	movs	r1, #1
 80029c6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	223d      	movs	r2, #61	@ 0x3d
 80029cc:	2102      	movs	r1, #2
 80029ce:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2277      	movs	r2, #119	@ 0x77
 80029dc:	4393      	bics	r3, r2
 80029de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	4a58      	ldr	r2, [pc, #352]	@ (8002b44 <HAL_TIM_ConfigClockSource+0x1a4>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2280      	movs	r2, #128	@ 0x80
 80029f6:	0192      	lsls	r2, r2, #6
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d040      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0xde>
 80029fc:	2280      	movs	r2, #128	@ 0x80
 80029fe:	0192      	lsls	r2, r2, #6
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d900      	bls.n	8002a06 <HAL_TIM_ConfigClockSource+0x66>
 8002a04:	e088      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a06:	2280      	movs	r2, #128	@ 0x80
 8002a08:	0152      	lsls	r2, r2, #5
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d100      	bne.n	8002a10 <HAL_TIM_ConfigClockSource+0x70>
 8002a0e:	e088      	b.n	8002b22 <HAL_TIM_ConfigClockSource+0x182>
 8002a10:	2280      	movs	r2, #128	@ 0x80
 8002a12:	0152      	lsls	r2, r2, #5
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d900      	bls.n	8002a1a <HAL_TIM_ConfigClockSource+0x7a>
 8002a18:	e07e      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a1a:	2b70      	cmp	r3, #112	@ 0x70
 8002a1c:	d018      	beq.n	8002a50 <HAL_TIM_ConfigClockSource+0xb0>
 8002a1e:	d900      	bls.n	8002a22 <HAL_TIM_ConfigClockSource+0x82>
 8002a20:	e07a      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a22:	2b60      	cmp	r3, #96	@ 0x60
 8002a24:	d04f      	beq.n	8002ac6 <HAL_TIM_ConfigClockSource+0x126>
 8002a26:	d900      	bls.n	8002a2a <HAL_TIM_ConfigClockSource+0x8a>
 8002a28:	e076      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a2a:	2b50      	cmp	r3, #80	@ 0x50
 8002a2c:	d03b      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x106>
 8002a2e:	d900      	bls.n	8002a32 <HAL_TIM_ConfigClockSource+0x92>
 8002a30:	e072      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a32:	2b40      	cmp	r3, #64	@ 0x40
 8002a34:	d057      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x146>
 8002a36:	d900      	bls.n	8002a3a <HAL_TIM_ConfigClockSource+0x9a>
 8002a38:	e06e      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a3a:	2b30      	cmp	r3, #48	@ 0x30
 8002a3c:	d063      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x166>
 8002a3e:	d86b      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d060      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x166>
 8002a44:	d868      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d05d      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x166>
 8002a4a:	2b10      	cmp	r3, #16
 8002a4c:	d05b      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x166>
 8002a4e:	e063      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a60:	f000 fc34 	bl	80032cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2277      	movs	r2, #119	@ 0x77
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	609a      	str	r2, [r3, #8]
      break;
 8002a7c:	e052      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a8e:	f000 fc1d 	bl	80032cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2180      	movs	r1, #128	@ 0x80
 8002a9e:	01c9      	lsls	r1, r1, #7
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	609a      	str	r2, [r3, #8]
      break;
 8002aa4:	e03e      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ab2:	001a      	movs	r2, r3
 8002ab4:	f000 fb90 	bl	80031d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2150      	movs	r1, #80	@ 0x50
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fbea 	bl	8003298 <TIM_ITRx_SetConfig>
      break;
 8002ac4:	e02e      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ad2:	001a      	movs	r2, r3
 8002ad4:	f000 fbae 	bl	8003234 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2160      	movs	r1, #96	@ 0x60
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f000 fbda 	bl	8003298 <TIM_ITRx_SetConfig>
      break;
 8002ae4:	e01e      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002af2:	001a      	movs	r2, r3
 8002af4:	f000 fb70 	bl	80031d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2140      	movs	r1, #64	@ 0x40
 8002afe:	0018      	movs	r0, r3
 8002b00:	f000 fbca 	bl	8003298 <TIM_ITRx_SetConfig>
      break;
 8002b04:	e00e      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0019      	movs	r1, r3
 8002b10:	0010      	movs	r0, r2
 8002b12:	f000 fbc1 	bl	8003298 <TIM_ITRx_SetConfig>
      break;
 8002b16:	e005      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002b18:	230f      	movs	r3, #15
 8002b1a:	18fb      	adds	r3, r7, r3
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]
      break;
 8002b20:	e000      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002b22:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	223d      	movs	r2, #61	@ 0x3d
 8002b28:	2101      	movs	r1, #1
 8002b2a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	223c      	movs	r2, #60	@ 0x3c
 8002b30:	2100      	movs	r1, #0
 8002b32:	5499      	strb	r1, [r3, r2]

  return status;
 8002b34:	230f      	movs	r3, #15
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	781b      	ldrb	r3, [r3, #0]
}
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b004      	add	sp, #16
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	ffff00ff 	.word	0xffff00ff

08002b48 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002b50:	46c0      	nop			@ (mov r8, r8)
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b002      	add	sp, #8
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002b60:	46c0      	nop			@ (mov r8, r8)
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b002      	add	sp, #8
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d107      	bne.n	8002b90 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2201      	movs	r2, #1
 8002b84:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	223e      	movs	r2, #62	@ 0x3e
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	5499      	strb	r1, [r3, r2]
 8002b8e:	e02a      	b.n	8002be6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d107      	bne.n	8002baa <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	223f      	movs	r2, #63	@ 0x3f
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	5499      	strb	r1, [r3, r2]
 8002ba8:	e01d      	b.n	8002be6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d107      	bne.n	8002bc4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2204      	movs	r2, #4
 8002bb8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2240      	movs	r2, #64	@ 0x40
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	5499      	strb	r1, [r3, r2]
 8002bc2:	e010      	b.n	8002be6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d107      	bne.n	8002bde <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2208      	movs	r2, #8
 8002bd2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2241      	movs	r2, #65	@ 0x41
 8002bd8:	2101      	movs	r1, #1
 8002bda:	5499      	strb	r1, [r3, r2]
 8002bdc:	e003      	b.n	8002be6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	223d      	movs	r2, #61	@ 0x3d
 8002be2:	2101      	movs	r1, #1
 8002be4:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7ff ffb5 	bl	8002b58 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
}
 8002bf4:	46c0      	nop			@ (mov r8, r8)
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	b004      	add	sp, #16
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d10b      	bne.n	8002c2c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2201      	movs	r2, #1
 8002c18:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d136      	bne.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	223e      	movs	r2, #62	@ 0x3e
 8002c26:	2101      	movs	r1, #1
 8002c28:	5499      	strb	r1, [r3, r2]
 8002c2a:	e031      	b.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d10b      	bne.n	8002c4e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d125      	bne.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	223f      	movs	r2, #63	@ 0x3f
 8002c48:	2101      	movs	r1, #1
 8002c4a:	5499      	strb	r1, [r3, r2]
 8002c4c:	e020      	b.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d10b      	bne.n	8002c70 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d114      	bne.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2240      	movs	r2, #64	@ 0x40
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	5499      	strb	r1, [r3, r2]
 8002c6e:	e00f      	b.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d10a      	bne.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2208      	movs	r2, #8
 8002c7e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d103      	bne.n	8002c90 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2241      	movs	r2, #65	@ 0x41
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	0018      	movs	r0, r3
 8002c94:	f7fd fbae 	bl	80003f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	771a      	strb	r2, [r3, #28]
}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b004      	add	sp, #16
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d103      	bne.n	8002cc6 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	771a      	strb	r2, [r3, #28]
 8002cc4:	e019      	b.n	8002cfa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d103      	bne.n	8002cd8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	771a      	strb	r2, [r3, #28]
 8002cd6:	e010      	b.n	8002cfa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d103      	bne.n	8002cea <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	771a      	strb	r2, [r3, #28]
 8002ce8:	e007      	b.n	8002cfa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d102      	bne.n	8002cfa <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2208      	movs	r2, #8
 8002cf8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f7ff ff23 	bl	8002b48 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	771a      	strb	r2, [r3, #28]
}
 8002d08:	46c0      	nop			@ (mov r8, r8)
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b004      	add	sp, #16
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a37      	ldr	r2, [pc, #220]	@ (8002e00 <TIM_Base_SetConfig+0xf0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d008      	beq.n	8002d3a <TIM_Base_SetConfig+0x2a>
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	2380      	movs	r3, #128	@ 0x80
 8002d2c:	05db      	lsls	r3, r3, #23
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x2a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a33      	ldr	r2, [pc, #204]	@ (8002e04 <TIM_Base_SetConfig+0xf4>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d108      	bne.n	8002d4c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2270      	movs	r2, #112	@ 0x70
 8002d3e:	4393      	bics	r3, r2
 8002d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002e00 <TIM_Base_SetConfig+0xf0>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d014      	beq.n	8002d7e <TIM_Base_SetConfig+0x6e>
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	2380      	movs	r3, #128	@ 0x80
 8002d58:	05db      	lsls	r3, r3, #23
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d00f      	beq.n	8002d7e <TIM_Base_SetConfig+0x6e>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a28      	ldr	r2, [pc, #160]	@ (8002e04 <TIM_Base_SetConfig+0xf4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00b      	beq.n	8002d7e <TIM_Base_SetConfig+0x6e>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a27      	ldr	r2, [pc, #156]	@ (8002e08 <TIM_Base_SetConfig+0xf8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d007      	beq.n	8002d7e <TIM_Base_SetConfig+0x6e>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a26      	ldr	r2, [pc, #152]	@ (8002e0c <TIM_Base_SetConfig+0xfc>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d003      	beq.n	8002d7e <TIM_Base_SetConfig+0x6e>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a25      	ldr	r2, [pc, #148]	@ (8002e10 <TIM_Base_SetConfig+0x100>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d108      	bne.n	8002d90 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	4a24      	ldr	r2, [pc, #144]	@ (8002e14 <TIM_Base_SetConfig+0x104>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2280      	movs	r2, #128	@ 0x80
 8002d94:	4393      	bics	r3, r2
 8002d96:	001a      	movs	r2, r3
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a11      	ldr	r2, [pc, #68]	@ (8002e00 <TIM_Base_SetConfig+0xf0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d007      	beq.n	8002dce <TIM_Base_SetConfig+0xbe>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a12      	ldr	r2, [pc, #72]	@ (8002e0c <TIM_Base_SetConfig+0xfc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d003      	beq.n	8002dce <TIM_Base_SetConfig+0xbe>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a11      	ldr	r2, [pc, #68]	@ (8002e10 <TIM_Base_SetConfig+0x100>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d103      	bne.n	8002dd6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2201      	movs	r2, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d106      	bne.n	8002df6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2201      	movs	r2, #1
 8002dee:	4393      	bics	r3, r2
 8002df0:	001a      	movs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	611a      	str	r2, [r3, #16]
  }
}
 8002df6:	46c0      	nop			@ (mov r8, r8)
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b004      	add	sp, #16
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	40012c00 	.word	0x40012c00
 8002e04:	40000400 	.word	0x40000400
 8002e08:	40002000 	.word	0x40002000
 8002e0c:	40014400 	.word	0x40014400
 8002e10:	40014800 	.word	0x40014800
 8002e14:	fffffcff 	.word	0xfffffcff

08002e18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4393      	bics	r3, r2
 8002e30:	001a      	movs	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2270      	movs	r2, #112	@ 0x70
 8002e46:	4393      	bics	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	4393      	bics	r3, r2
 8002e50:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	4393      	bics	r3, r2
 8002e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a23      	ldr	r2, [pc, #140]	@ (8002f00 <TIM_OC1_SetConfig+0xe8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d007      	beq.n	8002e86 <TIM_OC1_SetConfig+0x6e>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a22      	ldr	r2, [pc, #136]	@ (8002f04 <TIM_OC1_SetConfig+0xec>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d003      	beq.n	8002e86 <TIM_OC1_SetConfig+0x6e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a21      	ldr	r2, [pc, #132]	@ (8002f08 <TIM_OC1_SetConfig+0xf0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d10c      	bne.n	8002ea0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	2208      	movs	r2, #8
 8002e8a:	4393      	bics	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	4393      	bics	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a17      	ldr	r2, [pc, #92]	@ (8002f00 <TIM_OC1_SetConfig+0xe8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d007      	beq.n	8002eb8 <TIM_OC1_SetConfig+0xa0>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a16      	ldr	r2, [pc, #88]	@ (8002f04 <TIM_OC1_SetConfig+0xec>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d003      	beq.n	8002eb8 <TIM_OC1_SetConfig+0xa0>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a15      	ldr	r2, [pc, #84]	@ (8002f08 <TIM_OC1_SetConfig+0xf0>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d111      	bne.n	8002edc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	4a14      	ldr	r2, [pc, #80]	@ (8002f0c <TIM_OC1_SetConfig+0xf4>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4a13      	ldr	r2, [pc, #76]	@ (8002f10 <TIM_OC1_SetConfig+0xf8>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	621a      	str	r2, [r3, #32]
}
 8002ef6:	46c0      	nop			@ (mov r8, r8)
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	b006      	add	sp, #24
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	40012c00 	.word	0x40012c00
 8002f04:	40014400 	.word	0x40014400
 8002f08:	40014800 	.word	0x40014800
 8002f0c:	fffffeff 	.word	0xfffffeff
 8002f10:	fffffdff 	.word	0xfffffdff

08002f14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	2210      	movs	r2, #16
 8002f2a:	4393      	bics	r3, r2
 8002f2c:	001a      	movs	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff4 <TIM_OC2_SetConfig+0xe0>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff8 <TIM_OC2_SetConfig+0xe4>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	021b      	lsls	r3, r3, #8
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	4393      	bics	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a22      	ldr	r2, [pc, #136]	@ (8002ffc <TIM_OC2_SetConfig+0xe8>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d10d      	bne.n	8002f92 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2280      	movs	r2, #128	@ 0x80
 8002f7a:	4393      	bics	r3, r2
 8002f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2240      	movs	r2, #64	@ 0x40
 8002f8e:	4393      	bics	r3, r2
 8002f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <TIM_OC2_SetConfig+0xe8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d007      	beq.n	8002faa <TIM_OC2_SetConfig+0x96>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <TIM_OC2_SetConfig+0xec>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d003      	beq.n	8002faa <TIM_OC2_SetConfig+0x96>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a17      	ldr	r2, [pc, #92]	@ (8003004 <TIM_OC2_SetConfig+0xf0>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d113      	bne.n	8002fd2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4a16      	ldr	r2, [pc, #88]	@ (8003008 <TIM_OC2_SetConfig+0xf4>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	4a15      	ldr	r2, [pc, #84]	@ (800300c <TIM_OC2_SetConfig+0xf8>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	621a      	str	r2, [r3, #32]
}
 8002fec:	46c0      	nop			@ (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b006      	add	sp, #24
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	ffff8fff 	.word	0xffff8fff
 8002ff8:	fffffcff 	.word	0xfffffcff
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40014400 	.word	0x40014400
 8003004:	40014800 	.word	0x40014800
 8003008:	fffffbff 	.word	0xfffffbff
 800300c:	fffff7ff 	.word	0xfffff7ff

08003010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b086      	sub	sp, #24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4a31      	ldr	r2, [pc, #196]	@ (80030ec <TIM_OC3_SetConfig+0xdc>)
 8003026:	401a      	ands	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2270      	movs	r2, #112	@ 0x70
 800303c:	4393      	bics	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2203      	movs	r2, #3
 8003044:	4393      	bics	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	4a26      	ldr	r2, [pc, #152]	@ (80030f0 <TIM_OC3_SetConfig+0xe0>)
 8003056:	4013      	ands	r3, r2
 8003058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	4313      	orrs	r3, r2
 8003064:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a22      	ldr	r2, [pc, #136]	@ (80030f4 <TIM_OC3_SetConfig+0xe4>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d10d      	bne.n	800308a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	4a21      	ldr	r2, [pc, #132]	@ (80030f8 <TIM_OC3_SetConfig+0xe8>)
 8003072:	4013      	ands	r3, r2
 8003074:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	021b      	lsls	r3, r3, #8
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	4313      	orrs	r3, r2
 8003080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	4a1d      	ldr	r2, [pc, #116]	@ (80030fc <TIM_OC3_SetConfig+0xec>)
 8003086:	4013      	ands	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a19      	ldr	r2, [pc, #100]	@ (80030f4 <TIM_OC3_SetConfig+0xe4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d007      	beq.n	80030a2 <TIM_OC3_SetConfig+0x92>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a1a      	ldr	r2, [pc, #104]	@ (8003100 <TIM_OC3_SetConfig+0xf0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d003      	beq.n	80030a2 <TIM_OC3_SetConfig+0x92>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a19      	ldr	r2, [pc, #100]	@ (8003104 <TIM_OC3_SetConfig+0xf4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d113      	bne.n	80030ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4a18      	ldr	r2, [pc, #96]	@ (8003108 <TIM_OC3_SetConfig+0xf8>)
 80030a6:	4013      	ands	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4a17      	ldr	r2, [pc, #92]	@ (800310c <TIM_OC3_SetConfig+0xfc>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	011b      	lsls	r3, r3, #4
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	621a      	str	r2, [r3, #32]
}
 80030e4:	46c0      	nop			@ (mov r8, r8)
 80030e6:	46bd      	mov	sp, r7
 80030e8:	b006      	add	sp, #24
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	fffffeff 	.word	0xfffffeff
 80030f0:	fffffdff 	.word	0xfffffdff
 80030f4:	40012c00 	.word	0x40012c00
 80030f8:	fffff7ff 	.word	0xfffff7ff
 80030fc:	fffffbff 	.word	0xfffffbff
 8003100:	40014400 	.word	0x40014400
 8003104:	40014800 	.word	0x40014800
 8003108:	ffffefff 	.word	0xffffefff
 800310c:	ffffdfff 	.word	0xffffdfff

08003110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4a24      	ldr	r2, [pc, #144]	@ (80031b8 <TIM_OC4_SetConfig+0xa8>)
 8003126:	401a      	ands	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4a20      	ldr	r2, [pc, #128]	@ (80031bc <TIM_OC4_SetConfig+0xac>)
 800313c:	4013      	ands	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4a1f      	ldr	r2, [pc, #124]	@ (80031c0 <TIM_OC4_SetConfig+0xb0>)
 8003144:	4013      	ands	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	021b      	lsls	r3, r3, #8
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	4313      	orrs	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4a1b      	ldr	r2, [pc, #108]	@ (80031c4 <TIM_OC4_SetConfig+0xb4>)
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	031b      	lsls	r3, r3, #12
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a17      	ldr	r2, [pc, #92]	@ (80031c8 <TIM_OC4_SetConfig+0xb8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d007      	beq.n	8003180 <TIM_OC4_SetConfig+0x70>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a16      	ldr	r2, [pc, #88]	@ (80031cc <TIM_OC4_SetConfig+0xbc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d003      	beq.n	8003180 <TIM_OC4_SetConfig+0x70>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a15      	ldr	r2, [pc, #84]	@ (80031d0 <TIM_OC4_SetConfig+0xc0>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d109      	bne.n	8003194 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	4a14      	ldr	r2, [pc, #80]	@ (80031d4 <TIM_OC4_SetConfig+0xc4>)
 8003184:	4013      	ands	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4313      	orrs	r3, r2
 8003192:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	621a      	str	r2, [r3, #32]
}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	46bd      	mov	sp, r7
 80031b2:	b006      	add	sp, #24
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	46c0      	nop			@ (mov r8, r8)
 80031b8:	ffffefff 	.word	0xffffefff
 80031bc:	ffff8fff 	.word	0xffff8fff
 80031c0:	fffffcff 	.word	0xfffffcff
 80031c4:	ffffdfff 	.word	0xffffdfff
 80031c8:	40012c00 	.word	0x40012c00
 80031cc:	40014400 	.word	0x40014400
 80031d0:	40014800 	.word	0x40014800
 80031d4:	ffffbfff 	.word	0xffffbfff

080031d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	2201      	movs	r2, #1
 80031f0:	4393      	bics	r3, r2
 80031f2:	001a      	movs	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	22f0      	movs	r2, #240	@ 0xf0
 8003202:	4393      	bics	r3, r2
 8003204:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	220a      	movs	r2, #10
 8003214:	4393      	bics	r3, r2
 8003216:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	621a      	str	r2, [r3, #32]
}
 800322c:	46c0      	nop			@ (mov r8, r8)
 800322e:	46bd      	mov	sp, r7
 8003230:	b006      	add	sp, #24
 8003232:	bd80      	pop	{r7, pc}

08003234 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	2210      	movs	r2, #16
 800324c:	4393      	bics	r3, r2
 800324e:	001a      	movs	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4a0d      	ldr	r2, [pc, #52]	@ (8003294 <TIM_TI2_ConfigInputStage+0x60>)
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	031b      	lsls	r3, r3, #12
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	22a0      	movs	r2, #160	@ 0xa0
 8003270:	4393      	bics	r3, r2
 8003272:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	4313      	orrs	r3, r2
 800327c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	621a      	str	r2, [r3, #32]
}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	46bd      	mov	sp, r7
 800328e:	b006      	add	sp, #24
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	ffff0fff 	.word	0xffff0fff

08003298 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2270      	movs	r2, #112	@ 0x70
 80032ac:	4393      	bics	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	2207      	movs	r2, #7
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	609a      	str	r2, [r3, #8]
}
 80032c2:	46c0      	nop			@ (mov r8, r8)
 80032c4:	46bd      	mov	sp, r7
 80032c6:	b004      	add	sp, #16
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	4a09      	ldr	r2, [pc, #36]	@ (8003308 <TIM_ETR_SetConfig+0x3c>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	021a      	lsls	r2, r3, #8
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	609a      	str	r2, [r3, #8]
}
 8003300:	46c0      	nop			@ (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	b006      	add	sp, #24
 8003306:	bd80      	pop	{r7, pc}
 8003308:	ffff00ff 	.word	0xffff00ff

0800330c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	221f      	movs	r2, #31
 800331c:	4013      	ands	r3, r2
 800331e:	2201      	movs	r2, #1
 8003320:	409a      	lsls	r2, r3
 8003322:	0013      	movs	r3, r2
 8003324:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	43d2      	mvns	r2, r2
 800332e:	401a      	ands	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a1a      	ldr	r2, [r3, #32]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	211f      	movs	r1, #31
 800333c:	400b      	ands	r3, r1
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4099      	lsls	r1, r3
 8003342:	000b      	movs	r3, r1
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	621a      	str	r2, [r3, #32]
}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b006      	add	sp, #24
 8003350:	bd80      	pop	{r7, pc}
	...

08003354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	223c      	movs	r2, #60	@ 0x3c
 8003362:	5c9b      	ldrb	r3, [r3, r2]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003368:	2302      	movs	r3, #2
 800336a:	e042      	b.n	80033f2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	223c      	movs	r2, #60	@ 0x3c
 8003370:	2101      	movs	r1, #1
 8003372:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	223d      	movs	r2, #61	@ 0x3d
 8003378:	2102      	movs	r1, #2
 800337a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2270      	movs	r2, #112	@ 0x70
 8003390:	4393      	bics	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	4313      	orrs	r3, r2
 800339c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a14      	ldr	r2, [pc, #80]	@ (80033fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00a      	beq.n	80033c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	2380      	movs	r3, #128	@ 0x80
 80033b6:	05db      	lsls	r3, r3, #23
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d004      	beq.n	80033c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a0f      	ldr	r2, [pc, #60]	@ (8003400 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d10c      	bne.n	80033e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2280      	movs	r2, #128	@ 0x80
 80033ca:	4393      	bics	r3, r2
 80033cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	223d      	movs	r2, #61	@ 0x3d
 80033e4:	2101      	movs	r1, #1
 80033e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	223c      	movs	r2, #60	@ 0x3c
 80033ec:	2100      	movs	r1, #0
 80033ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	0018      	movs	r0, r3
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b004      	add	sp, #16
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			@ (mov r8, r8)
 80033fc:	40012c00 	.word	0x40012c00
 8003400:	40000400 	.word	0x40000400

08003404 <memset>:
 8003404:	0003      	movs	r3, r0
 8003406:	1882      	adds	r2, r0, r2
 8003408:	4293      	cmp	r3, r2
 800340a:	d100      	bne.n	800340e <memset+0xa>
 800340c:	4770      	bx	lr
 800340e:	7019      	strb	r1, [r3, #0]
 8003410:	3301      	adds	r3, #1
 8003412:	e7f9      	b.n	8003408 <memset+0x4>

08003414 <__libc_init_array>:
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	2600      	movs	r6, #0
 8003418:	4c0c      	ldr	r4, [pc, #48]	@ (800344c <__libc_init_array+0x38>)
 800341a:	4d0d      	ldr	r5, [pc, #52]	@ (8003450 <__libc_init_array+0x3c>)
 800341c:	1b64      	subs	r4, r4, r5
 800341e:	10a4      	asrs	r4, r4, #2
 8003420:	42a6      	cmp	r6, r4
 8003422:	d109      	bne.n	8003438 <__libc_init_array+0x24>
 8003424:	2600      	movs	r6, #0
 8003426:	f000 f819 	bl	800345c <_init>
 800342a:	4c0a      	ldr	r4, [pc, #40]	@ (8003454 <__libc_init_array+0x40>)
 800342c:	4d0a      	ldr	r5, [pc, #40]	@ (8003458 <__libc_init_array+0x44>)
 800342e:	1b64      	subs	r4, r4, r5
 8003430:	10a4      	asrs	r4, r4, #2
 8003432:	42a6      	cmp	r6, r4
 8003434:	d105      	bne.n	8003442 <__libc_init_array+0x2e>
 8003436:	bd70      	pop	{r4, r5, r6, pc}
 8003438:	00b3      	lsls	r3, r6, #2
 800343a:	58eb      	ldr	r3, [r5, r3]
 800343c:	4798      	blx	r3
 800343e:	3601      	adds	r6, #1
 8003440:	e7ee      	b.n	8003420 <__libc_init_array+0xc>
 8003442:	00b3      	lsls	r3, r6, #2
 8003444:	58eb      	ldr	r3, [r5, r3]
 8003446:	4798      	blx	r3
 8003448:	3601      	adds	r6, #1
 800344a:	e7f2      	b.n	8003432 <__libc_init_array+0x1e>
 800344c:	080034c8 	.word	0x080034c8
 8003450:	080034c8 	.word	0x080034c8
 8003454:	080034cc 	.word	0x080034cc
 8003458:	080034c8 	.word	0x080034c8

0800345c <_init>:
 800345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345e:	46c0      	nop			@ (mov r8, r8)
 8003460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003462:	bc08      	pop	{r3}
 8003464:	469e      	mov	lr, r3
 8003466:	4770      	bx	lr

08003468 <_fini>:
 8003468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346e:	bc08      	pop	{r3}
 8003470:	469e      	mov	lr, r3
 8003472:	4770      	bx	lr
