; expect: f20f5dc0f20f5dc1f2410f5dc7f20f5dc8f20f5dc9f2410f5dcff2440f5df8f2440f5df9f2450f5dfff20f5d042500000000f20f5d0425ff000000f20f5d05f8fffffff20f5d05f7000000f20f5d05f7ff0000f20f5d00f20f5d00f20f5d80ffff0000f2410f5d87ffff0000f20f5d0430f20f5d8430ffff0000f2410f5d8437ffff0000f2420f5d8438ffff0000f20f5d8470f2ff0f00f20f5d84b0f4ff0f00f20f5d84f0f8ff0f00f20f5d84c4f8ff0f00f2410f5d84c7f8ff0f00f2420f5d84fcf8ff0f00f2430f5d84fef8ff0f00f20f5d0c2500000000f20f5d0c25ff000000f20f5d0df8fffffff20f5d0df7000000f20f5d0df7ff0000f20f5d08f20f5d08f20f5d88ffff0000f2410f5d8fffff0000f20f5d0c30f20f5d8c30ffff0000f2410f5d8c37ffff0000f2420f5d8c38ffff0000f20f5d8c70f2ff0f00f20f5d8cb0f4ff0f00f20f5d8cf0f8ff0f00f20f5d8cc4f8ff0f00f2410f5d8cc7f8ff0f00f2420f5d8cfcf8ff0f00f2430f5d8cfef8ff0f00f2440f5d3c2500000000f2440f5d3c25ff000000f2440f5d3df7fffffff2440f5d3df6000000f2440f5d3df6ff0000f2440f5d38f2440f5d38f2440f5db8ffff0000f2450f5dbfffff0000f2440f5d3c30f2440f5dbc30ffff0000f2450f5dbc37ffff0000f2460f5dbc38ffff0000f2440f5dbc70f2ff0f00f2440f5dbcb0f4ff0f00f2440f5dbcf0f8ff0f00f2440f5dbcc4f8ff0f00f2450f5dbcc7f8ff0f00f2460f5dbcfcf8ff0f00f2470f5dbcfef8ff0f00

bits 64

minsd xmm0, xmm0
minsd xmm0, xmm1
minsd xmm0, xmm15
minsd xmm1, xmm0
minsd xmm1, xmm1
minsd xmm1, xmm15
minsd xmm15, xmm0
minsd xmm15, xmm1
minsd xmm15, xmm15
minsd xmm0, qword [0x0]
minsd xmm0, qword [0xFF]
minsd xmm0, qword [rel $ + 0x0]
minsd xmm0, qword [rel $ + 0xFF]
minsd xmm0, qword [rel $ + 0xFFFF]
minsd xmm0, qword [rax]
minsd xmm0, qword [rax + 0x0]
minsd xmm0, qword [rax + 0xFFFF]
minsd xmm0, qword [r15 + 0xFFFF]
minsd xmm0, qword [rax + rsi * 1  + 0x0]
minsd xmm0, qword [rax + rsi + 0xFFFF]
minsd xmm0, qword [r15 + rsi + 0xFFFF]
minsd xmm0, qword [rax + r15 + 0xFFFF]
minsd xmm0, qword [rax + rsi * 2 + 0xFFFF2]
minsd xmm0, qword [rax + rsi * 4 + 0xFFFF4]
minsd xmm0, qword [rax + rsi * 8 + 0xFFFF8]
minsd xmm0, qword [rsp + rax * 8 + 0xFFFF8]
minsd xmm0, qword [r15 + rax * 8 + 0xFFFF8]
minsd xmm0, qword [rsp + r15 * 8 + 0xFFFF8]
minsd xmm0, qword [r14 + r15 * 8 + 0xFFFF8]
minsd xmm1, qword [0x0]
minsd xmm1, qword [0xFF]
minsd xmm1, qword [rel $ + 0x0]
minsd xmm1, qword [rel $ + 0xFF]
minsd xmm1, qword [rel $ + 0xFFFF]
minsd xmm1, qword [rax]
minsd xmm1, qword [rax + 0x0]
minsd xmm1, qword [rax + 0xFFFF]
minsd xmm1, qword [r15 + 0xFFFF]
minsd xmm1, qword [rax + rsi * 1  + 0x0]
minsd xmm1, qword [rax + rsi + 0xFFFF]
minsd xmm1, qword [r15 + rsi + 0xFFFF]
minsd xmm1, qword [rax + r15 + 0xFFFF]
minsd xmm1, qword [rax + rsi * 2 + 0xFFFF2]
minsd xmm1, qword [rax + rsi * 4 + 0xFFFF4]
minsd xmm1, qword [rax + rsi * 8 + 0xFFFF8]
minsd xmm1, qword [rsp + rax * 8 + 0xFFFF8]
minsd xmm1, qword [r15 + rax * 8 + 0xFFFF8]
minsd xmm1, qword [rsp + r15 * 8 + 0xFFFF8]
minsd xmm1, qword [r14 + r15 * 8 + 0xFFFF8]
minsd xmm15, qword [0x0]
minsd xmm15, qword [0xFF]
minsd xmm15, qword [rel $ + 0x0]
minsd xmm15, qword [rel $ + 0xFF]
minsd xmm15, qword [rel $ + 0xFFFF]
minsd xmm15, qword [rax]
minsd xmm15, qword [rax + 0x0]
minsd xmm15, qword [rax + 0xFFFF]
minsd xmm15, qword [r15 + 0xFFFF]
minsd xmm15, qword [rax + rsi * 1  + 0x0]
minsd xmm15, qword [rax + rsi + 0xFFFF]
minsd xmm15, qword [r15 + rsi + 0xFFFF]
minsd xmm15, qword [rax + r15 + 0xFFFF]
minsd xmm15, qword [rax + rsi * 2 + 0xFFFF2]
minsd xmm15, qword [rax + rsi * 4 + 0xFFFF4]
minsd xmm15, qword [rax + rsi * 8 + 0xFFFF8]
minsd xmm15, qword [rsp + rax * 8 + 0xFFFF8]
minsd xmm15, qword [r15 + rax * 8 + 0xFFFF8]
minsd xmm15, qword [rsp + r15 * 8 + 0xFFFF8]
minsd xmm15, qword [r14 + r15 * 8 + 0xFFFF8]
