#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 28 17:00:38 2025
# Process ID: 5935
# Current directory: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1
# Command line: vivado -log design_1_auto_cc_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_1.tcl
# Log file: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/design_1_auto_cc_1.vds
# Journal file: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/vivado.jou
# Running On: DESKTOP-1CQ16CU, OS: Linux, CPU Frequency: 3686.399 MHz, CPU Physical cores: 8, Host memory: 20973 MB
#-----------------------------------------------------------
source design_1_auto_cc_1.tcl -notrace
INFO: Dispatch client connection id - 40991
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:06 . Memory (MB): peak = 2913.906 ; gain = 0.000 ; free physical = 10488 ; free virtual = 20297
Command: synth_design -top design_1_auto_cc_1 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6022
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3050.734 ; gain = 136.828 ; free physical = 11014 ; free virtual = 20822
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axi_clock_converter' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_25_axic_sample_cycle_ratio' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:358]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axic_sample_cycle_ratio' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:358]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_25_axi_clock_converter' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:653]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-6014] Unused sequential element gen_sync_clock_converter.m_tstorage_r_reg was removed.  [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v:221]
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE_EARLY in module axi_clock_converter_v2_1_25_axic_sync_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAMPLE_CYCLE_EARLY in module axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3206.641 ; gain = 292.734 ; free physical = 10124 ; free virtual = 19932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.453 ; gain = 310.547 ; free physical = 10124 ; free virtual = 19932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.453 ; gain = 310.547 ; free physical = 10124 ; free virtual = 19932
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.453 ; gain = 0.000 ; free physical = 10120 ; free virtual = 19928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.141 ; gain = 0.000 ; free physical = 10032 ; free virtual = 19840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3321.141 ; gain = 0.000 ; free physical = 10011 ; free virtual = 19820
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3321.141 ; gain = 407.234 ; free physical = 9880 ; free virtual = 19688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3321.141 ; gain = 407.234 ; free physical = 9883 ; free virtual = 19692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3321.141 ; gain = 407.234 ; free physical = 10005 ; free virtual = 19813
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_sync_clock_converter.state_reg' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    ZERO |                               01 |                               10
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    ZERO |                               01 |                               10
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 |                               00
                    ZERO |                              010 |                               10
                     TWO |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'one-hot' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 |                               00
                    ZERO |                              010 |                               10
                     TWO |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_sync_clock_converter.state_reg' using encoding 'one-hot' in module 'axi_clock_converter_v2_1_25_axic_sync_clock_converter__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.141 ; gain = 407.234 ; free physical = 9786 ; free virtual = 19594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   3 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_clock_converter_v2_1_25_axi_clock_converter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3321.141 ; gain = 407.234 ; free physical = 9685 ; free virtual = 19493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 3585.664 ; gain = 671.758 ; free physical = 8685 ; free virtual = 18493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 3605.695 ; gain = 691.789 ; free physical = 8692 ; free virtual = 18501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8681 ; free virtual = 18490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8684 ; free virtual = 18492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8683 ; free virtual = 18491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8682 ; free virtual = 18490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8682 ; free virtual = 18490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8681 ; free virtual = 18490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8681 ; free virtual = 18489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     1|
|4     |LUT4 |     8|
|5     |LUT5 |     8|
|6     |LUT6 |    12|
|7     |FDRE |   135|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.727 ; gain = 702.820 ; free physical = 8680 ; free virtual = 18488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 3616.727 ; gain = 606.133 ; free physical = 8717 ; free virtual = 18525
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3616.734 ; gain = 702.820 ; free physical = 8809 ; free virtual = 18618
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.695 ; gain = 0.000 ; free physical = 8773 ; free virtual = 18581
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3641.570 ; gain = 0.000 ; free physical = 8681 ; free virtual = 18489
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28167946
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3641.570 ; gain = 727.664 ; free physical = 8870 ; free virtual = 18678
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/design_1_auto_cc_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_cc_1, cache-ID = 181bb328f7b9cf11
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1/design_1_auto_cc_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_cc_1_utilization_synth.rpt -pb design_1_auto_cc_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 17:01:52 2025...
