// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_ds1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v385_address0,
        v385_ce0,
        v385_q0,
        v561_address0,
        v561_ce0,
        v561_q0,
        v562_address0,
        v562_ce0,
        v562_q0,
        v388_address0,
        v388_ce0,
        v388_we0,
        v388_d0,
        grp_fu_274_p_din0,
        grp_fu_274_p_din1,
        grp_fu_274_p_opcode,
        grp_fu_274_p_dout0,
        grp_fu_274_p_ce,
        grp_fu_278_p_din0,
        grp_fu_278_p_din1,
        grp_fu_278_p_opcode,
        grp_fu_278_p_dout0,
        grp_fu_278_p_ce,
        grp_fu_282_p_din0,
        grp_fu_282_p_din1,
        grp_fu_282_p_opcode,
        grp_fu_282_p_dout0,
        grp_fu_282_p_ce,
        grp_fu_290_p_din0,
        grp_fu_290_p_din1,
        grp_fu_290_p_dout0,
        grp_fu_290_p_ce,
        grp_fu_298_p_din0,
        grp_fu_298_p_din1,
        grp_fu_298_p_dout0,
        grp_fu_298_p_ce,
        grp_fu_286_p_din0,
        grp_fu_286_p_din1,
        grp_fu_286_p_dout0,
        grp_fu_286_p_ce,
        grp_fu_294_p_din0,
        grp_fu_294_p_din1,
        grp_fu_294_p_dout0,
        grp_fu_294_p_ce,
        grp_fu_305_p_din0,
        grp_fu_305_p_din1,
        grp_fu_305_p_opcode,
        grp_fu_305_p_dout0,
        grp_fu_305_p_ce,
        grp_fu_302_p_din0,
        grp_fu_302_p_dout0,
        grp_fu_302_p_ce
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v385_address0;
output   v385_ce0;
input  [31:0] v385_q0;
output  [21:0] v561_address0;
output   v561_ce0;
input  [31:0] v561_q0;
output  [11:0] v562_address0;
output   v562_ce0;
input  [31:0] v562_q0;
output  [15:0] v388_address0;
output   v388_ce0;
output   v388_we0;
output  [31:0] v388_d0;
output  [31:0] grp_fu_274_p_din0;
output  [31:0] grp_fu_274_p_din1;
output  [4:0] grp_fu_274_p_opcode;
input  [0:0] grp_fu_274_p_dout0;
output   grp_fu_274_p_ce;
output  [31:0] grp_fu_278_p_din0;
output  [31:0] grp_fu_278_p_din1;
output  [4:0] grp_fu_278_p_opcode;
input  [0:0] grp_fu_278_p_dout0;
output   grp_fu_278_p_ce;
output  [31:0] grp_fu_282_p_din0;
output  [31:0] grp_fu_282_p_din1;
output  [4:0] grp_fu_282_p_opcode;
input  [0:0] grp_fu_282_p_dout0;
output   grp_fu_282_p_ce;
output  [31:0] grp_fu_290_p_din0;
output  [31:0] grp_fu_290_p_din1;
input  [31:0] grp_fu_290_p_dout0;
output   grp_fu_290_p_ce;
output  [31:0] grp_fu_298_p_din0;
output  [31:0] grp_fu_298_p_din1;
input  [31:0] grp_fu_298_p_dout0;
output   grp_fu_298_p_ce;
output  [31:0] grp_fu_286_p_din0;
output  [31:0] grp_fu_286_p_din1;
input  [31:0] grp_fu_286_p_dout0;
output   grp_fu_286_p_ce;
output  [31:0] grp_fu_294_p_din0;
output  [31:0] grp_fu_294_p_din1;
input  [31:0] grp_fu_294_p_dout0;
output   grp_fu_294_p_ce;
output  [31:0] grp_fu_305_p_din0;
output  [31:0] grp_fu_305_p_din1;
output  [0:0] grp_fu_305_p_opcode;
input  [31:0] grp_fu_305_p_dout0;
output   grp_fu_305_p_ce;
output  [31:0] grp_fu_302_p_din0;
input  [31:0] grp_fu_302_p_dout0;
output   grp_fu_302_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] v385_address0;
reg v385_ce0;
reg[21:0] v561_address0;
reg v561_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i32_1_reg_524;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln662_fu_252_p2;
wire   [31:0] max_inp2_q0;
reg   [31:0] max_inp2_load_reg_546;
wire    ap_CS_fsm_state4;
wire   [13:0] sub_ln664_fu_297_p2;
reg   [13:0] sub_ln664_reg_551;
wire    ap_CS_fsm_state5;
reg   [11:0] i33_1_reg_556;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln687_fu_307_p2;
wire   [21:0] sub_ln689_fu_362_p2;
reg   [21:0] sub_ln689_reg_592;
wire    ap_CS_fsm_state8;
wire   [31:0] max_W2_q0;
reg   [31:0] max_W2_load_reg_597;
wire   [11:0] select_ln732_fu_401_p3;
reg   [11:0] select_ln732_reg_605;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln732_fu_371_p2;
wire   [3:0] select_ln732_1_fu_409_p3;
reg   [3:0] select_ln732_1_reg_612;
wire   [13:0] sub_ln735_fu_460_p2;
reg   [13:0] sub_ln735_reg_619;
wire    ap_CS_fsm_state13;
wire   [15:0] empty_425_fu_482_p2;
reg   [15:0] empty_425_reg_624;
wire   [21:0] sub_ln736_fu_511_p2;
reg   [21:0] sub_ln736_reg_634;
wire    ap_CS_fsm_state14;
wire   [31:0] q_outp4_q0;
reg   [31:0] q_outp4_load_reg_639;
reg   [3:0] max_inp2_address0;
reg    max_inp2_ce0;
reg    max_inp2_we0;
reg   [31:0] max_inp2_d0;
reg   [11:0] max_W2_address0;
reg    max_W2_ce0;
reg    max_W2_we0;
reg   [31:0] max_W2_d0;
reg   [13:0] q_inp2_V_address0;
reg    q_inp2_V_ce0;
reg    q_inp2_V_we0;
wire   [11:0] q_inp2_V_q0;
reg   [21:0] q_W2_V_address0;
reg    q_W2_V_ce0;
reg    q_W2_V_we0;
wire   [11:0] q_W2_V_q0;
reg   [15:0] q_outp4_address0;
reg    q_outp4_ce0;
reg    q_outp4_we0;
reg   [31:0] q_outp4_d0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_ready;
wire   [3:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_address0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_ce0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_d0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_ready;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_address0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_ce0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_d0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_address0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_ce0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_d0;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_ready;
wire   [3:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_d0;
wire   [13:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_ce0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_ce;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_ready;
wire   [3:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_ce0;
wire   [13:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_ce0;
wire   [13:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_we0;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_d0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_ce;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_ready;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_ce0;
wire   [21:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_ce0;
wire   [21:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_we0;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_d0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_ce;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_ready;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_d0;
wire   [21:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_ce0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din1;
wire   [4:0] grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_ce;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_ready;
wire   [3:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_ce0;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_d0;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_ce0;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_ce0;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_ce0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din1;
wire   [0:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_opcode;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_ce;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_din0;
wire    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_ce;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_d0;
wire   [13:0] grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_ce0;
wire   [21:0] grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_ce0;
reg    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg;
reg    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg;
reg    grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg;
reg    grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln662_fu_264_p1;
wire   [63:0] zext_ln687_fu_319_p1;
wire   [63:0] p_cast_fu_488_p1;
reg   [3:0] i32_fu_92;
wire   [3:0] add_ln662_fu_258_p2;
reg   [11:0] i33_fu_116;
wire   [11:0] add_ln687_fu_313_p2;
reg   [11:0] j35_fu_120;
wire   [11:0] add_ln733_fu_417_p2;
reg   [3:0] i36_fu_124;
reg   [15:0] indvar_flatten30_fu_128;
wire   [15:0] add_ln732_1_fu_377_p2;
wire   [11:0] tmp_38_fu_286_p3;
wire   [13:0] tmp_s_fu_279_p3;
wire   [13:0] zext_ln664_fu_293_p1;
wire   [19:0] tmp_40_fu_351_p3;
wire   [21:0] tmp_39_fu_344_p3;
wire   [21:0] zext_ln689_fu_358_p1;
wire   [0:0] icmp_ln733_fu_395_p2;
wire   [3:0] add_ln732_fu_389_p2;
wire   [13:0] tmp_41_fu_438_p3;
wire   [11:0] tmp_42_fu_449_p3;
wire   [13:0] zext_ln735_3_fu_456_p1;
wire   [15:0] tmp_43_fu_466_p3;
wire   [15:0] zext_ln735_fu_445_p1;
wire   [15:0] empty_424_fu_473_p2;
wire   [15:0] zext_ln736_fu_479_p1;
wire   [19:0] tmp_45_fu_500_p3;
wire   [21:0] tmp_44_fu_493_p3;
wire   [21:0] zext_ln736_1_fu_507_p1;
reg   [31:0] grp_fu_644_p0;
reg   [31:0] grp_fu_644_p1;
reg    grp_fu_644_ce;
reg   [4:0] grp_fu_644_opcode;
reg   [31:0] grp_fu_648_p0;
reg   [31:0] grp_fu_648_p1;
reg    grp_fu_648_ce;
reg   [4:0] grp_fu_648_opcode;
reg   [31:0] grp_fu_652_p0;
reg   [31:0] grp_fu_652_p1;
reg    grp_fu_652_ce;
reg   [4:0] grp_fu_652_opcode;
reg   [31:0] grp_fu_656_p0;
reg   [31:0] grp_fu_656_p1;
reg    grp_fu_656_ce;
reg    grp_fu_660_ce;
reg   [31:0] grp_fu_664_p0;
reg   [31:0] grp_fu_664_p1;
reg    grp_fu_664_ce;
reg   [31:0] grp_fu_668_p0;
reg   [31:0] grp_fu_668_p1;
reg    grp_fu_668_ce;
reg    grp_fu_672_ce;
reg    grp_fu_676_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
max_inp2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_inp2_address0),
    .ce0(max_inp2_ce0),
    .we0(max_inp2_we0),
    .d0(max_inp2_d0),
    .q0(max_inp2_q0)
);

Bert_layer_Linear_layer_ds1_max_W2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
max_W2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_W2_address0),
    .ce0(max_W2_ce0),
    .we0(max_W2_we0),
    .d0(max_W2_d0),
    .q0(max_W2_q0)
);

Bert_layer_Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
q_inp2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_inp2_V_address0),
    .ce0(q_inp2_V_ce0),
    .we0(q_inp2_V_we0),
    .d0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_d0),
    .q0(q_inp2_V_q0)
);

Bert_layer_Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 2359296 ),
    .AddressWidth( 22 ))
q_W2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_W2_V_address0),
    .ce0(q_W2_V_ce0),
    .we0(q_W2_V_we0),
    .d0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_d0),
    .q0(q_W2_V_q0)
);

Bert_layer_Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36864 ),
    .AddressWidth( 16 ))
q_outp4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_outp4_address0),
    .ce0(q_outp4_ce0),
    .we0(q_outp4_we0),
    .d0(q_outp4_d0),
    .q0(q_outp4_q0)
);

Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_ready),
    .max_inp2_address0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_address0),
    .max_inp2_ce0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_ce0),
    .max_inp2_we0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_we0),
    .max_inp2_d0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_d0)
);

Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_ready),
    .max_W2_address0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_address0),
    .max_W2_ce0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_ce0),
    .max_W2_we0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_we0),
    .max_W2_d0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_d0)
);

Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_ready),
    .q_outp4_address0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_address0),
    .q_outp4_ce0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_ce0),
    .q_outp4_we0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_we0),
    .q_outp4_d0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_d0)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_j31 grp_Linear_layer_ds1_Pipeline_l_j31_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_ready),
    .max_inp2_load(max_inp2_load_reg_546),
    .max_inp2_address0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_address0),
    .max_inp2_ce0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_ce0),
    .max_inp2_we0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_we0),
    .max_inp2_d0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_d0),
    .zext_ln662(i32_1_reg_524),
    .sub_ln664(sub_ln664_reg_551),
    .v385_address0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_address0),
    .v385_ce0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_ce0),
    .v385_q0(v385_q0),
    .grp_fu_644_p_din0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din0),
    .grp_fu_644_p_din1(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din1),
    .grp_fu_644_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_opcode),
    .grp_fu_644_p_dout0(grp_fu_274_p_dout0),
    .grp_fu_644_p_ce(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_ce),
    .grp_fu_648_p_din0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din0),
    .grp_fu_648_p_din1(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din1),
    .grp_fu_648_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_opcode),
    .grp_fu_648_p_dout0(grp_fu_278_p_dout0),
    .grp_fu_648_p_ce(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_ce),
    .grp_fu_652_p_din0(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din0),
    .grp_fu_652_p_din1(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din1),
    .grp_fu_652_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_opcode),
    .grp_fu_652_p_dout0(grp_fu_282_p_dout0),
    .grp_fu_652_p_ce(grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_ce)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33 grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_ready),
    .max_inp2_address0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_address0),
    .max_inp2_ce0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_ce0),
    .max_inp2_q0(max_inp2_q0),
    .v385_address0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_address0),
    .v385_ce0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_ce0),
    .v385_q0(v385_q0),
    .q_inp2_V_address0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_address0),
    .q_inp2_V_ce0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_ce0),
    .q_inp2_V_we0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_we0),
    .q_inp2_V_d0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_d0),
    .grp_fu_656_p_din0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din0),
    .grp_fu_656_p_din1(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din1),
    .grp_fu_656_p_dout0(grp_fu_290_p_dout0),
    .grp_fu_656_p_ce(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_ce),
    .grp_fu_660_p_din0(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din0),
    .grp_fu_660_p_din1(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din1),
    .grp_fu_660_p_dout0(grp_fu_298_p_dout0),
    .grp_fu_660_p_ce(grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_ce)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34 grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_ready),
    .max_W2_address0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_address0),
    .max_W2_ce0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_ce0),
    .max_W2_q0(max_W2_q0),
    .v561_address0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_address0),
    .v561_ce0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_ce0),
    .v561_q0(v561_q0),
    .q_W2_V_address0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_address0),
    .q_W2_V_ce0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_ce0),
    .q_W2_V_we0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_we0),
    .q_W2_V_d0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_d0),
    .grp_fu_664_p_din0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din0),
    .grp_fu_664_p_din1(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din1),
    .grp_fu_664_p_dout0(grp_fu_286_p_dout0),
    .grp_fu_664_p_ce(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_ce),
    .grp_fu_668_p_din0(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din0),
    .grp_fu_668_p_din1(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din1),
    .grp_fu_668_p_dout0(grp_fu_294_p_dout0),
    .grp_fu_668_p_ce(grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_ce)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_j32 grp_Linear_layer_ds1_Pipeline_l_j32_fu_212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_ready),
    .max_W2_load(max_W2_load_reg_597),
    .max_W2_address0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_address0),
    .max_W2_ce0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_ce0),
    .max_W2_we0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_we0),
    .max_W2_d0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_d0),
    .zext_ln687(i33_1_reg_556),
    .sub_ln689(sub_ln689_reg_592),
    .v561_address0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_address0),
    .v561_ce0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_ce0),
    .v561_q0(v561_q0),
    .grp_fu_644_p_din0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din0),
    .grp_fu_644_p_din1(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din1),
    .grp_fu_644_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_opcode),
    .grp_fu_644_p_dout0(grp_fu_274_p_dout0),
    .grp_fu_644_p_ce(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_ce),
    .grp_fu_648_p_din0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din0),
    .grp_fu_648_p_din1(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din1),
    .grp_fu_648_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_opcode),
    .grp_fu_648_p_dout0(grp_fu_278_p_dout0),
    .grp_fu_648_p_ce(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_ce),
    .grp_fu_652_p_din0(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din0),
    .grp_fu_652_p_din1(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din1),
    .grp_fu_652_p_opcode(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_opcode),
    .grp_fu_652_p_dout0(grp_fu_282_p_dout0),
    .grp_fu_652_p_ce(grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_ce)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36 grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_ready),
    .max_inp2_address0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_address0),
    .max_inp2_ce0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_ce0),
    .max_inp2_q0(max_inp2_q0),
    .v388_address0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_address0),
    .v388_ce0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_ce0),
    .v388_we0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_we0),
    .v388_d0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_d0),
    .q_outp4_address0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_address0),
    .q_outp4_ce0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_ce0),
    .q_outp4_q0(q_outp4_q0),
    .max_W2_address0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_address0),
    .max_W2_ce0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_ce0),
    .max_W2_q0(max_W2_q0),
    .v562_address0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_address0),
    .v562_ce0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_ce0),
    .v562_q0(v562_q0),
    .grp_fu_672_p_din0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din0),
    .grp_fu_672_p_din1(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din1),
    .grp_fu_672_p_opcode(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_opcode),
    .grp_fu_672_p_dout0(grp_fu_305_p_dout0),
    .grp_fu_672_p_ce(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_ce),
    .grp_fu_664_p_din0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din0),
    .grp_fu_664_p_din1(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din1),
    .grp_fu_664_p_dout0(grp_fu_286_p_dout0),
    .grp_fu_664_p_ce(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_ce),
    .grp_fu_656_p_din0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din0),
    .grp_fu_656_p_din1(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din1),
    .grp_fu_656_p_dout0(grp_fu_290_p_dout0),
    .grp_fu_656_p_ce(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_ce),
    .grp_fu_668_p_din0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din0),
    .grp_fu_668_p_din1(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din1),
    .grp_fu_668_p_dout0(grp_fu_294_p_dout0),
    .grp_fu_668_p_ce(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_ce),
    .grp_fu_676_p_din0(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_din0),
    .grp_fu_676_p_dout0(grp_fu_302_p_dout0),
    .grp_fu_676_p_ce(grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_ce)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_4_k4 grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_ready),
    .q_outp4_load(q_outp4_load_reg_639),
    .q_outp4_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_address0),
    .q_outp4_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_ce0),
    .q_outp4_we0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_we0),
    .q_outp4_d0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_d0),
    .empty(empty_425_reg_624),
    .sub_ln735(sub_ln735_reg_619),
    .q_inp2_V_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_address0),
    .q_inp2_V_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_ce0),
    .q_inp2_V_q0(q_inp2_V_q0),
    .sub_ln736(sub_ln736_reg_634),
    .q_W2_V_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_address0),
    .q_W2_V_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_ce0),
    .q_W2_V_q0(q_W2_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd1))) begin
            grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i32_fu_92 <= 4'd0;
    end else if (((icmp_ln662_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i32_fu_92 <= add_ln662_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln662_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i33_fu_116 <= 12'd0;
    end else if (((icmp_ln687_fu_307_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i33_fu_116 <= add_ln687_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i36_fu_124 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd0))) begin
        i36_fu_124 <= select_ln732_1_fu_409_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten30_fu_128 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd0))) begin
        indvar_flatten30_fu_128 <= add_ln732_1_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        j35_fu_120 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd0))) begin
        j35_fu_120 <= add_ln733_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_425_reg_624 <= empty_425_fu_482_p2;
        sub_ln735_reg_619[13 : 8] <= sub_ln735_fu_460_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i32_1_reg_524 <= i32_fu_92;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i33_1_reg_556 <= i33_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_W2_load_reg_597 <= max_W2_q0;
        sub_ln689_reg_592[21 : 8] <= sub_ln689_fu_362_p2[21 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max_inp2_load_reg_546 <= max_inp2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        q_outp4_load_reg_639 <= q_outp4_q0;
        sub_ln736_reg_634[21 : 8] <= sub_ln736_fu_511_p2[21 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd0))) begin
        select_ln732_1_reg_612 <= select_ln732_1_fu_409_p3;
        select_ln732_reg_605 <= select_ln732_fu_401_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_ln664_reg_551[13 : 8] <= sub_ln664_fu_297_p2[13 : 8];
    end
end

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_644_ce = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_644_ce = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_ce;
    end else begin
        grp_fu_644_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_644_opcode = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_644_opcode = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_opcode;
    end else begin
        grp_fu_644_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_644_p0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_644_p0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din0;
    end else begin
        grp_fu_644_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_644_p1 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_644_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_644_p1 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_644_p_din1;
    end else begin
        grp_fu_644_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_648_ce = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_648_ce = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_ce;
    end else begin
        grp_fu_648_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_648_opcode = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_648_opcode = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_opcode;
    end else begin
        grp_fu_648_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_648_p0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_648_p0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din0;
    end else begin
        grp_fu_648_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_648_p1 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_648_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_648_p1 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_648_p_din1;
    end else begin
        grp_fu_648_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_652_ce = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_652_ce = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_ce;
    end else begin
        grp_fu_652_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_652_opcode = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_652_opcode = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_opcode;
    end else begin
        grp_fu_652_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_652_p0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_652_p0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din0;
    end else begin
        grp_fu_652_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_652_p1 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_grp_fu_652_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_652_p1 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_grp_fu_652_p_din1;
    end else begin
        grp_fu_652_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_656_ce = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_656_ce = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_ce;
    end else begin
        grp_fu_656_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_656_p0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_656_p0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din0;
    end else begin
        grp_fu_656_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_656_p1 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_656_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_656_p1 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_656_p_din1;
    end else begin
        grp_fu_656_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_660_ce = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_ce;
    end else begin
        grp_fu_660_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_664_ce = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_664_ce = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_ce;
    end else begin
        grp_fu_664_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_664_p0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_664_p0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din0;
    end else begin
        grp_fu_664_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_664_p1 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_664_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_664_p1 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_664_p_din1;
    end else begin
        grp_fu_664_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_668_ce = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_668_ce = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_ce;
    end else begin
        grp_fu_668_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_668_p0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_668_p0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din0;
    end else begin
        grp_fu_668_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_668_p1 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_668_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_668_p1 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_grp_fu_668_p_din1;
    end else begin
        grp_fu_668_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_672_ce = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_ce;
    end else begin
        grp_fu_672_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_676_ce = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_ce;
    end else begin
        grp_fu_676_ce = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln687_fu_307_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W2_address0 = zext_ln687_fu_319_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W2_address0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W2_address0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W2_address0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W2_address0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_address0;
    end else begin
        max_W2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln687_fu_307_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W2_ce0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_W2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W2_ce0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W2_ce0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_max_W2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W2_ce0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_ce0;
    end else begin
        max_W2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W2_d0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W2_d0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_d0;
    end else begin
        max_W2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W2_we0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_max_W2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W2_we0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_max_W2_we0;
    end else begin
        max_W2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp2_address0 = zext_ln662_fu_264_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp2_address0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp2_address0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp2_address0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp2_address0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_address0;
    end else begin
        max_inp2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp2_ce0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_max_inp2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp2_ce0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_max_inp2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp2_ce0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp2_ce0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_ce0;
    end else begin
        max_inp2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp2_d0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp2_d0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_d0;
    end else begin
        max_inp2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp2_we0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_max_inp2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp2_we0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_max_inp2_we0;
    end else begin
        max_inp2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W2_V_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W2_V_address0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_address0;
    end else begin
        q_W2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W2_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_W2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W2_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_ce0;
    end else begin
        q_W2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W2_V_we0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_q_W2_V_we0;
    end else begin
        q_W2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp2_V_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp2_V_address0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_address0;
    end else begin
        q_inp2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp2_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_inp2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp2_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_ce0;
    end else begin
        q_inp2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp2_V_we0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_q_inp2_V_we0;
    end else begin
        q_inp2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp4_address0 = p_cast_fu_488_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp4_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp4_address0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp4_address0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_address0;
    end else begin
        q_outp4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp4_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp4_ce0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_q_outp4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp4_ce0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_ce0;
    end else begin
        q_outp4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp4_d0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp4_d0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_d0;
    end else begin
        q_outp4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp4_we0 = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_q_outp4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp4_we0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_q_outp4_we0;
    end else begin
        q_outp4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v385_address0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v385_address0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_address0;
    end else begin
        v385_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v385_ce0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_v385_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v385_ce0 = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_v385_ce0;
    end else begin
        v385_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v561_address0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v561_address0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_address0;
    end else begin
        v561_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v561_ce0 = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_v561_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v561_ce0 = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_v561_ce0;
    end else begin
        v561_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln662_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln687_fu_307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln732_fu_371_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln662_fu_258_p2 = (i32_fu_92 + 4'd1);

assign add_ln687_fu_313_p2 = (i33_fu_116 + 12'd1);

assign add_ln732_1_fu_377_p2 = (indvar_flatten30_fu_128 + 16'd1);

assign add_ln732_fu_389_p2 = (i36_fu_124 + 4'd1);

assign add_ln733_fu_417_p2 = (select_ln732_fu_401_p3 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_done == 1'b0) | (grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_done == 1'b0) | (grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_done == 1'b0) | (grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_done == 1'b0));
end

assign empty_424_fu_473_p2 = (tmp_43_fu_466_p3 - zext_ln735_fu_445_p1);

assign empty_425_fu_482_p2 = (empty_424_fu_473_p2 + zext_ln736_fu_479_p1);

assign grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start = grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start = grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start = grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start = grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg;

assign grp_fu_274_p_ce = grp_fu_644_ce;

assign grp_fu_274_p_din0 = grp_fu_644_p0;

assign grp_fu_274_p_din1 = grp_fu_644_p1;

assign grp_fu_274_p_opcode = grp_fu_644_opcode;

assign grp_fu_278_p_ce = grp_fu_648_ce;

assign grp_fu_278_p_din0 = grp_fu_648_p0;

assign grp_fu_278_p_din1 = grp_fu_648_p1;

assign grp_fu_278_p_opcode = grp_fu_648_opcode;

assign grp_fu_282_p_ce = grp_fu_652_ce;

assign grp_fu_282_p_din0 = grp_fu_652_p0;

assign grp_fu_282_p_din1 = grp_fu_652_p1;

assign grp_fu_282_p_opcode = grp_fu_652_opcode;

assign grp_fu_286_p_ce = grp_fu_664_ce;

assign grp_fu_286_p_din0 = grp_fu_664_p0;

assign grp_fu_286_p_din1 = grp_fu_664_p1;

assign grp_fu_290_p_ce = grp_fu_656_ce;

assign grp_fu_290_p_din0 = grp_fu_656_p0;

assign grp_fu_290_p_din1 = grp_fu_656_p1;

assign grp_fu_294_p_ce = grp_fu_668_ce;

assign grp_fu_294_p_din0 = grp_fu_668_p0;

assign grp_fu_294_p_din1 = grp_fu_668_p1;

assign grp_fu_298_p_ce = grp_fu_660_ce;

assign grp_fu_298_p_din0 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din0;

assign grp_fu_298_p_din1 = grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_grp_fu_660_p_din1;

assign grp_fu_302_p_ce = grp_fu_676_ce;

assign grp_fu_302_p_din0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_676_p_din0;

assign grp_fu_305_p_ce = grp_fu_672_ce;

assign grp_fu_305_p_din0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din0;

assign grp_fu_305_p_din1 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_din1;

assign grp_fu_305_p_opcode = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_grp_fu_672_p_opcode;

assign icmp_ln662_fu_252_p2 = ((i32_fu_92 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_307_p2 = ((i33_fu_116 == 12'd3072) ? 1'b1 : 1'b0);

assign icmp_ln732_fu_371_p2 = ((indvar_flatten30_fu_128 == 16'd36864) ? 1'b1 : 1'b0);

assign icmp_ln733_fu_395_p2 = ((j35_fu_120 == 12'd3072) ? 1'b1 : 1'b0);

assign p_cast_fu_488_p1 = empty_425_fu_482_p2;

assign select_ln732_1_fu_409_p3 = ((icmp_ln733_fu_395_p2[0:0] == 1'b1) ? add_ln732_fu_389_p2 : i36_fu_124);

assign select_ln732_fu_401_p3 = ((icmp_ln733_fu_395_p2[0:0] == 1'b1) ? 12'd0 : j35_fu_120);

assign sub_ln664_fu_297_p2 = (tmp_s_fu_279_p3 - zext_ln664_fu_293_p1);

assign sub_ln689_fu_362_p2 = (tmp_39_fu_344_p3 - zext_ln689_fu_358_p1);

assign sub_ln735_fu_460_p2 = (tmp_41_fu_438_p3 - zext_ln735_3_fu_456_p1);

assign sub_ln736_fu_511_p2 = (tmp_44_fu_493_p3 - zext_ln736_1_fu_507_p1);

assign tmp_38_fu_286_p3 = {{i32_1_reg_524}, {8'd0}};

assign tmp_39_fu_344_p3 = {{i33_1_reg_556}, {10'd0}};

assign tmp_40_fu_351_p3 = {{i33_1_reg_556}, {8'd0}};

assign tmp_41_fu_438_p3 = {{select_ln732_1_reg_612}, {10'd0}};

assign tmp_42_fu_449_p3 = {{select_ln732_1_reg_612}, {8'd0}};

assign tmp_43_fu_466_p3 = {{select_ln732_1_reg_612}, {12'd0}};

assign tmp_44_fu_493_p3 = {{select_ln732_reg_605}, {10'd0}};

assign tmp_45_fu_500_p3 = {{select_ln732_reg_605}, {8'd0}};

assign tmp_s_fu_279_p3 = {{i32_1_reg_524}, {10'd0}};

assign v388_address0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_address0;

assign v388_ce0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_ce0;

assign v388_d0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_d0;

assign v388_we0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v388_we0;

assign v562_address0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_address0;

assign v562_ce0 = grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_v562_ce0;

assign zext_ln662_fu_264_p1 = i32_fu_92;

assign zext_ln664_fu_293_p1 = tmp_38_fu_286_p3;

assign zext_ln687_fu_319_p1 = i33_fu_116;

assign zext_ln689_fu_358_p1 = tmp_40_fu_351_p3;

assign zext_ln735_3_fu_456_p1 = tmp_42_fu_449_p3;

assign zext_ln735_fu_445_p1 = tmp_41_fu_438_p3;

assign zext_ln736_1_fu_507_p1 = tmp_45_fu_500_p3;

assign zext_ln736_fu_479_p1 = select_ln732_reg_605;

always @ (posedge ap_clk) begin
    sub_ln664_reg_551[7:0] <= 8'b00000000;
    sub_ln689_reg_592[7:0] <= 8'b00000000;
    sub_ln735_reg_619[7:0] <= 8'b00000000;
    sub_ln736_reg_634[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Linear_layer_ds1
