#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 26 09:22:38 2021
# Process ID: 19296
# Current directory: C:/Users/SHREE/Documents/debug/cube_root
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13624 C:\Users\SHREE\Documents\debug\cube_root\cube_root.xpr
# Log file: C:/Users/SHREE/Documents/debug/cube_root/vivado.log
# Journal file: C:/Users/SHREE/Documents/debug/cube_root\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 09:23:52 2021...
 [Project 1-313] Project file moved from 'D:/RC_2021/Kishan/Sequence/Asgn/debug/cube_root' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* IP definition 'VIO (Virtual Input/Output) (3.0)' for IP 'vio_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'cube_root.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 682.430 ; gain = 107.344
update_compile_order -fileset sources_1
file mkdir C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v w ]
add_files -fileset sim_1 C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/ip/vio_0_2/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/c_root.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_root
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clock' is not allowed [C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/top_module.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xelab -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/top_module.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 733.910 ; gain = 8.457
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xelab -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/top_module.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.961 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cube_root_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cube_root_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cube_root_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xelab -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cube_root_tb_behav xil_defaultlib.cube_root_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cube_root_tb_behav xil_defaultlib.cube_root_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.c_root
Compiling module xil_defaultlib.cube_root_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cube_root_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/xsim.dir/cube_root_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim/xsim.dir/cube_root_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 26 09:36:07 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 91.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 26 09:36:07 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 843.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cube_root_tb_behav -key {Behavioral:sim_1:Functional:cube_root_tb} -tclbatch {cube_root_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cube_root_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 190 ns : File "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v" Line 55
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 871.199 ; gain = 28.168
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cube_root_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 871.199 ; gain = 28.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 933.789 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cube_root_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cube_root_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sources_1/new/c_root.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_root
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cube_root_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
"xelab -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cube_root_tb_behav xil_defaultlib.cube_root_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4141b8b5b1c74700b51073087c04c094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cube_root_tb_behav xil_defaultlib.cube_root_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.c_root
Compiling module xil_defaultlib.cube_root_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cube_root_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SHREE/Documents/debug/cube_root/cube_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cube_root_tb_behav -key {Behavioral:sim_1:Functional:cube_root_tb} -tclbatch {cube_root_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cube_root_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/SHREE/Documents/debug/cube_root/cube_root.srcs/sim_1/new/cube_root_tb.v" Line 56
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 933.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cube_root_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 933.789 ; gain = 0.000
save_wave_config {C:/Users/SHREE/Documents/debug/cube_root/cube_root_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/SHREE/Documents/debug/cube_root/cube_root_tb_behav.wcfg
set_property xsim.view C:/Users/SHREE/Documents/debug/cube_root/cube_root_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/Users/SHREE/Documents/debug/cube_root/cube_root_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.000 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 19:06:37 2021...
