{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665663174826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665663174826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 09:12:54 2022 " "Processing started: Thu Oct 13 09:12:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665663174826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665663174826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665663174826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665663175186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VerilogWarmup.v(58) " "Verilog HDL warning at VerilogWarmup.v(58): extended using \"x\" or \"z\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665663175227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogwarmup.v 2 2 " "Found 2 design units, including 2 entities, in source file verilogwarmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663175228 ""} { "Info" "ISGN_ENTITY_NAME" "2 VerilogWarmup " "Found entity 2: VerilogWarmup" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663175228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663175228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truthtable.v 1 1 " "Found 1 design units, including 1 entities, in source file truthtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_truth_table " "Found entity 1: command_truth_table" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663175230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663175230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CommandIssuer.v(88) " "Verilog HDL information at CommandIssuer.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665663175232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandissuer.v 1 1 " "Found 1 design units, including 1 entities, in source file commandissuer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_command_issuer " "Found entity 1: mem_command_issuer" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663175232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663175232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 0 0 " "Found 0 design units, including 0 entities, in source file counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663175234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_n VerilogWarmup.v(54) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(54): created implicit net for \"we_n\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663175234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_n VerilogWarmup.v(54) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(54): created implicit net for \"rd_n\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663175234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_wait VerilogWarmup.v(54) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(54): created implicit net for \"input_wait\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663175235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr VerilogWarmup.v(55) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(55): created implicit net for \"addr\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663175235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VerilogWarmup " "Elaborating entity \"VerilogWarmup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665663176146 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] VerilogWarmup.v(89) " "Output port \"LEDG\[8\]\" at VerilogWarmup.v(89) has no driver" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665663176185 "|VerilogWarmup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_truth_table command_truth_table:c " "Elaborating entity \"command_truth_table\" for hierarchy \"command_truth_table:c\"" {  } { { "VerilogWarmup.v" "c" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665663176433 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mrs TruthTable.v(85) " "Verilog HDL Always Construct warning at TruthTable.v(85): variable \"mrs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(94) " "Verilog HDL Always Construct warning at TruthTable.v(94): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_l TruthTable.v(95) " "Verilog HDL Always Construct warning at TruthTable.v(95): variable \"addr_l\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 TruthTable.v(95) " "Verilog HDL assignment warning at TruthTable.v(95): truncated value with size 13 to match size of target (12)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(104) " "Verilog HDL Always Construct warning at TruthTable.v(104): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c TruthTable.v(105) " "Verilog HDL Always Construct warning at TruthTable.v(105): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(114) " "Verilog HDL Always Construct warning at TruthTable.v(114): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176437 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c TruthTable.v(115) " "Verilog HDL Always Construct warning at TruthTable.v(115): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(124) " "Verilog HDL Always Construct warning at TruthTable.v(124): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c TruthTable.v(125) " "Verilog HDL Always Construct warning at TruthTable.v(125): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(134) " "Verilog HDL Always Construct warning at TruthTable.v(134): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c TruthTable.v(135) " "Verilog HDL Always Construct warning at TruthTable.v(135): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in TruthTable.v(144) " "Verilog HDL Always Construct warning at TruthTable.v(144): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176438 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ras_n TruthTable.v(43) " "Verilog HDL Always Construct warning at TruthTable.v(43): inferring latch(es) for variable \"ras_n\", which holds its previous value in one or more paths through the always construct" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176441 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cas_n TruthTable.v(43) " "Verilog HDL Always Construct warning at TruthTable.v(43): inferring latch(es) for variable \"cas_n\", which holds its previous value in one or more paths through the always construct" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176441 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_n TruthTable.v(43) " "Verilog HDL Always Construct warning at TruthTable.v(43): inferring latch(es) for variable \"we_n\", which holds its previous value in one or more paths through the always construct" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176463 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ba_out TruthTable.v(43) " "Verilog HDL Always Construct warning at TruthTable.v(43): inferring latch(es) for variable \"ba_out\", which holds its previous value in one or more paths through the always construct" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176463 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out TruthTable.v(43) " "Verilog HDL Always Construct warning at TruthTable.v(43): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176463 "|VerilogWarmup|command_truth_table:c"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dmq TruthTable.v(10) " "Output port \"dmq\" at TruthTable.v(10) has no driver" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665663176464 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] TruthTable.v(43) " "Inferred latch for \"addr_out\[0\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176464 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] TruthTable.v(43) " "Inferred latch for \"addr_out\[1\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176464 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] TruthTable.v(43) " "Inferred latch for \"addr_out\[2\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176464 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] TruthTable.v(43) " "Inferred latch for \"addr_out\[3\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176464 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] TruthTable.v(43) " "Inferred latch for \"addr_out\[4\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] TruthTable.v(43) " "Inferred latch for \"addr_out\[5\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] TruthTable.v(43) " "Inferred latch for \"addr_out\[6\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] TruthTable.v(43) " "Inferred latch for \"addr_out\[7\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] TruthTable.v(43) " "Inferred latch for \"addr_out\[8\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] TruthTable.v(43) " "Inferred latch for \"addr_out\[9\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] TruthTable.v(43) " "Inferred latch for \"addr_out\[10\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] TruthTable.v(43) " "Inferred latch for \"addr_out\[11\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out\[0\] TruthTable.v(43) " "Inferred latch for \"ba_out\[0\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out\[1\] TruthTable.v(43) " "Inferred latch for \"ba_out\[1\]\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_n TruthTable.v(43) " "Inferred latch for \"we_n\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cas_n TruthTable.v(43) " "Inferred latch for \"cas_n\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ras_n TruthTable.v(43) " "Inferred latch for \"ras_n\" at TruthTable.v(43)" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176465 "|VerilogWarmup|command_truth_table:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_command_issuer mem_command_issuer:m " "Elaborating entity \"mem_command_issuer\" for hierarchy \"mem_command_issuer:m\"" {  } { { "VerilogWarmup.v" "m" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665663176502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_incom CommandIssuer.v(63) " "Verilog HDL or VHDL warning at CommandIssuer.v(63): object \"w_incom\" assigned a value but never read" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665663176503 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CommandIssuer.v(103) " "Verilog HDL assignment warning at CommandIssuer.v(103): truncated value with size 32 to match size of target (1)" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665663176503 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we CommandIssuer.v(143) " "Verilog HDL Always Construct warning at CommandIssuer.v(143): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176504 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "re CommandIssuer.v(143) " "Verilog HDL Always Construct warning at CommandIssuer.v(143): variable \"re\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176504 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we CommandIssuer.v(146) " "Verilog HDL Always Construct warning at CommandIssuer.v(146): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176504 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "re CommandIssuer.v(146) " "Verilog HDL Always Construct warning at CommandIssuer.v(146): variable \"re\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176504 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we CommandIssuer.v(147) " "Verilog HDL Always Construct warning at CommandIssuer.v(147): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176504 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we CommandIssuer.v(169) " "Verilog HDL Always Construct warning at CommandIssuer.v(169): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1665663176505 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_ready CommandIssuer.v(88) " "Verilog HDL Always Construct warning at CommandIssuer.v(88): inferring latch(es) for variable \"w_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665663176505 "|VerilogWarmup|mem_command_issuer:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ready CommandIssuer.v(88) " "Inferred latch for \"w_ready\" at CommandIssuer.v(88)" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665663176506 "|VerilogWarmup|mem_command_issuer:m"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665663177224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[0\] " "Latch command_truth_table:c\|addr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177265 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[1\] " "Latch command_truth_table:c\|addr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177265 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[2\] " "Latch command_truth_table:c\|addr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177265 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[3\] " "Latch command_truth_table:c\|addr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177265 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[4\] " "Latch command_truth_table:c\|addr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177265 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[5\] " "Latch command_truth_table:c\|addr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[6\] " "Latch command_truth_table:c\|addr_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[7\] " "Latch command_truth_table:c\|addr_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[8\] " "Latch command_truth_table:c\|addr_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[9\] " "Latch command_truth_table:c\|addr_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[10\] " "Latch command_truth_table:c\|addr_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|addr_out\[11\] " "Latch command_truth_table:c\|addr_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[0\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|ba_out\[0\] " "Latch command_truth_table:c\|ba_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|ba_out\[1\] " "Latch command_truth_table:c\|ba_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177266 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|we_n " "Latch command_truth_table:c\|we_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177267 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|cas_n " "Latch command_truth_table:c\|cas_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177267 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "command_truth_table:c\|ras_n " "Latch command_truth_table:c\|ras_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_command_issuer:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal mem_command_issuer:m\|cur_state\[1\]" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665663177267 ""}  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665663177267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665663177330 "|VerilogWarmup|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665663177330 "|VerilogWarmup|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665663177330 "|VerilogWarmup|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665663177330 "|VerilogWarmup|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665663177330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg " "Generated suppressed messages file D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665663177899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665663178348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663178348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663178998 "|VerilogWarmup|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663178998 "|VerilogWarmup|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663178998 "|VerilogWarmup|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665663178998 "|VerilogWarmup|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665663178998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665663179000 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665663179000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665663179000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665663179000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665663179035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 09:12:59 2022 " "Processing ended: Thu Oct 13 09:12:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665663179035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665663179035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665663179035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665663179035 ""}
