// Seed: 850141257
module module_0 ();
  id_1 :
  assert property (@(id_1) id_1)
  else id_1 <= 1;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
  tri1 id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  initial id_1 <= 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output wand id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
