Analysis & Synthesis report for usbtomipi_v2
Sun Sep 18 16:34:29 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|pkt_decode:u_cmd_decode|tx_st
 11. State Machine - |top|pkt_decode:u_cmd_decode|tx_msg_type
 12. State Machine - |top|pkt_decode:u_cmd_decode|rx_st
 13. State Machine - |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st
 14. State Machine - |top|usb_slavefifo:u_usb_slavefifo|tx_st
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated
 20. Source assignments for buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated
 21. Source assignments for sld_signaltap:mipi
 22. Parameter Settings for User Entity Instance: clk_gen:main_clk_gen|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: mipi_clkpll:mipi_clk_gen|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|atoi:atoi_u
 25. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer
 26. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram
 27. Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|itoa:itoa_u
 28. Parameter Settings for User Entity Instance: buffered_ram:tx_buffer
 29. Parameter Settings for User Entity Instance: buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:mipi
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "mipi_clkpll:mipi_clk_gen"
 34. Port Connectivity Checks: "clk_gen:main_clk_gen"
 35. SignalTap II Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "mipi"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 18 16:34:29 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; usbtomipi_v2                                    ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,034                                           ;
;     Total combinational functions  ; 2,592                                           ;
;     Dedicated logic registers      ; 4,884                                           ;
; Total registers                    ; 4884                                            ;
; Total pins                         ; 70                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 169,216                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top                ; usbtomipi_v2       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; ../src/mipi.v                                                      ; yes             ; User Verilog HDL File                        ; X:/USBToMIPI/FPGA/src/mipi.v                                                             ;             ;
; ../src/buffered_ram.v                                              ; yes             ; User Verilog HDL File                        ; X:/USBToMIPI/FPGA/src/buffered_ram.v                                                     ;             ;
; ../src/pkt_decode.v                                                ; yes             ; User Verilog HDL File                        ; X:/USBToMIPI/FPGA/src/pkt_decode.v                                                       ;             ;
; ../src/usb.v                                                       ; yes             ; User Verilog HDL File                        ; X:/USBToMIPI/FPGA/src/usb.v                                                              ;             ;
; ../src/top.v                                                       ; yes             ; User Verilog HDL File                        ; X:/USBToMIPI/FPGA/src/top.v                                                              ;             ;
; ../src/core/clk_gen.v                                              ; yes             ; User Wizard-Generated File                   ; X:/USBToMIPI/FPGA/src/core/clk_gen.v                                                     ;             ;
; ../src/tx_buf_512x16.mif                                           ; yes             ; User Memory Initialization File              ; X:/USBToMIPI/FPGA/src/tx_buf_512x16.mif                                                  ;             ;
; ../src/core/mipi_clkpll.v                                          ; yes             ; User Wizard-Generated File                   ; X:/USBToMIPI/FPGA/src/core/mipi_clkpll.v                                                 ;             ;
; /usbtomipi/fpga/src/globals.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /usbtomipi/fpga/src/globals.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                            ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;             ;
; db/clk_gen_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v                                                ;             ;
; db/mipi_clkpll_altpll.v                                            ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                              ;             ;
; db/altsyncram_23u1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/altsyncram_23u1.tdf                                             ;             ;
; db/altsyncram_jur1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/altsyncram_jur1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;             ;
; db/altsyncram_k124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/altsyncram_k124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                              ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;             ;
; db/cntr_5ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cntr_5ii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; X:/USBToMIPI/FPGA/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                               ; altera_sld  ;
; db/ip/sldc68575f6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,034                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 2592                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 1392                                                                                        ;
;     -- 3 input functions                    ; 667                                                                                         ;
;     -- <=2 input functions                  ; 533                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 2431                                                                                        ;
;     -- arithmetic mode                      ; 161                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 4884                                                                                        ;
;     -- Dedicated logic registers            ; 4884                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 70                                                                                          ;
; Total memory bits                           ; 169216                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 2                                                                                           ;
;     -- PLLs                                 ; 2                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3598                                                                                        ;
; Total fan-out                               ; 29940                                                                                       ;
; Average fan-out                             ; 3.73                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 2592 (17)         ; 4884 (66)    ; 169216      ; 0            ; 0       ; 0         ; 70   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |buffered_ram:tx_buffer|                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altsyncram:buffered_ram_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_jur1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;    |clk_gen:main_clk_gen|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |clk_gen_altpll:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;    |mipi_clkpll:mipi_clk_gen|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll:mipi_clk_gen                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll:mipi_clk_gen|altpll:altpll_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |mipi_clkpll_altpll:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |pkt_decode:u_cmd_decode|                                                                                                            ; 1036 (683)        ; 622 (545)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |atoi:atoi_u|                                                                                                                     ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u                                                                                                                                                                                                                                                                                                        ; work         ;
;       |itoa:itoa_u|                                                                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|itoa:itoa_u                                                                                                                                                                                                                                                                                                        ; work         ;
;       |mipi:mipi_u|                                                                                                                     ; 317 (315)         ; 77 (76)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u                                                                                                                                                                                                                                                                                                        ; work         ;
;          |buffered_ram_tdp:mipi_buffer|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram:buffered_ram_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_23u1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated                                                                                                                                                                                                         ; work         ;
;          |parity:parity_u|                                                                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (82)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:mipi|                                                                                                                 ; 1375 (2)          ; 4083 (628)   ; 160768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1373 (0)          ; 3455 (0)     ; 160768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1373 (88)         ; 3455 (1334)  ; 160768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                               ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                 ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 160768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; work         ;
;                |altsyncram_k124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 160768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k124:auto_generated                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 736 (1)           ; 1586 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 628 (0)           ; 1570 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 942 (942)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 628 (0)           ; 628 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 107 (107)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 393 (11)          ; 376 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; work         ;
;                   |cntr_5ii:auto_generated|                                                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ii:auto_generated                                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 314 (314)         ; 314 (314)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; work         ;
;    |usb_slavefifo:u_usb_slavefifo|                                                                                                      ; 40 (40)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_slavefifo:u_usb_slavefifo                                                                                                                                                                                                                                                                                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|ALTSYNCRAM                                                                                       ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; ./tx_buf_512x16.mif ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|ALTSYNCRAM                                             ; M9K  ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256    ; None                ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 314          ; 512          ; 314          ; 160768 ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                           ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |top|clk_gen:main_clk_gen                                                                                                                                                                                                                                                ; ../src/core/clk_gen.v     ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |top|mipi_clkpll:mipi_clk_gen                                                                                                                                                                                                                                            ; ../src/core/mipi_clkpll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|tx_st                                                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; tx_st.111 ; tx_st.110 ; tx_st.101 ; tx_st.100 ; tx_st.011 ; tx_st.010 ; tx_st.001 ; tx_st.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; tx_st.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; tx_st.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; tx_st.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; tx_st.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; tx_st.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; tx_st.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|tx_msg_type                                                                  ;
+------------------------------+------------------------------+------------------------------+------------------------------+
; Name                         ; tx_msg_type.0011000000110000 ; tx_msg_type.0011001000110000 ; tx_msg_type.0011000100110000 ;
+------------------------------+------------------------------+------------------------------+------------------------------+
; tx_msg_type.0011000000110000 ; 0                            ; 0                            ; 0                            ;
; tx_msg_type.0011000100110000 ; 1                            ; 0                            ; 1                            ;
; tx_msg_type.0011001000110000 ; 1                            ; 1                            ; 0                            ;
+------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|rx_st                                            ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; rx_st.111 ; rx_st.101 ; rx_st.100 ; rx_st.011 ; rx_st.010 ; rx_st.001 ; rx_st.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; rx_st.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; rx_st.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; rx_st.010 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; rx_st.011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; rx_st.100 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; rx_st.101 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; rx_st.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st                    ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; st.111 ; st.110 ; st.101 ; st.100 ; st.011 ; st.010 ; st.001 ; st.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; st.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; st.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; st.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; st.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; st.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; st.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; st.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; st.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |top|usb_slavefifo:u_usb_slavefifo|tx_st ;
+----------+----------+----------+----------+--------------+
; Name     ; tx_st.11 ; tx_st.10 ; tx_st.01 ; tx_st.00     ;
+----------+----------+----------+----------+--------------+
; tx_st.00 ; 0        ; 0        ; 0        ; 0            ;
; tx_st.01 ; 0        ; 0        ; 1        ; 1            ;
; tx_st.10 ; 0        ; 1        ; 0        ; 1            ;
; tx_st.11 ; 1        ; 0        ; 0        ; 1            ;
+----------+----------+----------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+---------------------------------------------------------+---------------------------------------------------+
; Register name                                           ; Reason for Removal                                ;
+---------------------------------------------------------+---------------------------------------------------+
; pkt_decode:u_cmd_decode|tx_msg_pf[1..3,6,7,11,14,15]    ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[0]  ;
; pkt_decode:u_cmd_decode|tx_pf_code[2,3,6,7,10,11,14,15] ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[0]  ;
; pkt_decode:u_cmd_decode|tx_msg_pf[4,5,8,12,13]          ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[10] ;
; pkt_decode:u_cmd_decode|tx_pf_code[4,5,12,13]           ; Merged with pkt_decode:u_cmd_decode|tx_msg_pf[10] ;
; pkt_decode:u_cmd_decode|tx_msg_pf[0]                    ; Stuck at GND due to stuck port data_in            ;
; pkt_decode:u_cmd_decode|proc_mipi_cmd[3]                ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~6                         ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~7                         ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_st~8                         ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~2                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~3                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~4                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~5                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~6                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~7                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~8                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~9                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~12                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~13                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~14                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~15                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~16                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_type~17                  ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~9                         ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~10                        ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|rx_st~11                        ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~9                ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~10               ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st~11               ; Lost fanout                                       ;
; usb_slavefifo:u_usb_slavefifo|tx_st~5                   ; Lost fanout                                       ;
; usb_slavefifo:u_usb_slavefifo|tx_st~6                   ; Lost fanout                                       ;
; pkt_decode:u_cmd_decode|tx_msg_pf[10]                   ; Stuck at VCC due to stuck port data_in            ;
; Total Number of Removed Registers = 53                  ;                                                   ;
+---------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4884  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 173   ;
; Number of registers using Asynchronous Clear ; 1412  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1844  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; OE~reg0                                                                                                                                                                                                                                                                                                                         ; 2       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0]                                                                                                                                                                                                                                                                                  ; 5       ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1]                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:mipi|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]         ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[23]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[80]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|usb_slavefifo:u_usb_slavefifo|tx_cache_addr[5]         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_type[7]                 ;
; 5:1                ; 104 bits  ; 312 LEs       ; 104 LEs              ; 208 LEs                ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_data[8]                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_mode[3]                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_msg_ch_addr[15]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[15]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_data[92]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[0]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[13]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[14]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[10]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[12]                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_data[11]                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|rx_ch_addr[1]                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_addr[7]                 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_msg_addr[5]                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pkt_decode:u_cmd_decode|tx_pf_code[9]                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|num[3]             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[4]  ;
; 17:1               ; 3 bits    ; 33 LEs        ; 15 LEs               ; 18 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u|char_err[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u|char_err[1]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|usb_slavefifo:u_usb_slavefifo|Selector18               ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector226                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector221                    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |top|pkt_decode:u_cmd_decode|Selector2                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------+
; Source assignments for sld_signaltap:mipi ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:main_clk_gen|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20833                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 13                        ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 12                        ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mipi_clkpll:mipi_clk_gen|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------+
; Parameter Name                ; Value                         ; Type                          ;
+-------------------------------+-------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                       ;
; PLL_TYPE                      ; AUTO                          ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mipi_clkpll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 38461                         ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                       ;
; LOCK_HIGH                     ; 1                             ; Untyped                       ;
; LOCK_LOW                      ; 1                             ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                       ;
; SKIP_VCO                      ; OFF                           ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                       ;
; BANDWIDTH                     ; 0                             ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                       ;
; DOWN_SPREAD                   ; 0                             ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 26                            ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                             ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 25                            ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                             ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                       ;
; DPA_DIVIDER                   ; 0                             ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; VCO_MIN                       ; 0                             ; Untyped                       ;
; VCO_MAX                       ; 0                             ; Untyped                       ;
; VCO_CENTER                    ; 0                             ; Untyped                       ;
; PFD_MIN                       ; 0                             ; Untyped                       ;
; PFD_MAX                       ; 0                             ; Untyped                       ;
; M_INITIAL                     ; 0                             ; Untyped                       ;
; M                             ; 0                             ; Untyped                       ;
; N                             ; 1                             ; Untyped                       ;
; M2                            ; 1                             ; Untyped                       ;
; N2                            ; 1                             ; Untyped                       ;
; SS                            ; 1                             ; Untyped                       ;
; C0_HIGH                       ; 0                             ; Untyped                       ;
; C1_HIGH                       ; 0                             ; Untyped                       ;
; C2_HIGH                       ; 0                             ; Untyped                       ;
; C3_HIGH                       ; 0                             ; Untyped                       ;
; C4_HIGH                       ; 0                             ; Untyped                       ;
; C5_HIGH                       ; 0                             ; Untyped                       ;
; C6_HIGH                       ; 0                             ; Untyped                       ;
; C7_HIGH                       ; 0                             ; Untyped                       ;
; C8_HIGH                       ; 0                             ; Untyped                       ;
; C9_HIGH                       ; 0                             ; Untyped                       ;
; C0_LOW                        ; 0                             ; Untyped                       ;
; C1_LOW                        ; 0                             ; Untyped                       ;
; C2_LOW                        ; 0                             ; Untyped                       ;
; C3_LOW                        ; 0                             ; Untyped                       ;
; C4_LOW                        ; 0                             ; Untyped                       ;
; C5_LOW                        ; 0                             ; Untyped                       ;
; C6_LOW                        ; 0                             ; Untyped                       ;
; C7_LOW                        ; 0                             ; Untyped                       ;
; C8_LOW                        ; 0                             ; Untyped                       ;
; C9_LOW                        ; 0                             ; Untyped                       ;
; C0_INITIAL                    ; 0                             ; Untyped                       ;
; C1_INITIAL                    ; 0                             ; Untyped                       ;
; C2_INITIAL                    ; 0                             ; Untyped                       ;
; C3_INITIAL                    ; 0                             ; Untyped                       ;
; C4_INITIAL                    ; 0                             ; Untyped                       ;
; C5_INITIAL                    ; 0                             ; Untyped                       ;
; C6_INITIAL                    ; 0                             ; Untyped                       ;
; C7_INITIAL                    ; 0                             ; Untyped                       ;
; C8_INITIAL                    ; 0                             ; Untyped                       ;
; C9_INITIAL                    ; 0                             ; Untyped                       ;
; C0_MODE                       ; BYPASS                        ; Untyped                       ;
; C1_MODE                       ; BYPASS                        ; Untyped                       ;
; C2_MODE                       ; BYPASS                        ; Untyped                       ;
; C3_MODE                       ; BYPASS                        ; Untyped                       ;
; C4_MODE                       ; BYPASS                        ; Untyped                       ;
; C5_MODE                       ; BYPASS                        ; Untyped                       ;
; C6_MODE                       ; BYPASS                        ; Untyped                       ;
; C7_MODE                       ; BYPASS                        ; Untyped                       ;
; C8_MODE                       ; BYPASS                        ; Untyped                       ;
; C9_MODE                       ; BYPASS                        ; Untyped                       ;
; C0_PH                         ; 0                             ; Untyped                       ;
; C1_PH                         ; 0                             ; Untyped                       ;
; C2_PH                         ; 0                             ; Untyped                       ;
; C3_PH                         ; 0                             ; Untyped                       ;
; C4_PH                         ; 0                             ; Untyped                       ;
; C5_PH                         ; 0                             ; Untyped                       ;
; C6_PH                         ; 0                             ; Untyped                       ;
; C7_PH                         ; 0                             ; Untyped                       ;
; C8_PH                         ; 0                             ; Untyped                       ;
; C9_PH                         ; 0                             ; Untyped                       ;
; L0_HIGH                       ; 1                             ; Untyped                       ;
; L1_HIGH                       ; 1                             ; Untyped                       ;
; G0_HIGH                       ; 1                             ; Untyped                       ;
; G1_HIGH                       ; 1                             ; Untyped                       ;
; G2_HIGH                       ; 1                             ; Untyped                       ;
; G3_HIGH                       ; 1                             ; Untyped                       ;
; E0_HIGH                       ; 1                             ; Untyped                       ;
; E1_HIGH                       ; 1                             ; Untyped                       ;
; E2_HIGH                       ; 1                             ; Untyped                       ;
; E3_HIGH                       ; 1                             ; Untyped                       ;
; L0_LOW                        ; 1                             ; Untyped                       ;
; L1_LOW                        ; 1                             ; Untyped                       ;
; G0_LOW                        ; 1                             ; Untyped                       ;
; G1_LOW                        ; 1                             ; Untyped                       ;
; G2_LOW                        ; 1                             ; Untyped                       ;
; G3_LOW                        ; 1                             ; Untyped                       ;
; E0_LOW                        ; 1                             ; Untyped                       ;
; E1_LOW                        ; 1                             ; Untyped                       ;
; E2_LOW                        ; 1                             ; Untyped                       ;
; E3_LOW                        ; 1                             ; Untyped                       ;
; L0_INITIAL                    ; 1                             ; Untyped                       ;
; L1_INITIAL                    ; 1                             ; Untyped                       ;
; G0_INITIAL                    ; 1                             ; Untyped                       ;
; G1_INITIAL                    ; 1                             ; Untyped                       ;
; G2_INITIAL                    ; 1                             ; Untyped                       ;
; G3_INITIAL                    ; 1                             ; Untyped                       ;
; E0_INITIAL                    ; 1                             ; Untyped                       ;
; E1_INITIAL                    ; 1                             ; Untyped                       ;
; E2_INITIAL                    ; 1                             ; Untyped                       ;
; E3_INITIAL                    ; 1                             ; Untyped                       ;
; L0_MODE                       ; BYPASS                        ; Untyped                       ;
; L1_MODE                       ; BYPASS                        ; Untyped                       ;
; G0_MODE                       ; BYPASS                        ; Untyped                       ;
; G1_MODE                       ; BYPASS                        ; Untyped                       ;
; G2_MODE                       ; BYPASS                        ; Untyped                       ;
; G3_MODE                       ; BYPASS                        ; Untyped                       ;
; E0_MODE                       ; BYPASS                        ; Untyped                       ;
; E1_MODE                       ; BYPASS                        ; Untyped                       ;
; E2_MODE                       ; BYPASS                        ; Untyped                       ;
; E3_MODE                       ; BYPASS                        ; Untyped                       ;
; L0_PH                         ; 0                             ; Untyped                       ;
; L1_PH                         ; 0                             ; Untyped                       ;
; G0_PH                         ; 0                             ; Untyped                       ;
; G1_PH                         ; 0                             ; Untyped                       ;
; G2_PH                         ; 0                             ; Untyped                       ;
; G3_PH                         ; 0                             ; Untyped                       ;
; E0_PH                         ; 0                             ; Untyped                       ;
; E1_PH                         ; 0                             ; Untyped                       ;
; E2_PH                         ; 0                             ; Untyped                       ;
; E3_PH                         ; 0                             ; Untyped                       ;
; M_PH                          ; 0                             ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; CLK0_COUNTER                  ; G0                            ; Untyped                       ;
; CLK1_COUNTER                  ; G0                            ; Untyped                       ;
; CLK2_COUNTER                  ; G0                            ; Untyped                       ;
; CLK3_COUNTER                  ; G0                            ; Untyped                       ;
; CLK4_COUNTER                  ; G0                            ; Untyped                       ;
; CLK5_COUNTER                  ; G0                            ; Untyped                       ;
; CLK6_COUNTER                  ; E0                            ; Untyped                       ;
; CLK7_COUNTER                  ; E1                            ; Untyped                       ;
; CLK8_COUNTER                  ; E2                            ; Untyped                       ;
; CLK9_COUNTER                  ; E3                            ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; M_TIME_DELAY                  ; 0                             ; Untyped                       ;
; N_TIME_DELAY                  ; 0                             ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                       ;
; VCO_POST_SCALE                ; 0                             ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                       ;
; CBXI_PARAMETER                ; mipi_clkpll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                ;
+-------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|atoi:atoi_u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_int_nbit     ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; p_waddresswidth ; 5     ; Signed Integer                                                                      ;
; p_wdatawidth    ; 8     ; Signed Integer                                                                      ;
; p_raddresswidth ; 5     ; Signed Integer                                                                      ;
; p_rdatawidth    ; 8     ; Signed Integer                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_23u1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_decode:u_cmd_decode|itoa:itoa_u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_int_nbit     ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffered_ram:tx_buffer ;
+----------------+---------------------+------------------------------+
; Parameter Name ; Value               ; Type                         ;
+----------------+---------------------+------------------------------+
; p_addresswidth ; 9                   ; Signed Integer               ;
; p_datawidth    ; 16                  ; Signed Integer               ;
; p_init_file    ; ./tx_buf_512x16.mif ; String                       ;
+----------------+---------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./tx_buf_512x16.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_jur1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:mipi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 314                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 314                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 965                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 314                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 2                                                ;
; Entity Instance               ; clk_gen:main_clk_gen|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
; Entity Instance               ; mipi_clkpll:mipi_clk_gen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 38461                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                   ;
; Entity Instance                           ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mipi_clkpll:mipi_clk_gen"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_gen:main_clk_gen"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c2     ; Output ; Info     ; Explicitly unconnected                                                              ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 1              ; mipi          ; 314                 ; 314              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 385                         ;
; cycloneiii_ff         ; 711                         ;
;     ENA               ; 489                         ;
;     ENA SCLR          ; 25                          ;
;     ENA SLD           ; 95                          ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 7                           ;
;     SLD               ; 1                           ;
;     plain             ; 81                          ;
; cycloneiii_io_obuf    ; 56                          ;
; cycloneiii_lcell_comb ; 1097                        ;
;     arith             ; 74                          ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 10                          ;
;     normal            ; 1023                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 274                         ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 504                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "mipi"                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                             ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                                                                                         ; Details ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk_gen:main_clk_gen|c2                                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2]                                               ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[0]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[88]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[0]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[88]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[1]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[89]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[1]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[89]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[2]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[90]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[2]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[90]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[3]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[91]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[3]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[91]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[4]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[92]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[4]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[92]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[5]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[93]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[5]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[93]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[6]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[94]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[6]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[94]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[7]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[95]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|i_int[7]                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_data[95]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[0]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[0]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[10]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[10]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[11]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[11]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[12]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[12]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[13]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[13]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[14]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[14]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[15]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[15]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[1]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[1]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[2]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[2]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[3]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[3]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[4]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[4]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[5]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[5]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4_wirecell                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[6]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[6]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add0~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[7]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[7]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[8]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[8]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[9]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|itoa:itoa_u|o_char[9]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|itoa:itoa_u|Add1~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|m_mipi_div_set                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|m_mipi_div_set                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|m_mipi_div_set                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|m_mipi_div_set                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|m_mipi_start                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|m_mipi_start                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|m_mipi_start                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|m_mipi_start                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~0                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~1                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~2                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~3                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_address[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~4                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[5]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[5]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[6]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[6]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[7]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[7]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wrdata[7]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[7]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wren       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~5                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_in_wren       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~5                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[0] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[0] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[1] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[1] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[2] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[2] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[3] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[3] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[4] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[4] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[5] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[5] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[6] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[6] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[6] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[6] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[7] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[7] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|a_out_rddata[7] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_a[7] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~6                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~6                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~7                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~7                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~8                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~8                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~9                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~9                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~10                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_address[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~10                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]~0                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[0]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]~0                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]~1                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[1]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]~1                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]~2                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[2]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]~2                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]~3                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[3]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]~3                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]~4                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[4]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]~4                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]~5                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[5]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]~5                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]~6                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[6]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]~6                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[7]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]~7                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wrdata[7]  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]~7                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wren       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~11                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_in_wren       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~11                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[0] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[0] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[1] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[1] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[2] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[2] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[2] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[3] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[3] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[3] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[4] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[4] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[4] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[5] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[5] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[5] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[6] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[6] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[6] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[6] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[7] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[7] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|b_out_rddata[7] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[7] ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0]~_wirecell                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[0]~_wirecell                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[0]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[0]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1]~_wirecell                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[1]~_wirecell                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[0]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[0]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[0]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[0]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[1]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[1]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[1]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[1]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[2]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[2]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[2]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[2]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[3]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[3]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[3]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[3]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[4]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[4]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[4]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[4]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[5]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[5]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[5]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[5]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[6]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[6]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[6]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[6]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[7]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[7]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|div[7]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div[7]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[0]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[0]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[1]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[1]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[2]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[2]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[3]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[3]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[4]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_waddr[4]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_waddr[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[0]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[0]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[0]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[1]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[1]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[2]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[2]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[2]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[3]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[3]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[3]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[4]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[4]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[4]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[5]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[5]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[5]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[5]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[6]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[6]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[6]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[6]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[7]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[7]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wdata[7]                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wdata[7]                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wr                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wr                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|i_buf_wr                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_buf_wr                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[0]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[0]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[1]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[1]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[2]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[3]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[3]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[4]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[4]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[0]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[0]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[0]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[0]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[1]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[1]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[1]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[1]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[2]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[2]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[2]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[2]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[3]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[3]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[3]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[3]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[4]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[4]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[4]                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[4]                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~10                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~10                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~11                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~11                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~12                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~12                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~13                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~13                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~14                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_waddr[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Add15~14                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]~0                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[0]~0                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]~1                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[1]~1                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]~2                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[2]~2                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]~3                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[3]~3                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]~4                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[4]~4                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]~5                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[5]~5                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]~6                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[6]~6                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]~7                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wdata[7]~7                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wr                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wr~0                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wr                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wr~0                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_clk                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_clk                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_clk                                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_clk                                                                                              ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[0]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[0]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[0]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[0]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[1]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[1]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[1]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[1]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[2]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[2]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[2]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[2]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[3]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[3]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[3]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[3]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[4]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[4]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[4]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[4]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[5]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[5]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[5]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[5]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[6]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[6]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[6]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[6]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[7]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[7]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[7]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[7]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_op                                      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_op                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_op                                      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_op                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_start                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_start                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_start                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_start                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[0]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[0]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[0]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[1]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[1]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[1]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[2]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[2]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[2]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[3]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[3]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[3]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[4]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[4]                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_wdata_num[4]                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[0]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[0]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[0]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[0]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[1]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[1]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[1]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[1]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[2]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[2]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[2]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[2]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[3]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[3]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[3]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[3]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[4]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[4]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[4]                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|num[4]                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|i_data                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|pb_data~0                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|i_data                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|pb_data~0                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|i_strobe                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector40~1                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|i_strobe                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector40~1                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|o_parity                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|t_parity~_wirecell                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|o_parity                     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|t_parity~_wirecell                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sclk                                         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sclk                                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sclk                                         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sclk                                                                                                  ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdi                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; Mux0~0                                                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdi                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; Mux0~0                                                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdo                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector41~2                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdo                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector41~2                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdo_en                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector42~2                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sdo_en                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|Selector42~2                                                                                          ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|set                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div_set                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|set                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_div_set                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[0]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[0]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[0]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[0]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[1]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[1]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[1]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[1]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[3]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[3]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[3]                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[3]                                                                                             ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[0]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[0]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[0]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[1]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[1]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[1]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[2]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[2]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[3]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[4]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[4]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[5]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[7]                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[7]                                                                                            ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.000                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.000~_wirecell                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.000                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.000~_wirecell                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.001                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.001                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.001                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.001                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.010                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.010                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.010                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.010                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.011                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.011                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.011                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.011                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.101                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.101                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.101                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.101                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.110                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.110                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.110                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.110                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.111                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.111                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.111                                       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st.111                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[1]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[1]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[1]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[1]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[2]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[2]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[2]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[2]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[3]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[3]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[3]                                  ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[3]                                                                                           ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|start                                        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_start                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|start                                        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|mipi_start                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_exe                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_exe                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_exe                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_exe                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_set                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_set                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_set                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_set                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_start                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_start                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|proc_mipi_start                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|proc_mipi_start                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[0]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[0]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[10]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[10]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[10]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[10]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[11]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[11]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[11]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[11]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[12]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[12]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[12]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[12]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[13]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[13]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[13]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[13]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[14]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[14]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[14]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[14]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[15]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[15]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[15]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[15]                                                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[1]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[1]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[2]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[2]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[3]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[3]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[4]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[4]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[5]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[5]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[6]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[6]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[7]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[7]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[8]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[8]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[9]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[9]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_data[9]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; USB_DB[9]                                                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_eop                                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_eop~_wirecell                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|rx_eop                                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_eop~_wirecell                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_eop                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_eop                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_eop                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_eop                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_err                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_err                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_err                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_err                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[10]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[10]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[10]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[10]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[11]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[11]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[11]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[11]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[12]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[12]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[12]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[12]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[13]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[13]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[13]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[13]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[14]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[14]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[14]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[14]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[15]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[15]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[15]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[15]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[8]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[8]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[8]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[8]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[9]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[9]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_mode[9]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_mode[9]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[10]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[10]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[10]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[10]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[11]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[11]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[11]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[11]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[12]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[12]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[12]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[12]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[13]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[13]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[13]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[13]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[14]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[14]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[14]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[14]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[15]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[15]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[15]                                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[15]                                                                                                   ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[8]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[8]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[8]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[8]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[9]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[9]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_msg_type[9]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|rx_msg_type[9]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|rx_sop                                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_sop                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_sop                                                   ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_sop                                                                                                ; N/A     ;
; pkt_decode:u_cmd_decode|rx_vd                                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_vd                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|rx_vd                                                    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; usb_slavefifo:u_usb_slavefifo|rx_cache_vd                                                                                                 ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_addr[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_baddr                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|tx_addr[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_buf_baddr                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[0]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[0]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[0]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[10]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[10]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[10]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[10]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[11]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[11]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[11]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[11]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[12]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[12]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[12]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[12]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[13]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[13]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[13]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[13]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[14]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[14]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[14]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[14]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[15]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[15]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[15]                                              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[15]                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[1]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[1]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[1]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[2]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[2]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[2]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[3]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[3]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[3]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[4]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[4]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[4]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[5]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[5]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[5]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[6]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[6]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[6]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[7]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[7]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[7]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[8]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[8]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[8]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[9]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[9]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_data[9]                                               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_data[9]                                                                                                        ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[0]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[0]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[1]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[1]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[2]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[2]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[3]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[3]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[4]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[4]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[5]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[5]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[6]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[6]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_addr[7]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_addr[7]                                                                                                    ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[0]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[0]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[10]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[10]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[11]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[11]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[12]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[12]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[13]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[13]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[14]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[14]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[15]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[15]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[1]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[1]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[2]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[2]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[3]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[3]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[4]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[4]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[5]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[5]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[6]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[6]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[7]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[7]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[8]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[8]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[9]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_pf[9]                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|tx_msg_pf[9]                                             ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_msg_pf[9]                                                                                                      ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[0]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[0]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[0]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[0]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[10]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[10]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[11]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[11]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[12]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[12]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[13]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[13]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[14]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[14]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[15]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[15]                                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[1]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[1]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[1]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[1]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[2]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[2]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[3]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[3]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[4]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[4]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[5]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[5]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; VCC                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[6]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[6]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[7]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[7]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                                       ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[8]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[8]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[8]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[8]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[9]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[9]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_pf_code[9]                                            ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_pf_code[9]                                                                                                     ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.000                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.000~_wirecell                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.000                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.000~_wirecell                                                                                               ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.001                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.001                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.001                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.001                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.010                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.010                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.010                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.010                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.011                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.011                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.011                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.011                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.101                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.101                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.101                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.101                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.110                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.110                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.110                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.110                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.111                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.111                                                                                                         ; N/A     ;
; pkt_decode:u_cmd_decode|tx_st.111                                                ; pre-synthesis ; connected ; Top                ; post-synthesis    ; pkt_decode:u_cmd_decode|tx_st.111                                                                                                         ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~GND                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
; mipi|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:mipi ; post-synthesis    ; sld_signaltap:mipi|~VCC                                                                                                                   ; N/A     ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Sep 18 16:33:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usbtomipi -c usbtomipi_v2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /usbtomipi/fpga/src/mipi.v
    Info (12023): Found entity 1: mipi File: X:/USBToMIPI/FPGA/src/mipi.v Line: 20
    Info (12023): Found entity 2: parity File: X:/USBToMIPI/FPGA/src/mipi.v Line: 485
Info (12021): Found 2 design units, including 2 entities, in source file /usbtomipi/fpga/src/buffered_ram.v
    Info (12023): Found entity 1: buffered_ram File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 22
    Info (12023): Found entity 2: buffered_ram_tdp File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 104
Info (12021): Found 3 design units, including 3 entities, in source file /usbtomipi/fpga/src/pkt_decode.v
    Info (12023): Found entity 1: pkt_decode File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 21
    Info (12023): Found entity 2: atoi File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 601
    Info (12023): Found entity 3: itoa File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 673
Info (12021): Found 1 design units, including 1 entities, in source file /usbtomipi/fpga/src/usb.v
    Info (12023): Found entity 1: usb_slavefifo File: X:/USBToMIPI/FPGA/src/usb.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /usbtomipi/fpga/src/top.v
    Info (12023): Found entity 1: top File: X:/USBToMIPI/FPGA/src/top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /usbtomipi/fpga/src/core/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: X:/USBToMIPI/FPGA/src/core/clk_gen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /usbtomipi/fpga/src/core/mipi_clkpll.v
    Info (12023): Found entity 1: mipi_clkpll File: X:/USBToMIPI/FPGA/src/core/mipi_clkpll.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:main_clk_gen" File: X:/USBToMIPI/FPGA/src/top.v Line: 96
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:main_clk_gen|altpll:altpll_component" File: X:/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
Info (12130): Elaborated megafunction instantiation "clk_gen:main_clk_gen|altpll:altpll_component" File: X:/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
Info (12133): Instantiated megafunction "clk_gen:main_clk_gen|altpll:altpll_component" with the following parameter: File: X:/USBToMIPI/FPGA/src/core/clk_gen.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll File: X:/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 31
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mipi_clkpll" for hierarchy "mipi_clkpll:mipi_clk_gen" File: X:/USBToMIPI/FPGA/src/top.v Line: 107
Info (12128): Elaborating entity "altpll" for hierarchy "mipi_clkpll:mipi_clk_gen|altpll:altpll_component" File: X:/USBToMIPI/FPGA/src/core/mipi_clkpll.v Line: 95
Info (12130): Elaborated megafunction instantiation "mipi_clkpll:mipi_clk_gen|altpll:altpll_component" File: X:/USBToMIPI/FPGA/src/core/mipi_clkpll.v Line: 95
Info (12133): Instantiated megafunction "mipi_clkpll:mipi_clk_gen|altpll:altpll_component" with the following parameter: File: X:/USBToMIPI/FPGA/src/core/mipi_clkpll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "26"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "38461"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mipi_clkpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mipi_clkpll_altpll.v
    Info (12023): Found entity 1: mipi_clkpll_altpll File: X:/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 30
Info (12128): Elaborating entity "mipi_clkpll_altpll" for hierarchy "mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "usb_slavefifo" for hierarchy "usb_slavefifo:u_usb_slavefifo" File: X:/USBToMIPI/FPGA/src/top.v Line: 158
Info (12128): Elaborating entity "pkt_decode" for hierarchy "pkt_decode:u_cmd_decode" File: X:/USBToMIPI/FPGA/src/top.v Line: 242
Info (12128): Elaborating entity "atoi" for hierarchy "pkt_decode:u_cmd_decode|atoi:atoi_u" File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 111
Info (12128): Elaborating entity "mipi" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u" File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 471
Info (12128): Elaborating entity "buffered_ram_tdp" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer" File: X:/USBToMIPI/FPGA/src/mipi.v Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
Info (12130): Elaborated megafunction instantiation "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
Info (12133): Instantiated megafunction "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram" with the following parameter: File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 163
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "ram_block_type" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23u1.tdf
    Info (12023): Found entity 1: altsyncram_23u1 File: X:/USBToMIPI/FPGA/prj/db/altsyncram_23u1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23u1" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "parity" for hierarchy "pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u" File: X:/USBToMIPI/FPGA/src/mipi.v Line: 150
Info (12128): Elaborating entity "itoa" for hierarchy "pkt_decode:u_cmd_decode|itoa:itoa_u" File: X:/USBToMIPI/FPGA/src/pkt_decode.v Line: 500
Info (12128): Elaborating entity "buffered_ram" for hierarchy "buffered_ram:tx_buffer" File: X:/USBToMIPI/FPGA/src/top.v Line: 256
Info (12128): Elaborating entity "altsyncram" for hierarchy "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
Info (12130): Elaborated megafunction instantiation "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
Info (12133): Instantiated megafunction "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram" with the following parameter: File: X:/USBToMIPI/FPGA/src/buffered_ram.v Line: 77
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "init_file" = "./tx_buf_512x16.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jur1.tdf
    Info (12023): Found entity 1: altsyncram_jur1 File: X:/USBToMIPI/FPGA/prj/db/altsyncram_jur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jur1" for hierarchy "buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k124.tdf
    Info (12023): Found entity 1: altsyncram_k124 File: X:/USBToMIPI/FPGA/prj/db/altsyncram_k124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: X:/USBToMIPI/FPGA/prj/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: X:/USBToMIPI/FPGA/prj/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf
    Info (12023): Found entity 1: cntr_5ii File: X:/USBToMIPI/FPGA/prj/db/cntr_5ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: X:/USBToMIPI/FPGA/prj/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: X:/USBToMIPI/FPGA/prj/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: X:/USBToMIPI/FPGA/prj/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: X:/USBToMIPI/FPGA/prj/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: X:/USBToMIPI/FPGA/prj/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: X:/USBToMIPI/FPGA/prj/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "mipi"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.09.18.16:34:12 Progress: Loading sldc68575f6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc68575f6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: X:/USBToMIPI/FPGA/prj/db/ip/sldc68575f6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[0]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[1]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[2]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SCLK[3]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[0]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[1]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[2]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDA[3]" and its non-tri-state driver. File: X:/USBToMIPI/FPGA/src/top.v Line: 56
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[0]" is moved to its source File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[1]" is moved to its source File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[2]" is moved to its source File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SDA[3]" is moved to its source File: X:/USBToMIPI/FPGA/src/top.v Line: 56
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SCLK[0]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[1]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[2]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SCLK[3]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 55
    Warning (13010): Node "SDA[0]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[1]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[2]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 56
    Warning (13010): Node "SDA[3]~synth" File: X:/USBToMIPI/FPGA/src/top.v Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "USB_PKEND" is stuck at VCC File: X:/USBToMIPI/FPGA/src/top.v Line: 66
    Warning (13410): Pin "USB_FIFOADR[0]" is stuck at GND File: X:/USBToMIPI/FPGA/src/top.v Line: 67
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_0_" driven by bidirectional pin "USB_DB[0]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_1_" driven by bidirectional pin "USB_DB[1]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_2_" driven by bidirectional pin "USB_DB[2]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_3_" driven by bidirectional pin "USB_DB[3]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_4_" driven by bidirectional pin "USB_DB[4]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_5_" driven by bidirectional pin "USB_DB[5]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_6_" driven by bidirectional pin "USB_DB[6]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_7_" driven by bidirectional pin "USB_DB[7]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_8_" driven by bidirectional pin "USB_DB[8]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_9_" driven by bidirectional pin "USB_DB[9]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_10_" driven by bidirectional pin "USB_DB[10]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_11_" driven by bidirectional pin "USB_DB[11]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_12_" driven by bidirectional pin "USB_DB[12]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_13_" driven by bidirectional pin "USB_DB[13]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_14_" driven by bidirectional pin "USB_DB[14]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Warning (14632): Output pin "pre_syn.bp.u_cmd_decode_rx_data_15_" driven by bidirectional pin "USB_DB[15]" cannot be tri-stated File: X:/USBToMIPI/FPGA/src/top.v Line: 62
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "mipi" to all 661 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: X:/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 44
Warning (15899): PLL "mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: X:/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 44
Info (21057): Implemented 6592 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 6177 logic cells
    Info (21064): Implemented 338 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 953 megabytes
    Info: Processing ended: Sun Sep 18 16:34:29 2016
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:33


