{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525693179231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525693179234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  7 13:39:38 2018 " "Processing started: Mon May  7 13:39:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525693179234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525693179234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525693179235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525693179455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525693179998 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525693179998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525693179998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/QuadratureDecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/QuadratureDecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525693179999 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525693179999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525693179999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_demonstrator " "Elaborating entity \"esl_demonstrator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525693180074 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED esl_demonstrator.vhd(10) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(10): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525693180075 "|esl_demonstrator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(24) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(24): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1525693180075 "|esl_demonstrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:encoder\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "encoder" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525693180078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525693180079 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_0_IN_old QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"GPIO_0_IN_old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(29) " "VHDL Process Statement warning at QuadratureDecoder.vhd(29): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(30) " "VHDL Process Statement warning at QuadratureDecoder.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter QuadratureDecoder.vhd(24) " "VHDL Process Statement warning at QuadratureDecoder.vhd(24): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[0\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[1\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[2\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[3\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[4\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[5\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[6\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[7\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[8\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180080 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[9\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[10\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[11\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[12\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[13\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[14\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[15\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[16\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[17\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[18\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[19\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[20\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[21\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[22\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180081 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[23\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[24\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[25\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[26\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[27\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[28\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[29\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[30\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[31\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525693180082 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[30\] GND pin " "The pin \"GPIO_0\[30\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[29\] GND pin " "The pin \"GPIO_0\[29\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[28\] GND pin " "The pin \"GPIO_0\[28\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[27\] GND pin " "The pin \"GPIO_0\[27\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[26\] GND pin " "The pin \"GPIO_0\[26\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[19\] GND pin " "The pin \"GPIO_0\[19\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[17\] GND pin " "The pin \"GPIO_0\[17\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[16\] GND pin " "The pin \"GPIO_0\[16\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[14\] GND pin " "The pin \"GPIO_0\[14\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[13\] GND pin " "The pin \"GPIO_0\[13\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] GND pin " "The pin \"GPIO_0\[8\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525693180528 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1525693180528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525693180558 "|esl_demonstrator|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525693180558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525693180693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180693 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525693180759 "|esl_demonstrator|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1525693180759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525693180760 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525693180760 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525693180760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525693180760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525693180771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  7 13:39:40 2018 " "Processing ended: Mon May  7 13:39:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525693180771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525693180771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525693180771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525693180771 ""}
