Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 15 21:30:29 2024
| Host         : DESKTOP-5JNUKTK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov5640_eth_rgmii_timing_summary_routed.rpt -pb ov5640_eth_rgmii_timing_summary_routed.pb -rpx ov5640_eth_rgmii_timing_summary_routed.rpx -warn_on_violation
| Design       : ov5640_eth_rgmii
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: camera_pclk (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: phy_reg_config_inst/mdc_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.917        0.000                      0                  612        0.116        0.000                      0                  612        3.500        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out1_pll  {0.000 4.000}        8.000           125.000         
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clk_out3_pll  {0.000 21.000}       42.000          23.810          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_pll        1.790        0.000                      0                  250        0.116        0.000                      0                  250        3.500        0.000                       0                   173  
  clk_out2_pll       13.882        0.000                      0                  266        0.188        0.000                      0                  266        9.500        0.000                       0                   157  
  clk_out3_pll                                                                                                                                                   39.845        0.000                       0                     2  
  clkfbout_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll       clk_out1_pll             3.901        0.000                      0                   32        0.743        0.000                      0                   32  
**async_default**  clk_out2_pll       clk_out1_pll             0.917        0.000                      0                   64        0.228        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/FSM_sequential_ctrl_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 2.717ns (44.358%)  route 3.408ns (55.642%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 6.051 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.239ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.833    -1.239    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y8           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456    -0.783 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/Q
                         net (fo=6, routed)           0.833     0.050    eth_udp_send/async_fifo/async_fifo_ctrl_inst/p_0_in41_in
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     0.174 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry__1_i_3/O
                         net (fo=13, routed)          0.482     0.656    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_bin_8
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124     0.780 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_1/O
                         net (fo=9, routed)           0.691     1.471    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_bin_3
    SLICE_X6Y8           LUT3 (Prop_lut3_I0_O)        0.124     1.595 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_6/O
                         net (fo=1, routed)           0.000     1.595    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_6_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.975 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry/CO[3]
                         net (fo=1, routed)           0.000     1.975    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.290 f  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry__0/O[3]
                         net (fo=2, routed)           0.639     2.929    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw[7]
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.307     3.236 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/ctrl_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.236    eth_udp_send/async_fifo_n_8
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.637 r  eth_udp_send/ctrl_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.637    eth_udp_send/ctrl_state0_carry_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.794 r  eth_udp_send/ctrl_state0_carry__0/CO[1]
                         net (fo=2, routed)           0.763     4.558    eth_udp_send/ctrl_state0_carry__0_n_2
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.329     4.887 r  eth_udp_send/FSM_sequential_ctrl_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.887    eth_udp_send/FSM_sequential_ctrl_state[0]_i_1_n_0
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/FSM_sequential_ctrl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.648     6.051    eth_udp_send/CLK
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/FSM_sequential_ctrl_state_reg[0]/C
                         clock pessimism              0.679     6.730    
                         clock uncertainty           -0.085     6.646    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.031     6.677    eth_udp_send/FSM_sequential_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/Go_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.711ns (44.333%)  route 3.404ns (55.667%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 6.051 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.239ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.833    -1.239    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y8           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456    -0.783 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[10]/Q
                         net (fo=6, routed)           0.833     0.050    eth_udp_send/async_fifo/async_fifo_ctrl_inst/p_0_in41_in
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.124     0.174 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry__1_i_3/O
                         net (fo=13, routed)          0.482     0.656    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_bin_8
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124     0.780 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_1/O
                         net (fo=9, routed)           0.691     1.471    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_bin_3
    SLICE_X6Y8           LUT3 (Prop_lut3_I0_O)        0.124     1.595 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_6/O
                         net (fo=1, routed)           0.000     1.595    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_i_6_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.975 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry/CO[3]
                         net (fo=1, routed)           0.000     1.975    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.290 f  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw_carry__0/O[3]
                         net (fo=2, routed)           0.639     2.929    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdusedw[7]
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.307     3.236 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/ctrl_state0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.236    eth_udp_send/async_fifo_n_8
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.637 r  eth_udp_send/ctrl_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.637    eth_udp_send/ctrl_state0_carry_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.794 r  eth_udp_send/ctrl_state0_carry__0/CO[1]
                         net (fo=2, routed)           0.759     4.554    eth_udp_send/ctrl_state0_carry__0_n_2
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.323     4.877 r  eth_udp_send/Go_i_1__0/O
                         net (fo=1, routed)           0.000     4.877    eth_udp_send/Go_i_1__0_n_0
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/Go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.648     6.051    eth_udp_send/CLK
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/Go_reg/C
                         clock pessimism              0.679     6.730    
                         clock uncertainty           -0.085     6.646    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.075     6.721    eth_udp_send/Go_reg
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 2.702ns (57.960%)  route 1.960ns (42.040%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.792    -1.279    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y2          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.175 r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.162     2.337    eth_udp_send/async_fifo/dpram_inst/fifo_rddata[1]
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.461 r  eth_udp_send/async_fifo/dpram_inst/GMII_TXD_reg[1]_i_3/O
                         net (fo=1, routed)           0.798     3.259    eth_udp_send/crc32_d8/GMII_TXD_reg_reg[1]_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.124     3.383 r  eth_udp_send/crc32_d8/GMII_TXD_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.383    eth_udp_send/crc32_d8_n_5
    SLICE_X5Y18          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/CLK
    SLICE_X5Y18          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[1]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)        0.029     6.633    eth_udp_send/GMII_TXD_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 2.702ns (58.478%)  route 1.919ns (41.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6.047 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.792    -1.279    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y2          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.175 r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/DOBDO[3]
                         net (fo=1, routed)           1.492     2.667    eth_udp_send/async_fifo/dpram_inst/fifo_rddata[3]
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     2.791 r  eth_udp_send/async_fifo/dpram_inst/GMII_TXD_reg[3]_i_4/O
                         net (fo=1, routed)           0.427     3.218    eth_udp_send/crc32_d8/GMII_TXD_reg_reg[3]_1
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.342 r  eth_udp_send/crc32_d8/GMII_TXD_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.342    eth_udp_send/crc32_d8_n_4
    SLICE_X5Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.644     6.047    eth_udp_send/CLK
    SLICE_X5Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[3]/C
                         clock pessimism              0.640     6.687    
                         clock uncertainty           -0.085     6.603    
    SLICE_X5Y20          FDCE (Setup_fdce_C_D)        0.029     6.632    eth_udp_send/GMII_TXD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 2.702ns (58.477%)  route 1.919ns (41.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6.047 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.792    -1.279    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y2          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.175 r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.364     2.539    eth_udp_send/async_fifo/dpram_inst/fifo_rddata[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  eth_udp_send/async_fifo/dpram_inst/GMII_TXD_reg[0]_i_3/O
                         net (fo=1, routed)           0.555     3.218    eth_udp_send/crc32_d8/GMII_TXD_reg_reg[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.342 r  eth_udp_send/crc32_d8/GMII_TXD_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.342    eth_udp_send/crc32_d8_n_6
    SLICE_X6Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.644     6.047    eth_udp_send/CLK
    SLICE_X6Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[0]/C
                         clock pessimism              0.640     6.687    
                         clock uncertainty           -0.085     6.603    
    SLICE_X6Y20          FDCE (Setup_fdce_C_D)        0.081     6.684    eth_udp_send/GMII_TXD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 eth_udp_send/fifo_rdreq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.475ns (53.844%)  route 2.122ns (46.156%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 5.976 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.742    -1.330    eth_udp_send/CLK
    SLICE_X9Y18          FDCE                                         r  eth_udp_send/fifo_rdreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456    -0.874 r  eth_udp_send/fifo_rdreq_reg/Q
                         net (fo=3, routed)           1.168     0.295    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_1
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.124     0.419 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6/O
                         net (fo=1, routed)           0.000     0.419    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.951    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.065    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_4_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.378 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_3/O[3]
                         net (fo=3, routed)           0.953     2.331    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdaddress[11]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.306     2.637 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.637    eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.013 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.267 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     3.267    eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre0_carry__0_n_3
    SLICE_X8Y12          FDPE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.573     5.976    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X8Y12          FDPE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre_reg/C
                         clock pessimism              0.676     6.652    
                         clock uncertainty           -0.085     6.568    
    SLICE_X8Y12          FDPE (Setup_fdpe_C_D)        0.094     6.662    eth_udp_send/async_fifo/async_fifo_ctrl_inst/empty_pre_reg
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 2.702ns (59.692%)  route 1.825ns (40.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6.047 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.787    -1.284    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.170 r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/DOBDO[2]
                         net (fo=1, routed)           1.028     2.198    eth_udp_send/async_fifo/dpram_inst/fifo_rddata[6]
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.124     2.322 r  eth_udp_send/async_fifo/dpram_inst/GMII_TXD_reg[6]_i_4/O
                         net (fo=1, routed)           0.797     3.119    eth_udp_send/crc32_d8/GMII_TXD_reg_reg[6]_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     3.243 r  eth_udp_send/crc32_d8/GMII_TXD_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.243    eth_udp_send/crc32_d8_n_1
    SLICE_X4Y19          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.644     6.047    eth_udp_send/CLK
    SLICE_X4Y19          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[6]/C
                         clock pessimism              0.640     6.687    
                         clock uncertainty           -0.085     6.603    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.081     6.684    eth_udp_send/GMII_TXD_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 eth_udp_send/fifo_rdreq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.334ns (35.779%)  route 2.394ns (64.221%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 6.016 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.742    -1.330    eth_udp_send/CLK
    SLICE_X9Y18          FDCE                                         r  eth_udp_send/fifo_rdreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456    -0.874 r  eth_udp_send/fifo_rdreq_reg/Q
                         net (fo=3, routed)           1.168     0.295    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_1
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.124     0.419 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6/O
                         net (fo=1, routed)           0.000     0.419    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.951    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.173 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_4/O[0]
                         net (fo=3, routed)           1.226     2.399    eth_udp_send/async_fifo/dpram_inst/rdaddress[4]
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.613     6.016    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/CLKBWRCLK
                         clock pessimism              0.676     6.692    
                         clock uncertainty           -0.085     6.607    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     5.866    eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 eth_udp_send/fifo_rdreq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.465ns (39.334%)  route 2.260ns (60.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 6.016 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.742    -1.330    eth_udp_send/CLK
    SLICE_X9Y18          FDCE                                         r  eth_udp_send/fifo_rdreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456    -0.874 r  eth_udp_send/fifo_rdreq_reg/Q
                         net (fo=3, routed)           1.168     0.295    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_1
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.124     0.419 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6/O
                         net (fo=1, routed)           0.000     0.419    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_6_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.951 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.951    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_5_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.065    eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_4_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/use_bram.ram_reg_0_i_3/O[2]
                         net (fo=3, routed)           1.091     2.395    eth_udp_send/async_fifo/dpram_inst/rdaddress[10]
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.613     6.016    eth_udp_send/async_fifo/dpram_inst/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/CLKBWRCLK
                         clock pessimism              0.676     6.692    
                         clock uncertainty           -0.085     6.607    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744     5.863    eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1
  -------------------------------------------------------------------
                         required time                          5.863    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 eth_udp_send/cnt_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/cnt_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.631ns (58.199%)  route 1.890ns (41.801%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.246ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.826    -1.246    eth_udp_send/CLK
    SLICE_X6Y16          FDCE                                         r  eth_udp_send/cnt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518    -0.728 f  eth_udp_send/cnt_data_reg[3]/Q
                         net (fo=3, routed)           0.807     0.080    eth_udp_send/cnt_data_reg[3]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     0.204 r  eth_udp_send/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.204    eth_udp_send/i__carry_i_6_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.754 r  eth_udp_send/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.754    eth_udp_send/state1_inferred__1/i__carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.911 f  eth_udp_send/state1_inferred__1/i__carry__0/CO[1]
                         net (fo=16, routed)          1.082     1.993    eth_udp_send/state1_inferred__1/i__carry__0_n_2
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.329     2.322 r  eth_udp_send/cnt_data[0]_i_8/O
                         net (fo=1, routed)           0.000     2.322    eth_udp_send/cnt_data[0]_i_8_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.835 r  eth_udp_send/cnt_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    eth_udp_send/cnt_data_reg[0]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.952 r  eth_udp_send/cnt_data_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    eth_udp_send/cnt_data_reg[4]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.275 r  eth_udp_send/cnt_data_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.275    eth_udp_send/cnt_data_reg[8]_i_1_n_6
    SLICE_X6Y18          FDCE                                         r  eth_udp_send/cnt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/CLK
    SLICE_X6Y18          FDCE                                         r  eth_udp_send/cnt_data_reg[9]/C
                         clock pessimism              0.679     6.727    
                         clock uncertainty           -0.085     6.643    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)        0.109     6.752    eth_udp_send/cnt_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth_udp_send/crc32_d8/crc_result_o_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.616    -0.562    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  eth_udp_send/crc32_d8/crc_result_o_reg[30]/Q
                         net (fo=16, routed)          0.064    -0.357    eth_udp_send/crc32_d8/p_1_in14_in
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  eth_udp_send/crc32_d8/crc_result_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    eth_udp_send/crc32_d8/nextCRC32_D8_return[6]
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[6]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X2Y18          FDPE (Hold_fdpe_C_D)         0.121    -0.428    eth_udp_send/crc32_d8/crc_result_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.593    -0.585    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X10Y9          FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.380    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray[1]
    SLICE_X10Y9          FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.862    -0.821    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X10Y9          FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[1]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.023    -0.562    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth_udp_send/crc32_d8/crc_result_o_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.630%)  route 0.131ns (41.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.616    -0.562    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  eth_udp_send/crc32_d8/crc_result_o_reg[30]/Q
                         net (fo=16, routed)          0.131    -0.290    eth_udp_send/crc32_d8/p_1_in14_in
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  eth_udp_send/crc32_d8/crc_result_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    eth_udp_send/crc32_d8/nextCRC32_D8_return[4]
    SLICE_X0Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X0Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[4]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X0Y18          FDPE (Hold_fdpe_C_D)         0.120    -0.428    eth_udp_send/crc32_d8/crc_result_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.622    -0.556    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.299    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray[3]
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.891    -0.792    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[3]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.070    -0.486    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.622    -0.556    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.299    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray[5]
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.891    -0.792    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X7Y9           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[5]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.066    -0.490    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 eth_udp_send/crc32_d8/crc_result_o_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.615    -0.563    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDPE (Prop_fdpe_C_Q)         0.141    -0.422 r  eth_udp_send/crc32_d8/crc_result_o_reg[24]/Q
                         net (fo=8, routed)           0.143    -0.279    eth_udp_send/crc32_d8/p_7_in
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  eth_udp_send/crc32_d8/crc_result_o[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    eth_udp_send/crc32_d8/nextCRC32_D8_return[23]
    SLICE_X2Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[23]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X2Y20          FDPE (Hold_fdpe_C_D)         0.121    -0.429    eth_udp_send/crc32_d8/crc_result_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eth_udp_send/delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.588    -0.590    eth_udp_send/CLK
    SLICE_X8Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  eth_udp_send/delay_cnt_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.333    eth_udp_send/delay_cnt_reg_n_0_[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  eth_udp_send/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    eth_udp_send/delay_cnt__0[5]
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.855    -0.828    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[5]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092    -0.485    eth_udp_send/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eth_udp_send/crc32_d8/crc_result_o_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.616    -0.562    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.398 r  eth_udp_send/crc32_d8/crc_result_o_reg[14]/Q
                         net (fo=2, routed)           0.093    -0.305    eth_udp_send/crc32_d8/p_32_in62_in
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  eth_udp_send/crc32_d8/crc_result_o[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    eth_udp_send/crc32_d8/nextCRC32_D8_return[22]
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[22]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X3Y18          FDPE (Hold_fdpe_C_D)         0.091    -0.458    eth_udp_send/crc32_d8/crc_result_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.593    -0.585    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X9Y8           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_reg[11]/Q
                         net (fo=1, routed)           0.111    -0.333    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray[11]
    SLICE_X9Y8           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.862    -0.821    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X9Y8           FDRE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[11]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.046    -0.539    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_dly1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.006%)  route 0.108ns (33.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.593    -0.585    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X8Y7           FDCE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[1]/Q
                         net (fo=6, routed)           0.108    -0.313    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg__0[1]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.045    -0.268 r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray[0]
    SLICE_X9Y7           FDCE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.862    -0.821    eth_udp_send/async_fifo/async_fifo_ctrl_inst/CLK
    SLICE_X9Y7           FDCE                                         r  eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]/C
                         clock pessimism              0.249    -0.572    
    SLICE_X9Y7           FDCE (Hold_fdce_C_D)         0.092    -0.480    eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3      eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      eth_udp_send/async_fifo/dpram_inst/use_bram.ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y23     gmii_to_rgmii/ODDR_rgmii_clk/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y26     gmii_to_rgmii/ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y16     gmii_to_rgmii/rgmii_txd_o[0].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y17     gmii_to_rgmii/rgmii_txd_o[1].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18     gmii_to_rgmii/rgmii_txd_o[2].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y19     gmii_to_rgmii/rgmii_txd_o[3].ODDR_rgmii_txd/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y10     eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y10     eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y10     eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y10     eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y10     eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y9       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y16      eth_udp_send/FSM_sequential_ctrl_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y16      eth_udp_send/FSM_sequential_ctrl_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y17      eth_udp_send/GMII_TXD_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X9Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y7       eth_udp_send/async_fifo/async_fifo_ctrl_inst/rd_pntr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y22      eth_udp_send/cnt_crc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y19      eth_udp_send/cnt_crc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y16      eth_udp_send/cnt_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.882ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.344ns (23.271%)  route 4.432ns (76.729%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.069     3.406    camera_init/cnt[7]_i_3_n_0
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.352     3.758 r  camera_init/cnt[1]_i_1__0/O
                         net (fo=2, routed)           0.680     4.438    camera_init/p_1_in[1]
    SLICE_X6Y27          FDCE                                         r  camera_init/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.641    18.044    camera_init/clk_out2
    SLICE_X6Y27          FDCE                                         r  camera_init/cnt_reg[1]/C
                         clock pessimism              0.640    18.684    
                         clock uncertainty           -0.102    18.582    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)       -0.262    18.320    camera_init/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                 13.882    

Slack (MET) :             13.892ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.340ns (23.171%)  route 4.443ns (76.829%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.147     3.484    camera_init/cnt[7]_i_3_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.348     3.832 r  camera_init/cnt[2]_i_1__1/O
                         net (fo=2, routed)           0.613     4.446    camera_init/p_1_in[2]
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg_rep[2]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)       -0.244    18.337    camera_init/cnt_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 13.892    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.344ns (23.504%)  route 4.374ns (76.496%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.069     3.406    camera_init/cnt[7]_i_3_n_0
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.352     3.758 r  camera_init/cnt[1]_i_1__0/O
                         net (fo=2, routed)           0.622     4.381    camera_init/p_1_in[1]
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[1]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.266    18.315    camera_init/cnt_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             14.069ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.346ns (24.337%)  route 4.185ns (75.663%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.139     3.476    camera_init/cnt[7]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.354     3.830 r  camera_init/cnt[0]_i_1__1/O
                         net (fo=2, routed)           0.363     4.193    camera_init/p_1_in[0]
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[0]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.319    18.262    camera_init/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 14.069    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.318ns (22.765%)  route 4.472ns (77.235%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           0.952     3.289    camera_init/cnt[7]_i_3_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.326     3.615 r  camera_init/cnt[5]_i_1/O
                         net (fo=2, routed)           0.837     4.452    camera_init/p_1_in[5]
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg[5]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)       -0.028    18.553    camera_init/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.553    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.124ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.346ns (24.574%)  route 4.131ns (75.426%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.139     3.476    camera_init/cnt[7]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.354     3.830 r  camera_init/cnt[0]_i_1__1/O
                         net (fo=2, routed)           0.310     4.140    camera_init/p_1_in[0]
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[0]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.317    18.264    camera_init/cnt_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                 14.124    

Slack (MET) :             14.155ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.318ns (23.041%)  route 4.402ns (76.959%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           0.917     3.254    camera_init/cnt[7]_i_3_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.326     3.580 r  camera_init/cnt[6]_i_1/O
                         net (fo=2, routed)           0.803     4.383    camera_init/p_1_in[6]
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[6]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.043    18.538    camera_init/cnt_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 14.155    

Slack (MET) :             14.157ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.318ns (23.057%)  route 4.398ns (76.943%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 f  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 r  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 r  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 r  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           1.147     3.484    camera_init/cnt[7]_i_3_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.326     3.810 r  camera_init/cnt[3]_i_1__0/O
                         net (fo=2, routed)           0.569     4.379    camera_init/p_1_in[3]
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg[3]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)       -0.045    18.536    camera_init/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 14.157    

Slack (MET) :             14.242ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.318ns (24.089%)  route 4.153ns (75.911%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 r  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 f  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 f  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 f  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           0.847     3.184    camera_init/i2c_control/cnt_reg_rep[0]
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.326     3.510 r  camera_init/i2c_control/cnt[7]_i_1/O
                         net (fo=16, routed)          0.623     4.134    camera_init/i2c_control_n_4
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[0]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.376    camera_init/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 14.242    

Slack (MET) :             14.242ns  (required time - arrival time)
  Source:                 camera_init/delay_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.318ns (24.089%)  route 4.153ns (75.911%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.734    -1.338    camera_init/clk_out2
    SLICE_X13Y25         FDCE                                         r  camera_init/delay_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.419    -0.919 r  camera_init/delay_cnt_reg[20]/Q
                         net (fo=3, routed)           0.856    -0.062    camera_init/delay_cnt_reg_n_0_[20]
    SLICE_X13Y24         LUT4 (Prop_lut4_I2_O)        0.297     0.235 f  camera_init/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.667     0.902    camera_init/FSM_sequential_state[0]_i_6_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.026 f  camera_init/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.159     2.185    camera_init/FSM_sequential_state[0]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.152     2.337 f  camera_init/cnt[7]_i_3/O
                         net (fo=9, routed)           0.847     3.184    camera_init/i2c_control/cnt_reg_rep[0]
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.326     3.510 r  camera_init/i2c_control/cnt[7]_i_1/O
                         net (fo=16, routed)          0.623     4.134    camera_init/i2c_control_n_4
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    20.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.621 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.312    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.403 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.640    18.043    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[6]/C
                         clock pessimism              0.640    18.683    
                         clock uncertainty           -0.102    18.581    
    SLICE_X7Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.376    camera_init/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 14.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 camera_init/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.273%)  route 0.084ns (28.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.611    -0.567    camera_init/clk_out2
    SLICE_X6Y26          FDCE                                         r  camera_init/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  camera_init/cnt_reg[5]/Q
                         net (fo=5, routed)           0.084    -0.319    camera_init/cnt[5]
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  camera_init/cnt[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.274    camera_init/p_1_in[6]
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.877    -0.806    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg[6]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.092    -0.462    camera_init/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 camera_init/i2c_control/i2c_bit_shift/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/i2c_control/i2c_bit_shift/en_div_cnt_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.107%)  route 0.140ns (42.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.618    -0.560    camera_init/i2c_control/i2c_bit_shift/clk_out2
    SLICE_X5Y33          FDPE                                         r  camera_init/i2c_control/i2c_bit_shift/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141    -0.419 r  camera_init/i2c_control/i2c_bit_shift/state_reg[0]/Q
                         net (fo=18, routed)          0.140    -0.279    camera_init/i2c_control/i2c_bit_shift/state__0[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  camera_init/i2c_control/i2c_bit_shift/en_div_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camera_init/i2c_control/i2c_bit_shift/en_div_cnt_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/en_div_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.885    -0.798    camera_init/i2c_control/i2c_bit_shift/clk_out2
    SLICE_X4Y33          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/en_div_cnt_reg/C
                         clock pessimism              0.251    -0.547    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.121    -0.426    camera_init/i2c_control/i2c_bit_shift/en_div_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 camera_init/i2c_control/Cmd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/i2c_control/i2c_bit_shift/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.616    -0.562    camera_init/i2c_control/clk_out2
    SLICE_X6Y31          FDCE                                         r  camera_init/i2c_control/Cmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  camera_init/i2c_control/Cmd_reg[3]/Q
                         net (fo=5, routed)           0.106    -0.292    camera_init/i2c_control/i2c_bit_shift/state_reg[6]_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  camera_init/i2c_control/i2c_bit_shift/state[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    camera_init/i2c_control/i2c_bit_shift/p_1_in[6]
    SLICE_X7Y31          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.883    -0.800    camera_init/i2c_control/i2c_bit_shift/clk_out2
    SLICE_X7Y31          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/state_reg[6]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X7Y31          FDCE (Hold_fdce_C_D)         0.091    -0.458    camera_init/i2c_control/i2c_bit_shift/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 camera_init/cnt_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.305%)  route 0.309ns (68.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.611    -0.567    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  camera_init/cnt_reg_rep[0]/Q
                         net (fo=2, routed)           0.309    -0.117    camera_init/ov5640_init_table_rgb_inst/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.893    -0.789    camera_init/ov5640_init_table_rgb_inst/clk_out2
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/CLKARDCLK
                         clock pessimism              0.272    -0.518    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.335    camera_init/ov5640_init_table_rgb_inst/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.618    -0.560    camera_init/i2c_control/i2c_bit_shift/clk_out2
    SLICE_X3Y33          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[2]/Q
                         net (fo=8, routed)           0.186    -0.233    camera_init/i2c_control/i2c_bit_shift/div_cnt_reg_n_0_[2]
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  camera_init/i2c_control/i2c_bit_shift/div_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    camera_init/i2c_control/i2c_bit_shift/div_cnt[0]_i_1__0_n_0
    SLICE_X4Y33          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.885    -0.798    camera_init/i2c_control/i2c_bit_shift/clk_out2
    SLICE_X4Y33          FDCE                                         r  camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[0]/C
                         clock pessimism              0.272    -0.526    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.120    -0.406    camera_init/i2c_control/i2c_bit_shift/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 camera_init/cnt_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.611    -0.567    camera_init/clk_out2
    SLICE_X7Y26          FDCE                                         r  camera_init/cnt_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  camera_init/cnt_reg_rep[0]/Q
                         net (fo=2, routed)           0.308    -0.118    camera_init/ov5640_init_table_rgb_inst/Q[0]
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.890    -0.792    camera_init/ov5640_init_table_rgb_inst/clk_out2
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/CLKBWRCLK
                         clock pessimism              0.272    -0.521    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.338    camera_init/ov5640_init_table_rgb_inst/q_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 camera_init/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/Init_Done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.051%)  route 0.117ns (35.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X6Y27          FDCE                                         r  camera_init/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  camera_init/cnt_reg[1]/Q
                         net (fo=8, routed)           0.117    -0.284    camera_init/cnt[1]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  camera_init/Init_Done_i_1/O
                         net (fo=1, routed)           0.000    -0.239    camera_init/Init_Done_i_1_n_0
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.879    -0.804    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.092    -0.460    camera_init/Init_Done_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 camera_init/i2c_control/RW_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/i2c_control/clk_out2
    SLICE_X6Y28          FDRE                                         r  camera_init/i2c_control/RW_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  camera_init/i2c_control/RW_Done_reg/Q
                         net (fo=4, routed)           0.117    -0.285    camera_init/i2c_control/RW_Done
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  camera_init/i2c_control/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    camera_init/i2c_control_n_5
    SLICE_X7Y28          FDCE                                         r  camera_init/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.880    -0.803    camera_init/clk_out2
    SLICE_X7Y28          FDCE                                         r  camera_init/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091    -0.461    camera_init/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 camera_init/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/i2c_dly_cnt_max_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.133    -0.291    camera_init/state[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  camera_init/i2c_dly_cnt_max[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camera_init/i2c_dly_cnt_max[18]_i_1_n_0
    SLICE_X7Y27          FDCE                                         r  camera_init/i2c_dly_cnt_max_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.879    -0.804    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/i2c_dly_cnt_max_reg[18]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.092    -0.473    camera_init/i2c_dly_cnt_max_reg[18]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 camera_init/cnt_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.382%)  route 0.259ns (63.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X6Y27          FDCE                                         r  camera_init/cnt_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  camera_init/cnt_reg_rep[7]/Q
                         net (fo=2, routed)           0.259    -0.158    camera_init/ov5640_init_table_rgb_inst/Q[7]
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.893    -0.789    camera_init/ov5640_init_table_rgb_inst/clk_out2
    RAMB18_X0Y10         RAMB18E1                                     r  camera_init/ov5640_init_table_rgb_inst/q_reg/CLKARDCLK
                         clock pessimism              0.272    -0.518    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.388    camera_init/ov5640_init_table_rgb_inst/q_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     camera_init/ov5640_init_table_rgb_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     camera_init/ov5640_init_table_rgb_inst/q_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y29     camera_init/i2c_control/dly_cnt_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y27      camera_init/i2c_control/dly_cnt_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y27      camera_init/i2c_control/dly_cnt_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y29     camera_init/i2c_control/dly_cnt_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y24      camera_init/i2c_control/dly_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y29     camera_init/i2c_control/dly_cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y29     camera_init/i2c_control/dly_cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     camera_init/delay_cnt_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X8Y29      camera_init/i2c_control/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y29      camera_init/i2c_control/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      camera_init/i2c_control/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      camera_init/i2c_control/state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y27      camera_init/i2c_control/dly_cnt_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y27      camera_init/i2c_control/dly_cnt_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y24      camera_init/i2c_control/dly_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      camera_init/i2c_control/dly_cnt_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y28      camera_init/wrreg_req_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     camera_init/delay_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y24     camera_init/delay_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     camera_init/delay_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 21.000 }
Period(ns):         42.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         42.000      39.845     BUFGCTRL_X0Y4    pll/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         42.000      40.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       42.000      171.360    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.937ns (26.070%)  route 2.657ns (73.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 6.049 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.825     2.343    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X0Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.646     6.049    eth_udp_send/crc32_d8/CLK
    SLICE_X0Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[4]/C
                         clock pessimism              0.640     6.689    
                         clock uncertainty           -0.085     6.605    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361     6.244    eth_udp_send/crc32_d8/crc_result_o_reg[4]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.937ns (26.070%)  route 2.657ns (73.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 6.049 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.825     2.343    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X1Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.646     6.049    eth_udp_send/crc32_d8/CLK
    SLICE_X1Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[11]/C
                         clock pessimism              0.640     6.689    
                         clock uncertainty           -0.085     6.605    
    SLICE_X1Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     6.246    eth_udp_send/crc32_d8/crc_result_o_reg[11]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.937ns (26.070%)  route 2.657ns (73.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 6.049 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.825     2.343    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X1Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.646     6.049    eth_udp_send/crc32_d8/CLK
    SLICE_X1Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[19]/C
                         clock pessimism              0.640     6.689    
                         clock uncertainty           -0.085     6.605    
    SLICE_X1Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     6.246    eth_udp_send/crc32_d8/crc_result_o_reg[19]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.937ns (26.201%)  route 2.639ns (73.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.807     2.325    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y19          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[5]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.361     6.243    eth_udp_send/crc32_d8/crc_result_o_reg[5]
  -------------------------------------------------------------------
                         required time                          6.243    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.937ns (26.201%)  route 2.639ns (73.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.807     2.325    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y19          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[0]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X3Y19          FDPE (Recov_fdpe_C_PRE)     -0.359     6.245    eth_udp_send/crc32_d8/crc_result_o_reg[0]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.937ns (26.201%)  route 2.639ns (73.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.807     2.325    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y19          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[16]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X3Y19          FDPE (Recov_fdpe_C_PRE)     -0.359     6.245    eth_udp_send/crc32_d8/crc_result_o_reg[16]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.937ns (26.201%)  route 2.639ns (73.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.807     2.325    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y19          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[24]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X3Y19          FDPE (Recov_fdpe_C_PRE)     -0.359     6.245    eth_udp_send/crc32_d8/crc_result_o_reg[24]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.937ns (26.201%)  route 2.639ns (73.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 6.048 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.807     2.325    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y19          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.645     6.048    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y19          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[8]/C
                         clock pessimism              0.640     6.688    
                         clock uncertainty           -0.085     6.604    
    SLICE_X3Y19          FDPE (Recov_fdpe_C_PRE)     -0.359     6.245    eth_udp_send/crc32_d8/crc_result_o_reg[8]
  -------------------------------------------------------------------
                         required time                          6.245    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.937ns (26.434%)  route 2.608ns (73.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6.047 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.776     2.293    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y21          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.644     6.047    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y21          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[13]/C
                         clock pessimism              0.640     6.687    
                         clock uncertainty           -0.085     6.603    
    SLICE_X2Y21          FDPE (Recov_fdpe_C_PRE)     -0.361     6.242    eth_udp_send/crc32_d8/crc_result_o_reg[13]
  -------------------------------------------------------------------
                         required time                          6.242    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 eth_udp_send/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.937ns (26.434%)  route 2.608ns (73.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6.047 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030     1.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.028 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.173    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.072 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.820    -1.252    eth_udp_send/CLK
    SLICE_X7Y21          FDCE                                         r  eth_udp_send/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.796 r  eth_udp_send/state_reg[4]/Q
                         net (fo=15, routed)          0.892     0.097    eth_udp_send/crc32_d8/Q[4]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.149     0.246 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_3/O
                         net (fo=4, routed)           0.940     1.186    eth_udp_send/crc32_d8/state_reg[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.332     1.518 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.776     2.293    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y21          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896     8.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     2.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.644     6.047    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y21          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[21]/C
                         clock pessimism              0.640     6.687    
                         clock uncertainty           -0.085     6.603    
    SLICE_X2Y21          FDPE (Recov_fdpe_C_PRE)     -0.361     6.242    eth_udp_send/crc32_d8/crc_result_o_reg[21]
  -------------------------------------------------------------------
                         required time                          6.242    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                  3.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.445%)  route 0.526ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.309     0.143    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X0Y20          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X0Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[26]/C
                         clock pessimism              0.272    -0.529    
    SLICE_X0Y20          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.600    eth_udp_send/crc32_d8/crc_result_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.445%)  route 0.526ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.309     0.143    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X0Y20          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X0Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[28]/C
                         clock pessimism              0.272    -0.529    
    SLICE_X0Y20          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.600    eth_udp_send/crc32_d8/crc_result_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[14]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.188%)  route 0.532ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.316     0.149    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[14]/C
                         clock pessimism              0.272    -0.527    
    SLICE_X2Y18          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.598    eth_udp_send/crc32_d8/crc_result_o_reg[14]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.188%)  route 0.532ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.316     0.149    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[27]/C
                         clock pessimism              0.272    -0.527    
    SLICE_X2Y18          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.598    eth_udp_send/crc32_d8/crc_result_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.188%)  route 0.532ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.316     0.149    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X2Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X2Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[6]/C
                         clock pessimism              0.272    -0.527    
    SLICE_X2Y18          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.598    eth_udp_send/crc32_d8/crc_result_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.445%)  route 0.526ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.309     0.143    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X1Y20          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X1Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[20]/C
                         clock pessimism              0.272    -0.529    
    SLICE_X1Y20          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.624    eth_udp_send/crc32_d8/crc_result_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.445%)  route 0.526ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.309     0.143    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X1Y20          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X1Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[25]/C
                         clock pessimism              0.272    -0.529    
    SLICE_X1Y20          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.624    eth_udp_send/crc32_d8/crc_result_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.445%)  route 0.526ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.309     0.143    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X1Y20          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.882    -0.801    eth_udp_send/crc32_d8/CLK
    SLICE_X1Y20          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[9]/C
                         clock pessimism              0.272    -0.529    
    SLICE_X1Y20          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.624    eth_udp_send/crc32_d8/crc_result_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[22]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.188%)  route 0.532ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.316     0.149    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[22]/C
                         clock pessimism              0.272    -0.527    
    SLICE_X3Y18          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.622    eth_udp_send/crc32_d8/crc_result_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 eth_udp_send/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_udp_send/crc32_d8/crc_result_o_reg[30]/PRE
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.188%)  route 0.532ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.586    -0.592    eth_udp_send/CLK
    SLICE_X8Y19          FDPE                                         r  eth_udp_send/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDPE (Prop_fdpe_C_Q)         0.164    -0.428 f  eth_udp_send/state_reg[0]/Q
                         net (fo=16, routed)          0.216    -0.212    eth_udp_send/crc32_d8/Q[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 f  eth_udp_send/crc32_d8/crc_result_o[31]_i_2/O
                         net (fo=32, routed)          0.316     0.149    eth_udp_send/crc32_d8/crc_result_o[31]_i_2_n_0
    SLICE_X3Y18          FDPE                                         f  eth_udp_send/crc32_d8/crc_result_o_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.884    -0.799    eth_udp_send/crc32_d8/CLK
    SLICE_X3Y18          FDPE                                         r  eth_udp_send/crc32_d8/crc_result_o_reg[30]/C
                         clock pessimism              0.272    -0.527    
    SLICE_X3Y18          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.622    eth_udp_send/crc32_d8/crc_result_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[1]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X9Y17          FDCE (Recov_fdce_C_CLR)     -0.405    21.697    eth_udp_send/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[2]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X9Y17          FDCE (Recov_fdce_C_CLR)     -0.405    21.697    eth_udp_send/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[3]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X9Y17          FDCE (Recov_fdce_C_CLR)     -0.405    21.697    eth_udp_send/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[4]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X9Y17          FDCE (Recov_fdce_C_CLR)     -0.405    21.697    eth_udp_send/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X9Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[5]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X9Y17          FDCE (Recov_fdce_C_CLR)     -0.405    21.697    eth_udp_send/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_header_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.664%)  route 1.375ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 21.968 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.825    20.701    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y21          FDCE                                         f  eth_udp_send/cnt_header_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.565    21.968    eth_udp_send/CLK
    SLICE_X9Y21          FDCE                                         r  eth_udp_send/cnt_header_reg[0]/C
                         clock pessimism              0.352    22.320    
                         clock uncertainty           -0.222    22.098    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    21.693    eth_udp_send/cnt_header_reg[0]
  -------------------------------------------------------------------
                         required time                         21.693    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_header_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.664%)  route 1.375ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 21.968 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.825    20.701    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y21          FDCE                                         f  eth_udp_send/cnt_header_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.565    21.968    eth_udp_send/CLK
    SLICE_X9Y21          FDCE                                         r  eth_udp_send/cnt_header_reg[1]/C
                         clock pessimism              0.352    22.320    
                         clock uncertainty           -0.222    22.098    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    21.693    eth_udp_send/cnt_header_reg[1]
  -------------------------------------------------------------------
                         required time                         21.693    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_header_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.664%)  route 1.375ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 21.968 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.825    20.701    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X9Y21          FDCE                                         f  eth_udp_send/cnt_header_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.565    21.968    eth_udp_send/CLK
    SLICE_X9Y21          FDCE                                         r  eth_udp_send/cnt_header_reg[2]/C
                         clock pessimism              0.352    22.320    
                         clock uncertainty           -0.222    22.098    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    21.693    eth_udp_send/cnt_header_reg[2]
  -------------------------------------------------------------------
                         required time                         21.693    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X8Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X8Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[0]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X8Y17          FDCE (Recov_fdce_C_CLR)     -0.319    21.783    eth_udp_send/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.783    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/delay_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_pll rise@24.000ns - clk_out2_pll rise@20.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 21.972 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.030    21.030 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.315    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.972 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    16.827    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.928 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         1.817    18.745    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    19.201 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.550    19.752    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.904    20.780    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X8Y17          FDCE                                         f  eth_udp_send/delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     24.000    24.000 r  
    Y9                                                0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.896    24.896 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.058    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    18.621 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    20.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.403 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         1.569    21.972    eth_udp_send/CLK
    SLICE_X8Y17          FDCE                                         r  eth_udp_send/delay_cnt_reg[6]/C
                         clock pessimism              0.352    22.324    
                         clock uncertainty           -0.222    22.102    
    SLICE_X8Y17          FDCE (Recov_fdce_C_CLR)     -0.319    21.783    eth_udp_send/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.783    
                         arrival time                         -20.780    
  -------------------------------------------------------------------
                         slack                                  1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y16          FDCE                                         f  eth_udp_send/cnt_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X6Y16          FDCE                                         r  eth_udp_send/cnt_data_reg[0]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    eth_udp_send/cnt_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y16          FDCE                                         f  eth_udp_send/cnt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X6Y16          FDCE                                         r  eth_udp_send/cnt_data_reg[1]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    eth_udp_send/cnt_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y16          FDCE                                         f  eth_udp_send/cnt_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X6Y16          FDCE                                         r  eth_udp_send/cnt_data_reg[2]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    eth_udp_send/cnt_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/cnt_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y16          FDCE                                         f  eth_udp_send/cnt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X6Y16          FDCE                                         r  eth_udp_send/cnt_data_reg[3]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    eth_udp_send/cnt_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/crc_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.151%)  route 0.499ns (72.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.254     0.120    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X5Y21          FDCE                                         f  eth_udp_send/crc_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.880    -0.803    eth_udp_send/CLK
    SLICE_X5Y21          FDCE                                         r  eth_udp_send/crc_en_reg/C
                         clock pessimism              0.554    -0.249    
                         clock uncertainty            0.222    -0.026    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092    -0.118    eth_udp_send/crc_en_reg
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/FSM_sequential_ctrl_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X7Y16          FDCE                                         f  eth_udp_send/FSM_sequential_ctrl_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/FSM_sequential_ctrl_state_reg[0]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X7Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.113    eth_udp_send/FSM_sequential_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/FSM_sequential_ctrl_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X7Y16          FDCE                                         f  eth_udp_send/FSM_sequential_ctrl_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/FSM_sequential_ctrl_state_reg[1]/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X7Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.113    eth_udp_send/FSM_sequential_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/Go_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.274     0.140    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X7Y16          FDCE                                         f  eth_udp_send/Go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.885    -0.798    eth_udp_send/CLK
    SLICE_X7Y16          FDCE                                         r  eth_udp_send/Go_reg/C
                         clock pessimism              0.554    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X7Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.113    eth_udp_send/Go_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.381%)  route 0.547ns (74.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.302     0.168    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y20          FDCE                                         f  eth_udp_send/GMII_TXD_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.881    -0.802    eth_udp_send/CLK
    SLICE_X6Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[0]/C
                         clock pessimism              0.554    -0.248    
                         clock uncertainty            0.222    -0.025    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.092    eth_udp_send/GMII_TXD_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 camera_init/Init_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_udp_send/GMII_TXD_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.381%)  route 0.547ns (74.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    pll/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  pll/inst/clkout2_buf/O
                         net (fo=155, routed)         0.613    -0.565    camera_init/clk_out2
    SLICE_X7Y27          FDCE                                         r  camera_init/Init_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  camera_init/Init_Done_reg/Q
                         net (fo=3, routed)           0.245    -0.179    camera_init/Init_Done
    SLICE_X7Y22          LUT1 (Prop_lut1_I0_O)        0.045    -0.134 f  camera_init/FSM_sequential_ctrl_state[1]_i_2/O
                         net (fo=64, routed)          0.302     0.168    eth_udp_send/GMII_TXD_reg_reg[3]_0
    SLICE_X6Y20          FDCE                                         f  eth_udp_send/GMII_TXD_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    pll/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.276 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.712    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.683 r  pll/inst/clkout1_buf/O
                         net (fo=171, routed)         0.881    -0.802    eth_udp_send/CLK
    SLICE_X6Y20          FDCE                                         r  eth_udp_send/GMII_TXD_reg_reg[2]/C
                         clock pessimism              0.554    -0.248    
                         clock uncertainty            0.222    -0.025    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.092    eth_udp_send/GMII_TXD_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.260    





