Analysis & Synthesis report for DEO-CV
Wed Feb 07 21:55:56 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: expansionIF:inst8|DFF_Rising:addressStorage
 18. Parameter Settings for User Entity Instance: ALUV1S1_unsigned:inst1
 19. Parameter Settings for User Entity Instance: r_block:inst4|mux:inst4
 20. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7
 21. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX
 22. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX
 23. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX
 24. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX
 25. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX
 26. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX
 27. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX
 28. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX
 29. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX
 30. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX
 31. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX
 32. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX
 33. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX
 34. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX
 35. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX
 36. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX
 37. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX
 38. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX
 39. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX
 40. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX
 41. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX
 42. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX
 43. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX
 44. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX
 45. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX
 46. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX
 47. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX
 48. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX
 49. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX
 50. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX
 51. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX
 52. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX
 53. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX
 54. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX
 55. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX
 56. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX
 57. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX
 58. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX
 59. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX
 60. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX
 61. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX
 62. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX
 63. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX
 64. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX
 65. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX
 66. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX
 67. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX
 68. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX
 69. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX
 70. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX
 71. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX
 72. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX
 73. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX
 74. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX
 75. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX
 76. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX
 77. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX
 78. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX
 79. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX
 80. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX
 81. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX
 82. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX
 83. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX
 84. Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX
 85. Parameter Settings for User Entity Instance: r_block:inst4|R_P_control:inst1
 86. Parameter Settings for User Entity Instance: r_block:inst4|array_or:inst6
 87. Parameter Settings for User Entity Instance: r_block:inst4|demux:inst2
 88. Parameter Settings for User Entity Instance: r_block:inst4|demux:inst3
 89. Parameter Settings for User Entity Instance: r_block:inst4|mux:inst5
 90. Parameter Settings for User Entity Instance: pllciv:inst11|altpll:altpll_component
 91. Parameter Settings for User Entity Instance: PMemory:inst2|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: PCV1S1:inst
 93. Parameter Settings for User Entity Instance: PCV1S1:inst|DFFQ:PC_register_R
 94. Parameter Settings for User Entity Instance: vec_concat:inst9
 95. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:0:REGX
 96. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX
 97. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:2:REGX
 98. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:3:REGX
 99. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:4:REGX
100. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:5:REGX
101. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:6:REGX
102. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:7:REGX
103. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:8:REGX
104. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:9:REGX
105. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:0:REGX
106. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:1:REGX
107. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:2:REGX
108. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:3:REGX
109. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:4:REGX
110. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:5:REGX
111. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:6:REGX
112. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:7:REGX
113. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:8:REGX
114. Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:9:REGX
115. Parameter Settings for User Entity Instance: PAL:inst10|mux:outputmux
116. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
117. altpll Parameter Settings by Entity Instance
118. altsyncram Parameter Settings by Entity Instance
119. Port Connectivity Checks: "PCV1S1:inst|DFFQ:PC_register_R"
120. SignalTap II Logic Analyzer Settings
121. Post-Synthesis Netlist Statistics for Top Partition
122. Elapsed Time Per Partition
123. Connections to In-System Debugging Instance "auto_signaltap_0"
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 07 21:55:56 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DEO-CV                                      ;
; Top-level Entity Name              ; SANDBOX                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,408                                       ;
;     Total combinational functions  ; 2,371                                       ;
;     Dedicated logic registers      ; 2,046                                       ;
; Total registers                    ; 2046                                        ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 387,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SANDBOX            ; DEO-CV             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; plltoto/plltoto_0002.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v                                             ; plltoto     ;
; vector_concats.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd                                                 ;             ;
; PAL.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd                                                            ;             ;
; expansionIF.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd                                                    ;             ;
; SANDBOX.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf                                                        ;             ;
; REG.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd                                                            ;             ;
; PCV1S1.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd                                                         ;             ;
; ALUV1S1_unsigned.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd                                               ;             ;
; SANDBOX.mif                                                        ; yes             ; User Memory Initialization File              ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.mif                                                        ;             ;
; PMemory.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd                                                        ;             ;
; vector_primitives.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd                                              ;             ;
; register_array.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd                                                 ;             ;
; vector_muxes.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd                                                   ;             ;
; r_block.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf                                                        ;             ;
; reg_port_control.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd                                               ;             ;
; global.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd                                                         ;             ;
; InstructionDecoder.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd                                             ;             ;
; pllciv.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                  ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                              ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                             ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                           ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                           ;             ;
; db/pllciv_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                ;             ;
; db/altsyncram_75s3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                      ;             ;
; db/altsyncram_ce24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_ce24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                     ;             ;
; db/cntr_9ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_9ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_ogi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_ogi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld  ;
; db/ip/sldaa04331a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,408         ;
;                                             ;               ;
; Total combinational functions               ; 2371          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1637          ;
;     -- 3 input functions                    ; 490           ;
;     -- <=2 input functions                  ; 244           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2243          ;
;     -- arithmetic mode                      ; 128           ;
;                                             ;               ;
; Total registers                             ; 2046          ;
;     -- Dedicated logic registers            ; 2046          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 66            ;
; Total memory bits                           ; 387072        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; ClockIn~input ;
; Maximum fan-out                             ; 1123          ;
; Total fan-out                               ; 18066         ;
; Average fan-out                             ; 3.81          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SANDBOX                                                                                                                                ; 2371 (2)            ; 2046 (0)                  ; 387072      ; 0            ; 0       ; 0         ; 66   ; 0            ; |SANDBOX                                                                                                                                                                                                                                                                                                                                            ; SANDBOX                           ; work         ;
;    |ALUV1S1_unsigned:inst1|                                                                                                             ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|ALUV1S1_unsigned:inst1                                                                                                                                                                                                                                                                                                                     ; ALUV1S1_unsigned                  ; work         ;
;    |ID:inst5|                                                                                                                           ; 119 (119)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|ID:inst5                                                                                                                                                                                                                                                                                                                                   ; ID                                ; work         ;
;    |PAL:inst10|                                                                                                                         ; 8 (2)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10                                                                                                                                                                                                                                                                                                                                 ; PAL                               ; work         ;
;       |DFF_Rising:\GEN_REG_sIn:0:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10|DFF_Rising:\GEN_REG_sIn:0:REGX                                                                                                                                                                                                                                                                                                  ; DFF_Rising                        ; work         ;
;       |DFF_Rising:\GEN_REG_sIn:1:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10|DFF_Rising:\GEN_REG_sIn:1:REGX                                                                                                                                                                                                                                                                                                  ; DFF_Rising                        ; work         ;
;       |DFF_Rising:\GEN_REG_sOut:0:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10|DFF_Rising:\GEN_REG_sOut:0:REGX                                                                                                                                                                                                                                                                                                 ; DFF_Rising                        ; work         ;
;       |DFF_Rising:\GEN_REG_sOut:1:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX                                                                                                                                                                                                                                                                                                 ; DFF_Rising                        ; work         ;
;       |mux:outputmux|                                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PAL:inst10|mux:outputmux                                                                                                                                                                                                                                                                                                                   ; mux                               ; work         ;
;    |PCV1S1:inst|                                                                                                                        ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PCV1S1:inst                                                                                                                                                                                                                                                                                                                                ; PCV1S1                            ; work         ;
;       |DFFQ:PC_register_R|                                                                                                              ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PCV1S1:inst|DFFQ:PC_register_R                                                                                                                                                                                                                                                                                                             ; DFFQ                              ; work         ;
;    |PMemory:inst2|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PMemory:inst2                                                                                                                                                                                                                                                                                                                              ; PMemory                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PMemory:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_75s3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_75s3                   ; work         ;
;    |expansionIF:inst8|                                                                                                                  ; 55 (55)             ; 33 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|expansionIF:inst8                                                                                                                                                                                                                                                                                                                          ; expansionIF                       ; work         ;
;       |DFF_Rising:addressStorage|                                                                                                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|expansionIF:inst8|DFF_Rising:addressStorage                                                                                                                                                                                                                                                                                                ; DFF_Rising                        ; work         ;
;    |pllciv:inst11|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|pllciv:inst11                                                                                                                                                                                                                                                                                                                              ; pllciv                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|pllciv:inst11|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |pllciv_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|pllciv:inst11|altpll:altpll_component|pllciv_altpll:auto_generated                                                                                                                                                                                                                                                                         ; pllciv_altpll                     ; work         ;
;    |r_block:inst4|                                                                                                                      ; 1435 (0)            ; 512 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4                                                                                                                                                                                                                                                                                                                              ; r_block                           ; work         ;
;       |R_P_control:inst1|                                                                                                               ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|R_P_control:inst1                                                                                                                                                                                                                                                                                                            ; R_P_control                       ; work         ;
;       |array_or:inst6|                                                                                                                  ; 519 (519)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|array_or:inst6                                                                                                                                                                                                                                                                                                               ; array_or                          ; work         ;
;       |demux:inst2|                                                                                                                     ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|demux:inst2                                                                                                                                                                                                                                                                                                                  ; demux                             ; work         ;
;       |mux:inst4|                                                                                                                       ; 352 (352)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|mux:inst4                                                                                                                                                                                                                                                                                                                    ; mux                               ; work         ;
;       |mux:inst5|                                                                                                                       ; 416 (416)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|mux:inst5                                                                                                                                                                                                                                                                                                                    ; mux                               ; work         ;
;       |register_file:inst7|                                                                                                             ; 0 (0)               ; 512 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7                                                                                                                                                                                                                                                                                                          ; register_file                     ; work         ;
;          |DFF_Rising:\GEN_REG:0:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:10:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:11:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:12:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:13:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:14:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:15:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:16:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:17:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:18:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:19:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:1:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:20:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:21:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:22:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:23:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:24:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:25:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:26:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:27:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:28:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:29:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:2:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:30:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:31:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:32:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:33:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:34:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:35:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:36:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:37:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:38:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:39:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:3:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:40:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:41:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:42:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:43:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:44:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:45:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:46:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:47:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:48:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:49:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:4:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:50:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:51:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:52:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:53:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:54:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:55:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:56:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:57:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:58:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:59:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:5:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:60:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:61:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:62:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:63:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX                                                                                                                                                                                                                                                                              ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:6:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:7:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:8:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;          |DFF_Rising:\GEN_REG:9:REGX|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX                                                                                                                                                                                                                                                                               ; DFF_Rising                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 537 (2)             ; 1366 (169)                ; 321536      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 535 (0)             ; 1197 (0)                  ; 321536      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 535 (88)            ; 1197 (710)                ; 321536      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 321536      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ce24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 321536      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated                                                                                                                                                 ; altsyncram_ce24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 30 (1)              ; 76 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 246 (12)            ; 228 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_9ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9ii:auto_generated                                                             ; cntr_9ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ogi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ogi:auto_generated                                                                            ; cntr_ogi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 157 (157)           ; 157 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SANDBOX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; SANDBOX.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 157          ; 2048         ; 157          ; 321536 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SANDBOX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |SANDBOX|PMemory:inst2                                                                                                                                                                                                                                                       ; PMemory.vhd     ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |SANDBOX|pllciv:inst11                                                                                                                                                                                                                                                       ; pllciv.vhd      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; expansionIF:inst8|bufferIn[7]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[6]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[5]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[4]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[3]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[2]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[1]                       ; ID:inst5|Mux25      ; yes                    ;
; expansionIF:inst8|bufferIn[0]                       ; ID:inst5|Mux25      ; yes                    ;
; ID:inst5|PCOut[0]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[10]                                  ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[11]                                  ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[1]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[2]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[3]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[4]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[5]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[6]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[7]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[8]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|PCOut[9]                                   ; ID:inst5|Mux42      ; yes                    ;
; ID:inst5|EQ_LAT                                     ; ID:inst5|Mux29      ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:9:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:8:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:7:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:6:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:5:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:4:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:3:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; PAL:inst10|DFF_Rising:\GEN_REG_sIn:2:REGX|Q[0..7] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 64            ;                                        ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2046  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 358   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 356   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; No         ; |SANDBOX|ID:inst5|Mux30                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |SANDBOX|ALUV1S1_unsigned:inst1|Mux4        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; No         ; |SANDBOX|ALUV1S1_unsigned:inst1|Add1        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SANDBOX|ALUV1S1_unsigned:inst1|Add1        ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |SANDBOX|r_block:inst4|mux:inst4|outputs[6] ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |SANDBOX|r_block:inst4|mux:inst5|outputs[3] ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |SANDBOX|expansionIF:inst8|dataOut[5]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: expansionIF:inst8|DFF_Rising:addressStorage ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUV1S1_unsigned:inst1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 8     ; Signed Integer                             ;
; op_width       ; 4     ; Signed Integer                             ;
; active_v       ; '1'   ; Enumerated                                 ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|mux:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 64    ; Signed Integer                              ;
; wide           ; 8     ; Signed Integer                              ;
; adr_wide       ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; array_wid      ; 64    ; Signed Integer                                        ;
; word_wid       ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:49:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|R_P_control:inst1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; size           ; 64    ; Signed Integer                                      ;
; adr_wide       ; 6     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|array_or:inst6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; array_wid      ; 64    ; Signed Integer                                   ;
; word_wid       ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|demux:inst2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 64    ; Signed Integer                                ;
; wide           ; 8     ; Signed Integer                                ;
; adr_wide       ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|demux:inst3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 64    ; Signed Integer                                ;
; wide           ; 8     ; Signed Integer                                ;
; adr_wide       ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_block:inst4|mux:inst5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 64    ; Signed Integer                              ;
; wide           ; 8     ; Signed Integer                              ;
; adr_wide       ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllciv:inst11|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllciv ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 50                       ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pllciv_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PMemory:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; SANDBOX.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_75s3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCV1S1:inst ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; bus_wid        ; 12    ; Signed Integer                  ;
; edge           ; '1'   ; Enumerated                      ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCV1S1:inst|DFFQ:PC_register_R ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vec_concat:inst9 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; high_wid       ; 8     ; Signed Integer                       ;
; loww_wid       ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:0:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:2:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:3:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:4:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:5:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:6:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:7:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:8:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sOut:9:REGX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:0:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:1:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:2:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:3:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:4:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:5:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:6:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:7:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:8:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|DFF_Rising:\GEN_REG_sIn:9:REGX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PAL:inst10|mux:outputmux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 10    ; Signed Integer                               ;
; wide           ; 8     ; Signed Integer                               ;
; adr_wide       ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                  ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                             ; Signed Integer ;
; sld_data_bits                                   ; 157                                                           ; Untyped        ;
; sld_trigger_bits                                ; 12                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                             ; Untyped        ;
; sld_sample_depth                                ; 2048                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                          ; String         ;
; sld_inversion_mask_length                       ; 61                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 541                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pllciv:inst11|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; PMemory:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 4096                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 0                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "PCV1S1:inst|DFFQ:PC_register_R" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 157              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 223                         ;
; cycloneiii_ff         ; 589                         ;
;     SLD               ; 28                          ;
;     plain             ; 561                         ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 1705                        ;
;     arith             ; 34                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 1671                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 179                         ;
;         4 data inputs ; 1430                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 12.22                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                   ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; ClockIn                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockIn                                                                              ; N/A     ;
; PCV1S1:inst|address_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                  ; N/A     ;
; PCV1S1:inst|address_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                  ; N/A     ;
; PCV1S1:inst|address_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                                                 ; N/A     ;
; PCV1S1:inst|address_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                                                 ; N/A     ;
; PCV1S1:inst|address_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                                                 ; N/A     ;
; PCV1S1:inst|address_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                                                 ; N/A     ;
; PCV1S1:inst|address_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                  ; N/A     ;
; PCV1S1:inst|address_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                  ; N/A     ;
; PCV1S1:inst|address_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                  ; N/A     ;
; PCV1S1:inst|address_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                  ; N/A     ;
; PCV1S1:inst|address_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                  ; N/A     ;
; PCV1S1:inst|address_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                  ; N/A     ;
; PCV1S1:inst|address_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                  ; N/A     ;
; PCV1S1:inst|address_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                  ; N/A     ;
; PCV1S1:inst|address_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                  ; N/A     ;
; PCV1S1:inst|address_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                  ; N/A     ;
; PCV1S1:inst|address_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                  ; N/A     ;
; PCV1S1:inst|address_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                  ; N/A     ;
; PCV1S1:inst|address_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                                  ; N/A     ;
; PCV1S1:inst|address_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                                  ; N/A     ;
; PCV1S1:inst|address_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                                  ; N/A     ;
; PCV1S1:inst|address_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                                  ; N/A     ;
; PCV1S1:inst|address_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                                  ; N/A     ;
; PCV1S1:inst|address_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                                  ; N/A     ;
; PMemory:inst2|q[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[0]  ; N/A     ;
; PMemory:inst2|q[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[10] ; N/A     ;
; PMemory:inst2|q[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[11] ; N/A     ;
; PMemory:inst2|q[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[12] ; N/A     ;
; PMemory:inst2|q[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] ; N/A     ;
; PMemory:inst2|q[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[14] ; N/A     ;
; PMemory:inst2|q[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[15] ; N/A     ;
; PMemory:inst2|q[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[1]  ; N/A     ;
; PMemory:inst2|q[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[2]  ; N/A     ;
; PMemory:inst2|q[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[3]  ; N/A     ;
; PMemory:inst2|q[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[4]  ; N/A     ;
; PMemory:inst2|q[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[5]  ; N/A     ;
; PMemory:inst2|q[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[6]  ; N/A     ;
; PMemory:inst2|q[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[7]  ; N/A     ;
; PMemory:inst2|q[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[8]  ; N/A     ;
; PMemory:inst2|q[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[9]  ; N/A     ;
; pllciv:inst11|c0                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pllciv:inst11|altpll:altpll_component|pllciv_altpll:auto_generated|wire_pll1_clk[0]  ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[10][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[11][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[12][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[13][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[14][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[0]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[1]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[2]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[3]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[4]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[5]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[15][7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[7]                   ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[0]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[1]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[2]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[3]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[4]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[5]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]                    ; N/A     ;
; r_block:inst4|register_file:inst7|regQs[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]                    ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Feb 07 21:55:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c DEO-CV
Warning (125092): Tcl Script File PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE PLL.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file plltoto.vhd
    Info (12022): Found design unit 1: plltoto-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd Line: 20
    Info (12023): Found entity 1: plltoto File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file plltoto/plltoto_0002.v
    Info (12023): Found entity 1: plltoto_0002 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v Line: 2
Warning (12019): Can't analyze file -- file PLL_syn.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file conceptp.bdf
    Info (12023): Found entity 1: conceptP
Info (12021): Found 2 design units, including 1 entities, in source file vector_concats.vhd
    Info (12022): Found design unit 1: vec_concat-impl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd Line: 24
    Info (12023): Found entity 1: vec_concat File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd Line: 9
Info (12021): Found 4 design units, including 2 entities, in source file pal.vhd
    Info (12022): Found design unit 1: PAL-versionone File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 24
    Info (12022): Found design unit 2: onehotmux-impl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 92
    Info (12023): Found entity 1: PAL File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 10
    Info (12023): Found entity 2: onehotmux File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file expansionif.vhd
    Info (12022): Found design unit 1: expansionIF-func File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 32
    Info (12023): Found entity 1: expansionIF File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file sandbox.bdf
    Info (12023): Found entity 1: SANDBOX
Info (12021): Found 6 design units, including 3 entities, in source file reg.vhd
    Info (12022): Found design unit 1: DFF_Rising-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 14
    Info (12022): Found design unit 2: DFF_Falling-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 37
    Info (12022): Found design unit 3: DFFQ-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 64
    Info (12023): Found entity 1: DFF_Rising File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 6
    Info (12023): Found entity 2: DFF_Falling File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 29
    Info (12023): Found entity 3: DFFQ File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file pcv1s1.vhd
    Info (12022): Found design unit 1: PCV1S1-impl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd Line: 26
    Info (12023): Found entity 1: PCV1S1 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file aluv1s1_unsigned.vhd
    Info (12022): Found design unit 1: ALUV1S1_unsigned-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd Line: 33
    Info (12023): Found entity 1: ALUV1S1_unsigned File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pmemory.vhd
    Info (12022): Found design unit 1: pmemory-SYN File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 53
    Info (12023): Found entity 1: PMemory File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 43
Info (12021): Found 8 design units, including 4 entities, in source file vector_primitives.vhd
    Info (12022): Found design unit 1: array_or-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 25
    Info (12022): Found design unit 2: vector_or-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 58
    Info (12022): Found design unit 3: array_and-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 92
    Info (12022): Found design unit 4: vector_and-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 125
    Info (12023): Found entity 1: array_or File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 10
    Info (12023): Found entity 2: vector_or File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 45
    Info (12023): Found entity 3: array_and File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 77
    Info (12023): Found entity 4: vector_and File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd Line: 112
Info (12021): Found 2 design units, including 1 entities, in source file register_array.vhd
    Info (12022): Found design unit 1: register_file-impl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd Line: 26
    Info (12023): Found entity 1: register_file File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd Line: 9
Warning (12090): Entity "mux" obtained from "vector_muxes.vhd" instead of from Quartus Prime megafunction library File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd Line: 45
Info (12021): Found 4 design units, including 2 entities, in source file vector_muxes.vhd
    Info (12022): Found design unit 1: demux-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd Line: 22
    Info (12022): Found design unit 2: mux-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd Line: 58
    Info (12023): Found entity 1: demux File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd Line: 9
    Info (12023): Found entity 2: mux File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file r_block.bdf
    Info (12023): Found entity 1: r_block
Info (12021): Found 2 design units, including 1 entities, in source file reg_port_control.vhd
    Info (12022): Found design unit 1: R_P_control-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd Line: 25
    Info (12023): Found entity 1: R_P_control File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd Line: 12
Info (12021): Found 2 design units, including 0 entities, in source file global.vhd
    Info (12022): Found design unit 1: global File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd Line: 11
    Info (12022): Found design unit 2: global-body File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file instructiondecoder.vhd
    Info (12022): Found design unit 1: ID-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 28
    Info (12023): Found entity 1: ID File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pllciv.vhd
    Info (12022): Found design unit 1: pllciv-SYN File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd Line: 53
    Info (12023): Found entity 1: pllciv File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd Line: 43
Info (12127): Elaborating entity "SANDBOX" for the top level hierarchy
Warning (275083): Bus "OUT2[7..0]" found using same base name as "OUT", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "OUT" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "OUT[7..0]" to "OUT7..0"
Warning (275080): Converted elements in bus name "OUT2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "OUT2[7..0]" to "OUT27..0"
Warning (275002): No superset bus at connection
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "expansionIF" for hierarchy "expansionIF:inst8"
Warning (10492): VHDL Process Statement warning at expansionIF.vhd(55): signal "dataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 55
Warning (10492): VHDL Process Statement warning at expansionIF.vhd(57): signal "dataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 57
Warning (10492): VHDL Process Statement warning at expansionIF.vhd(58): signal "bufferOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 58
Warning (10631): VHDL Process Statement warning at expansionIF.vhd(52): inferring latch(es) for signal or variable "bufferIn", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[0]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[1]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[2]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[3]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[4]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[5]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[6]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (10041): Inferred latch for "bufferIn[7]" at expansionIF.vhd(52) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
Info (12128): Elaborating entity "DFF_Rising" for hierarchy "expansionIF:inst8|DFF_Rising:addressStorage" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 44
Info (12128): Elaborating entity "ID" for hierarchy "ID:inst5"
Warning (10036): Verilog HDL or VHDL warning at InstructionDecoder.vhd(30): object "Z_LAT" assigned a value but never read File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 30
Warning (10631): VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable "PCOut", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Warning (10631): VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable "EQ_LAT", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "EQ_LAT" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[0]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[1]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[2]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[3]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[4]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[5]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[6]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[7]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[8]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[9]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[10]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[11]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 302
Info (12128): Elaborating entity "ALUV1S1_unsigned" for hierarchy "ALUV1S1_unsigned:inst1"
Warning (10541): VHDL Signal Declaration warning at ALUV1S1_unsigned.vhd(28): used implicit default value for signal "Greater" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd Line: 28
Warning (10631): VHDL Process Statement warning at ALUV1S1_unsigned.vhd(109): inferring latch(es) for signal or variable "overflow", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd Line: 109
Info (10041): Inferred latch for "overflow" at ALUV1S1_unsigned.vhd(109) File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd Line: 109
Info (12128): Elaborating entity "r_block" for hierarchy "r_block:inst4"
Warning (275083): Bus "OUT2[7..0]" found using same base name as "OUT", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "OUT" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "OUT[7..0]" to "OUT7..0"
Warning (275080): Converted elements in bus name "OUT2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "OUT2[7..0]" to "OUT27..0"
Info (12128): Elaborating entity "mux" for hierarchy "r_block:inst4|mux:inst4"
Info (12128): Elaborating entity "register_file" for hierarchy "r_block:inst4|register_file:inst7"
Info (12128): Elaborating entity "DFF_Rising" for hierarchy "r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd Line: 33
Info (12128): Elaborating entity "R_P_control" for hierarchy "r_block:inst4|R_P_control:inst1"
Info (12128): Elaborating entity "array_or" for hierarchy "r_block:inst4|array_or:inst6"
Info (12128): Elaborating entity "demux" for hierarchy "r_block:inst4|demux:inst2"
Info (12128): Elaborating entity "pllciv" for hierarchy "pllciv:inst11"
Info (12128): Elaborating entity "altpll" for hierarchy "pllciv:inst11|altpll:altpll_component" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "pllciv:inst11|altpll:altpll_component" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd Line: 139
Info (12133): Instantiated megafunction "pllciv:inst11|altpll:altpll_component" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd Line: 139
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllciv"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllciv_altpll.v
    Info (12023): Found entity 1: pllciv_altpll File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v Line: 30
Info (12128): Elaborating entity "pllciv_altpll" for hierarchy "pllciv:inst11|altpll:altpll_component|pllciv_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "PMemory" for hierarchy "PMemory:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PMemory:inst2|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "PMemory:inst2|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 60
Info (12133): Instantiated megafunction "PMemory:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "SANDBOX.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75s3.tdf
    Info (12023): Found entity 1: altsyncram_75s3 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_75s3" for hierarchy "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (4095) in the Memory Initialization File "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd Line: 60
Info (12128): Elaborating entity "PCV1S1" for hierarchy "PCV1S1:inst"
Info (12128): Elaborating entity "DFFQ" for hierarchy "PCV1S1:inst|DFFQ:PC_register_R" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd Line: 32
Info (12128): Elaborating entity "vec_concat" for hierarchy "vec_concat:inst9"
Info (12128): Elaborating entity "PAL" for hierarchy "PAL:inst10"
Info (12128): Elaborating entity "onehotmux" for hierarchy "PAL:inst10|onehotmux:clockmux" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 39
Info (12128): Elaborating entity "mux" for hierarchy "PAL:inst10|mux:outputmux" File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce24.tdf
    Info (12023): Found entity 1: altsyncram_ce24 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_ce24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf
    Info (12023): Found entity 1: cntr_9ii File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_9ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_ogi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.02.07.21:55:39 Progress: Loading sldaa04331a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ID:inst5|Mux22 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux21 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux20 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux19 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux18 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux17 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux10 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux16 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux15 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux14 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux13 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux12 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux11 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux9 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux25 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst5|Mux23 File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 55
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
    Warning (13040): bidirectional pin "Data" has no driver
Warning (13012): Latch expansionIF:inst8|bufferIn[7] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[6] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[5] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[4] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[3] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[2] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[1] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch expansionIF:inst8|bufferIn[0] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd Line: 52
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Warning (13012): Latch ID:inst5|EQ_LAT has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf Line: 32
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "plltoto" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
Warning (20013): Ignored 317 assignments for entity "plltoto_0002" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 202 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3677 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 3432 logic cells
    Info (21064): Implemented 173 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 800 megabytes
    Info: Processing ended: Wed Feb 07 21:55:57 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:09


