
`timescale 1ns/1ns

module tb_lab3;


logic clk, _rst, last_clk;

logic [7:0] Q;


top DUT (.clk(clk), ._rst(_rst), .last_clk(last_clk), .Q(Q));

initial begin
clk = 1'd0;
for (int i=0; i<=100; i++) begin
	#10 clk = clk+1'd1;
end

end

initial
#1000 $stop;

initial begin

end

endmodule