// Seed: 3610287235
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8
    , id_18,
    input tri1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    input supply0 id_14,
    input tri id_15,
    input tri1 id_16
    , id_19
);
  wire id_20;
  assign id_18[1] = id_12;
  wire module_0;
  wire id_21;
endmodule
module module_1 (
    output supply1 id_0,
    input  uwire   id_1,
    input  supply1 id_2
);
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  wire id_4;
endmodule
