$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 4 % y [3:0] $end
  $scope module xnor_gate $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1100 #
b1010 $
b1001 %
#10
b1111 #
b0101 $
b0101 %
#20
b0000 #
b0000 $
b1111 %
#30
b1010 #
b1010 $
