#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005C1680 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v0061A110_0 .var "addr", 0 0;
v0061A168_0 .var "clk", 0 0;
v0061A1C0_0 .var "clr", 0 0;
v0061A218_0 .var "in", 0 0;
RS_005E3394 .resolv tri, L_0062A7F0, L_0062A848, L_0062A8A0, L_0062A8F8;
v0061A270_0 .net8 "out", 3 0, RS_005E3394; 4 drivers
v0061A2C8_0 .var "preset", 0 0;
v0061A320_0 .var "rw", 0 0;
S_005C11B8 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_005C1680;
 .timescale 0 0;
v00619EA8_0 .net "addr", 0 0, v0061A110_0; 1 drivers
v00619F00_0 .net "clk", 0 0, v0061A168_0; 1 drivers
v00619F58_0 .net "clr", 0 0, v0061A1C0_0; 1 drivers
v00619FB0_0 .net "in", 0 0, v0061A218_0; 1 drivers
v0061A008_0 .alias "out", 3 0, v0061A270_0;
v0061A060_0 .net "preset", 0 0, v0061A2C8_0; 1 drivers
v0061A0B8_0 .net "rw", 0 0, v0061A320_0; 1 drivers
L_0062A7F0 .part/pv L_00629818, 3, 1, 4;
L_0062A848 .part/pv L_006299A0, 2, 1, 4;
L_0062A8A0 .part/pv L_00629AF0, 1, 1, 4;
L_0062A8F8 .part/pv L_00629C08, 0, 1, 4;
S_005C1020 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005C11B8;
 .timescale 0 0;
L_00629770 .functor AND 1, v0061A168_0, v0061A110_0, v0061A320_0, C4<1>;
L_006297E0 .functor OR 1, v0061A320_0, v0061A218_0, C4<0>, C4<0>;
L_00629818 .functor AND 1, v0061A110_0, v00619A00_0, C4<1>, C4<1>;
v00619AB0_0 .alias "addr", 0 0, v00619EA8_0;
v00619B08_0 .alias "clock", 0 0, v00619F00_0;
v00619B60_0 .alias "clr", 0 0, v00619F58_0;
v00619BB8_0 .alias "in", 0 0, v00619FB0_0;
v00619C10_0 .net "out", 0 0, L_00629818; 1 drivers
v00619C68_0 .alias "preset", 0 0, v0061A060_0;
v00619CC0_0 .net "q", 0 0, v00619A00_0; 1 drivers
v00619D48_0 .net "qnot", 0 0, v00619A58_0; 1 drivers
v00619DA0_0 .alias "rw", 0 0, v0061A0B8_0;
v00619DF8_0 .net "s0", 0 0, L_00629770; 1 drivers
v00619E50_0 .net "s1", 0 0, L_006297E0; 1 drivers
S_005C0F98 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C1020;
 .timescale 0 0;
v00619848_0 .alias "clear", 0 0, v00619F58_0;
v006198A0_0 .alias "clk", 0 0, v00619DF8_0;
v006198F8_0 .alias "j", 0 0, v00619E50_0;
v00619950_0 .alias "k", 0 0, v00619E50_0;
v006199A8_0 .alias "preset", 0 0, v0061A060_0;
v00619A00_0 .var "q", 0 0;
v00619A58_0 .var "qnot", 0 0;
E_005D77A0 .event posedge, v006198A0_0;
S_005C1460 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005C11B8;
 .timescale 0 0;
L_006298F8 .functor AND 1, v0061A168_0, v0061A110_0, v0061A320_0, C4<1>;
L_00629968 .functor OR 1, v0061A320_0, v0061A218_0, C4<0>, C4<0>;
L_006299A0 .functor AND 1, v0061A110_0, v006193D0_0, C4<1>, C4<1>;
v00619480_0 .alias "addr", 0 0, v00619EA8_0;
v006194D8_0 .alias "clock", 0 0, v00619F00_0;
v00619530_0 .alias "clr", 0 0, v00619F58_0;
v00619588_0 .alias "in", 0 0, v00619FB0_0;
v006195E0_0 .net "out", 0 0, L_006299A0; 1 drivers
v00619638_0 .alias "preset", 0 0, v0061A060_0;
v00619690_0 .net "q", 0 0, v006193D0_0; 1 drivers
v006196E8_0 .net "qnot", 0 0, v00619428_0; 1 drivers
v00619740_0 .alias "rw", 0 0, v0061A0B8_0;
v00619798_0 .net "s0", 0 0, L_006298F8; 1 drivers
v006197F0_0 .net "s1", 0 0, L_00629968; 1 drivers
S_005C13D8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C1460;
 .timescale 0 0;
v00619218_0 .alias "clear", 0 0, v00619F58_0;
v00619270_0 .alias "clk", 0 0, v00619798_0;
v006192C8_0 .alias "j", 0 0, v006197F0_0;
v00619320_0 .alias "k", 0 0, v006197F0_0;
v00619378_0 .alias "preset", 0 0, v0061A060_0;
v006193D0_0 .var "q", 0 0;
v00619428_0 .var "qnot", 0 0;
E_005D67E0 .event posedge, v00619270_0;
S_005C1570 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005C11B8;
 .timescale 0 0;
L_00629A48 .functor AND 1, v0061A168_0, v0061A110_0, v0061A320_0, C4<1>;
L_00629AB8 .functor OR 1, v0061A320_0, v0061A218_0, C4<0>, C4<0>;
L_00629AF0 .functor AND 1, v0061A110_0, v00618DA0_0, C4<1>, C4<1>;
v00618E50_0 .alias "addr", 0 0, v00619EA8_0;
v00618EA8_0 .alias "clock", 0 0, v00619F00_0;
v00618F00_0 .alias "clr", 0 0, v00619F58_0;
v00618F58_0 .alias "in", 0 0, v00619FB0_0;
v00618FB0_0 .net "out", 0 0, L_00629AF0; 1 drivers
v00619008_0 .alias "preset", 0 0, v0061A060_0;
v00619060_0 .net "q", 0 0, v00618DA0_0; 1 drivers
v006190B8_0 .net "qnot", 0 0, v00618DF8_0; 1 drivers
v00619110_0 .alias "rw", 0 0, v0061A0B8_0;
v00619168_0 .net "s0", 0 0, L_00629A48; 1 drivers
v006191C0_0 .net "s1", 0 0, L_00629AB8; 1 drivers
S_005C14E8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C1570;
 .timescale 0 0;
v005D9D70_0 .alias "clear", 0 0, v00619F58_0;
v005D9DC8_0 .alias "clk", 0 0, v00619168_0;
v005D9E20_0 .alias "j", 0 0, v006191C0_0;
v005D9E78_0 .alias "k", 0 0, v006191C0_0;
v00618D48_0 .alias "preset", 0 0, v0061A060_0;
v00618DA0_0 .var "q", 0 0;
v00618DF8_0 .var "qnot", 0 0;
E_005D7820 .event posedge, v005D9DC8_0;
S_005C1130 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005C11B8;
 .timescale 0 0;
L_00629B60 .functor AND 1, v0061A168_0, v0061A110_0, v0061A320_0, C4<1>;
L_00629BD0 .functor OR 1, v0061A320_0, v0061A218_0, C4<0>, C4<0>;
L_00629C08 .functor AND 1, v0061A110_0, v005D98F8_0, C4<1>, C4<1>;
v005D99A8_0 .alias "addr", 0 0, v00619EA8_0;
v005D9A00_0 .alias "clock", 0 0, v00619F00_0;
v005D9A58_0 .alias "clr", 0 0, v00619F58_0;
v005D9AB0_0 .alias "in", 0 0, v00619FB0_0;
v005D9B08_0 .net "out", 0 0, L_00629C08; 1 drivers
v005D9B60_0 .alias "preset", 0 0, v0061A060_0;
v005D9BB8_0 .net "q", 0 0, v005D98F8_0; 1 drivers
v005D9C10_0 .net "qnot", 0 0, v005D9950_0; 1 drivers
v005D9C68_0 .alias "rw", 0 0, v0061A0B8_0;
v005D9CC0_0 .net "s0", 0 0, L_00629B60; 1 drivers
v005D9D18_0 .net "s1", 0 0, L_00629BD0; 1 drivers
S_005C10A8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C1130;
 .timescale 0 0;
v005D9740_0 .alias "clear", 0 0, v00619F58_0;
v005D9798_0 .alias "clk", 0 0, v005D9CC0_0;
v005D97F0_0 .alias "j", 0 0, v005D9D18_0;
v005D9848_0 .alias "k", 0 0, v005D9D18_0;
v005D98A0_0 .alias "preset", 0 0, v0061A060_0;
v005D98F8_0 .var "q", 0 0;
v005D9950_0 .var "qnot", 0 0;
E_005D7800 .event posedge, v005D9798_0;
S_005C1240 .scope begin, "start" "start" 2 36, 2 36, S_005C1680;
 .timescale 0 0;
S_005C12C8 .scope begin, "main" "main" 2 46, 2 46, S_005C1680;
 .timescale 0 0;
S_005C15F8 .scope module, "exemplo0074" "exemplo0074" 5 36;
 .timescale 0 0;
v00620DC0_0 .var "addr", 1 0;
v00620E18_0 .var "clk", 0 0;
v00620E70_0 .var "clr", 0 0;
v00620EC8_0 .var "in", 0 0;
RS_005E385C .resolv tri, L_0062AAB0, L_0062ACC0, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00620F20_0 .net8 "out", 7 0, RS_005E385C; 2 drivers
v00620F78_0 .var "preset", 0 0;
v00620FD0_0 .var "rw", 0 0;
S_005C0BE0 .scope module, "memo2_8" "memoria2x8" 5 44, 5 24, S_005C15F8;
 .timescale 0 0;
v00620B58_0 .net "addr", 1 0, v00620DC0_0; 1 drivers
v00620BB0_0 .net "clk", 0 0, v00620E18_0; 1 drivers
v00620C08_0 .net "clr", 0 0, v00620E70_0; 1 drivers
v00620C60_0 .net "in", 0 0, v00620EC8_0; 1 drivers
v00620CB8_0 .alias "out", 7 0, v00620F20_0;
v00620D10_0 .net "preset", 0 0, v00620F78_0; 1 drivers
v00620D68_0 .net "rw", 0 0, v00620FD0_0; 1 drivers
RS_005E382C .resolv tri, L_0062A950, L_0062A9A8, L_0062AA00, L_0062AA58;
L_0062AAB0 .part/pv RS_005E382C, 4, 4, 8;
L_0062AB08 .part v00620DC0_0, 1, 1;
RS_005E361C .resolv tri, L_0062AB60, L_0062ABB8, L_0062AC10, L_0062AC68;
L_0062ACC0 .part/pv RS_005E361C, 0, 4, 8;
L_0062AD18 .part v00620DC0_0, 0, 1;
S_005C0828 .scope module, "m1" "memoria2x4" 5 28, 5 13, S_005C0BE0;
 .timescale 0 0;
v006200C0_0 .net "addr", 0 0, L_0062AB08; 1 drivers
v00620948_0 .alias "clk", 0 0, v00620BB0_0;
v006209A0_0 .alias "clr", 0 0, v00620C08_0;
v006209F8_0 .alias "in", 0 0, v00620C60_0;
v00620A50_0 .net8 "out", 3 0, RS_005E382C; 4 drivers
v00620AA8_0 .alias "preset", 0 0, v00620D10_0;
v00620B00_0 .alias "rw", 0 0, v00620D68_0;
S_0061D148 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_005C0828;
 .timescale 0 0;
v0061FE58_0 .alias "addr", 0 0, v006200C0_0;
v0061FEB0_0 .alias "clk", 0 0, v00620BB0_0;
v0061FF08_0 .alias "clr", 0 0, v00620C08_0;
v0061FF60_0 .alias "in", 0 0, v00620C60_0;
v0061FFB8_0 .alias "out", 3 0, v00620A50_0;
v00620010_0 .alias "preset", 0 0, v00620D10_0;
v00620068_0 .alias "rw", 0 0, v00620D68_0;
L_0062A950 .part/pv L_00629D58, 3, 1, 4;
L_0062A9A8 .part/pv L_0062AFC8, 2, 1, 4;
L_0062AA00 .part/pv L_0062B118, 1, 1, 4;
L_0062AA58 .part/pv L_0062B230, 0, 1, 4;
S_0061D500 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0061D148;
 .timescale 0 0;
L_00629CB0 .functor AND 1, v00620E18_0, L_0062AB08, v00620FD0_0, C4<1>;
L_00629D20 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_00629D58 .functor AND 1, L_0062AB08, v0061F9E0_0, C4<1>, C4<1>;
v0061FA90_0 .alias "addr", 0 0, v006200C0_0;
v0061FAE8_0 .alias "clock", 0 0, v00620BB0_0;
v0061FB40_0 .alias "clr", 0 0, v00620C08_0;
v0061FB98_0 .alias "in", 0 0, v00620C60_0;
v0061FBF0_0 .net "out", 0 0, L_00629D58; 1 drivers
v0061FC48_0 .alias "preset", 0 0, v00620D10_0;
v0061FCA0_0 .net "q", 0 0, v0061F9E0_0; 1 drivers
v0061FCF8_0 .net "qnot", 0 0, v0061FA38_0; 1 drivers
v0061FD50_0 .alias "rw", 0 0, v00620D68_0;
v0061FDA8_0 .net "s0", 0 0, L_00629CB0; 1 drivers
v0061FE00_0 .net "s1", 0 0, L_00629D20; 1 drivers
S_0061D588 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061D500;
 .timescale 0 0;
v0061F828_0 .alias "clear", 0 0, v00620C08_0;
v0061F880_0 .alias "clk", 0 0, v0061FDA8_0;
v0061F8D8_0 .alias "j", 0 0, v0061FE00_0;
v0061F930_0 .alias "k", 0 0, v0061FE00_0;
v0061F988_0 .alias "preset", 0 0, v00620D10_0;
v0061F9E0_0 .var "q", 0 0;
v0061FA38_0 .var "qnot", 0 0;
E_005D7E40 .event posedge, v0061F880_0;
S_0061D3F0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0061D148;
 .timescale 0 0;
L_00629E38 .functor AND 1, v00620E18_0, L_0062AB08, v00620FD0_0, C4<1>;
L_00629EA8 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062AFC8 .functor AND 1, L_0062AB08, v0061F3B0_0, C4<1>, C4<1>;
v0061F460_0 .alias "addr", 0 0, v006200C0_0;
v0061F4B8_0 .alias "clock", 0 0, v00620BB0_0;
v0061F510_0 .alias "clr", 0 0, v00620C08_0;
v0061F568_0 .alias "in", 0 0, v00620C60_0;
v0061F5C0_0 .net "out", 0 0, L_0062AFC8; 1 drivers
v0061F618_0 .alias "preset", 0 0, v00620D10_0;
v0061F670_0 .net "q", 0 0, v0061F3B0_0; 1 drivers
v0061F6C8_0 .net "qnot", 0 0, v0061F408_0; 1 drivers
v0061F720_0 .alias "rw", 0 0, v00620D68_0;
v0061F778_0 .net "s0", 0 0, L_00629E38; 1 drivers
v0061F7D0_0 .net "s1", 0 0, L_00629EA8; 1 drivers
S_0061D478 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061D3F0;
 .timescale 0 0;
v0061F1F8_0 .alias "clear", 0 0, v00620C08_0;
v0061F250_0 .alias "clk", 0 0, v0061F778_0;
v0061F2A8_0 .alias "j", 0 0, v0061F7D0_0;
v0061F300_0 .alias "k", 0 0, v0061F7D0_0;
v0061F358_0 .alias "preset", 0 0, v00620D10_0;
v0061F3B0_0 .var "q", 0 0;
v0061F408_0 .var "qnot", 0 0;
E_005D7DA0 .event posedge, v0061F250_0;
S_0061D2E0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0061D148;
 .timescale 0 0;
L_0062B070 .functor AND 1, v00620E18_0, L_0062AB08, v00620FD0_0, C4<1>;
L_0062B0E0 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B118 .functor AND 1, L_0062AB08, v0061C950_0, C4<1>, C4<1>;
v0061CA00_0 .alias "addr", 0 0, v006200C0_0;
v0061CA58_0 .alias "clock", 0 0, v00620BB0_0;
v0061CAB0_0 .alias "clr", 0 0, v00620C08_0;
v0061CB08_0 .alias "in", 0 0, v00620C60_0;
v0061CB60_0 .net "out", 0 0, L_0062B118; 1 drivers
v0061CBB8_0 .alias "preset", 0 0, v00620D10_0;
v0061CC10_0 .net "q", 0 0, v0061C950_0; 1 drivers
v0061CC68_0 .net "qnot", 0 0, v0061C9A8_0; 1 drivers
v0061CCC0_0 .alias "rw", 0 0, v00620D68_0;
v0061F148_0 .net "s0", 0 0, L_0062B070; 1 drivers
v0061F1A0_0 .net "s1", 0 0, L_0062B0E0; 1 drivers
S_0061D368 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061D2E0;
 .timescale 0 0;
v0061C798_0 .alias "clear", 0 0, v00620C08_0;
v0061C7F0_0 .alias "clk", 0 0, v0061F148_0;
v0061C848_0 .alias "j", 0 0, v0061F1A0_0;
v0061C8A0_0 .alias "k", 0 0, v0061F1A0_0;
v0061C8F8_0 .alias "preset", 0 0, v00620D10_0;
v0061C950_0 .var "q", 0 0;
v0061C9A8_0 .var "qnot", 0 0;
E_005D7D00 .event posedge, v0061C7F0_0;
S_0061D1D0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0061D148;
 .timescale 0 0;
L_0062B188 .functor AND 1, v00620E18_0, L_0062AB08, v00620FD0_0, C4<1>;
L_0062B1F8 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B230 .functor AND 1, L_0062AB08, v0061C320_0, C4<1>, C4<1>;
v0061C3D0_0 .alias "addr", 0 0, v006200C0_0;
v0061C428_0 .alias "clock", 0 0, v00620BB0_0;
v0061C480_0 .alias "clr", 0 0, v00620C08_0;
v0061C4D8_0 .alias "in", 0 0, v00620C60_0;
v0061C530_0 .net "out", 0 0, L_0062B230; 1 drivers
v0061C588_0 .alias "preset", 0 0, v00620D10_0;
v0061C5E0_0 .net "q", 0 0, v0061C320_0; 1 drivers
v0061C638_0 .net "qnot", 0 0, v0061C378_0; 1 drivers
v0061C690_0 .alias "rw", 0 0, v00620D68_0;
v0061C6E8_0 .net "s0", 0 0, L_0062B188; 1 drivers
v0061C740_0 .net "s1", 0 0, L_0062B1F8; 1 drivers
S_0061D258 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061D1D0;
 .timescale 0 0;
v0061C168_0 .alias "clear", 0 0, v00620C08_0;
v0061C1C0_0 .alias "clk", 0 0, v0061C6E8_0;
v0061C218_0 .alias "j", 0 0, v0061C740_0;
v0061C270_0 .alias "k", 0 0, v0061C740_0;
v0061C2C8_0 .alias "preset", 0 0, v00620D10_0;
v0061C320_0 .var "q", 0 0;
v0061C378_0 .var "qnot", 0 0;
E_005D7D20 .event posedge, v0061C1C0_0;
S_005C0B58 .scope module, "m2" "memoria2x4" 5 29, 5 13, S_005C0BE0;
 .timescale 0 0;
v0061BF00_0 .net "addr", 0 0, L_0062AD18; 1 drivers
v0061BF58_0 .alias "clk", 0 0, v00620BB0_0;
v0061BFB0_0 .alias "clr", 0 0, v00620C08_0;
v0061C008_0 .alias "in", 0 0, v00620C60_0;
v0061C060_0 .net8 "out", 3 0, RS_005E361C; 4 drivers
v0061C0B8_0 .alias "preset", 0 0, v00620D10_0;
v0061C110_0 .alias "rw", 0 0, v00620D68_0;
S_005C0AD0 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_005C0B58;
 .timescale 0 0;
v0061BC68_0 .alias "addr", 0 0, v0061BF00_0;
v0061BCC0_0 .alias "clk", 0 0, v00620BB0_0;
v0061BD48_0 .alias "clr", 0 0, v00620C08_0;
v0061BDA0_0 .alias "in", 0 0, v00620C60_0;
v0061BDF8_0 .alias "out", 3 0, v0061C060_0;
v0061BE50_0 .alias "preset", 0 0, v00620D10_0;
v0061BEA8_0 .alias "rw", 0 0, v00620D68_0;
L_0062AB60 .part/pv L_0062B3F0, 3, 1, 4;
L_0062ABB8 .part/pv L_0062B578, 2, 1, 4;
L_0062AC10 .part/pv L_0062B6C8, 1, 1, 4;
L_0062AC68 .part/pv L_0062B800, 0, 1, 4;
S_005C0938 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005C0AD0;
 .timescale 0 0;
L_0062B348 .functor AND 1, v00620E18_0, L_0062AD18, v00620FD0_0, C4<1>;
L_0062B3B8 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B3F0 .functor AND 1, L_0062AD18, v0061B7F0_0, C4<1>, C4<1>;
v0061B8A0_0 .alias "addr", 0 0, v0061BF00_0;
v0061B8F8_0 .alias "clock", 0 0, v00620BB0_0;
v0061B950_0 .alias "clr", 0 0, v00620C08_0;
v0061B9A8_0 .alias "in", 0 0, v00620C60_0;
v0061BA00_0 .net "out", 0 0, L_0062B3F0; 1 drivers
v0061BA58_0 .alias "preset", 0 0, v00620D10_0;
v0061BAB0_0 .net "q", 0 0, v0061B7F0_0; 1 drivers
v0061BB08_0 .net "qnot", 0 0, v0061B848_0; 1 drivers
v0061BB60_0 .alias "rw", 0 0, v00620D68_0;
v0061BBB8_0 .net "s0", 0 0, L_0062B348; 1 drivers
v0061BC10_0 .net "s1", 0 0, L_0062B3B8; 1 drivers
S_005C08B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C0938;
 .timescale 0 0;
v0061B638_0 .alias "clear", 0 0, v00620C08_0;
v0061B690_0 .alias "clk", 0 0, v0061BBB8_0;
v0061B6E8_0 .alias "j", 0 0, v0061BC10_0;
v0061B740_0 .alias "k", 0 0, v0061BC10_0;
v0061B798_0 .alias "preset", 0 0, v00620D10_0;
v0061B7F0_0 .var "q", 0 0;
v0061B848_0 .var "qnot", 0 0;
E_005D7380 .event posedge, v0061B690_0;
S_005C0D78 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005C0AD0;
 .timescale 0 0;
L_0062B4D0 .functor AND 1, v00620E18_0, L_0062AD18, v00620FD0_0, C4<1>;
L_0062B540 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B578 .functor AND 1, L_0062AD18, v0061B1C0_0, C4<1>, C4<1>;
v0061B270_0 .alias "addr", 0 0, v0061BF00_0;
v0061B2C8_0 .alias "clock", 0 0, v00620BB0_0;
v0061B320_0 .alias "clr", 0 0, v00620C08_0;
v0061B378_0 .alias "in", 0 0, v00620C60_0;
v0061B3D0_0 .net "out", 0 0, L_0062B578; 1 drivers
v0061B428_0 .alias "preset", 0 0, v00620D10_0;
v0061B480_0 .net "q", 0 0, v0061B1C0_0; 1 drivers
v0061B4D8_0 .net "qnot", 0 0, v0061B218_0; 1 drivers
v0061B530_0 .alias "rw", 0 0, v00620D68_0;
v0061B588_0 .net "s0", 0 0, L_0062B4D0; 1 drivers
v0061B5E0_0 .net "s1", 0 0, L_0062B540; 1 drivers
S_005C09C0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C0D78;
 .timescale 0 0;
v0061B008_0 .alias "clear", 0 0, v00620C08_0;
v0061B060_0 .alias "clk", 0 0, v0061B588_0;
v0061B0B8_0 .alias "j", 0 0, v0061B5E0_0;
v0061B110_0 .alias "k", 0 0, v0061B5E0_0;
v0061B168_0 .alias "preset", 0 0, v00620D10_0;
v0061B1C0_0 .var "q", 0 0;
v0061B218_0 .var "qnot", 0 0;
E_005D6D60 .event posedge, v0061B060_0;
S_005C0E88 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005C0AD0;
 .timescale 0 0;
L_0062B620 .functor AND 1, v00620E18_0, L_0062AD18, v00620FD0_0, C4<1>;
L_0062B690 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B6C8 .functor AND 1, L_0062AD18, v0061AB60_0, C4<1>, C4<1>;
v0061AC10_0 .alias "addr", 0 0, v0061BF00_0;
v0061AC68_0 .alias "clock", 0 0, v00620BB0_0;
v0061ACC0_0 .alias "clr", 0 0, v00620C08_0;
v0061AD48_0 .alias "in", 0 0, v00620C60_0;
v0061ADA0_0 .net "out", 0 0, L_0062B6C8; 1 drivers
v0061ADF8_0 .alias "preset", 0 0, v00620D10_0;
v0061AE50_0 .net "q", 0 0, v0061AB60_0; 1 drivers
v0061AEA8_0 .net "qnot", 0 0, v0061ABB8_0; 1 drivers
v0061AF00_0 .alias "rw", 0 0, v00620D68_0;
v0061AF58_0 .net "s0", 0 0, L_0062B620; 1 drivers
v0061AFB0_0 .net "s1", 0 0, L_0062B690; 1 drivers
S_005C0E00 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C0E88;
 .timescale 0 0;
v0061A9A8_0 .alias "clear", 0 0, v00620C08_0;
v0061AA00_0 .alias "clk", 0 0, v0061AF58_0;
v0061AA58_0 .alias "j", 0 0, v0061AFB0_0;
v0061AAB0_0 .alias "k", 0 0, v0061AFB0_0;
v0061AB08_0 .alias "preset", 0 0, v00620D10_0;
v0061AB60_0 .var "q", 0 0;
v0061ABB8_0 .var "qnot", 0 0;
E_005D6FA0 .event posedge, v0061AA00_0;
S_005C0A48 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005C0AD0;
 .timescale 0 0;
L_0062B738 .functor AND 1, v00620E18_0, L_0062AD18, v00620FD0_0, C4<1>;
L_0062B7C8 .functor OR 1, v00620FD0_0, v00620EC8_0, C4<0>, C4<0>;
L_0062B800 .functor AND 1, L_0062AD18, v0061A530_0, C4<1>, C4<1>;
v0061A5E0_0 .alias "addr", 0 0, v0061BF00_0;
v0061A638_0 .alias "clock", 0 0, v00620BB0_0;
v0061A690_0 .alias "clr", 0 0, v00620C08_0;
v0061A6E8_0 .alias "in", 0 0, v00620C60_0;
v0061A740_0 .net "out", 0 0, L_0062B800; 1 drivers
v0061A798_0 .alias "preset", 0 0, v00620D10_0;
v0061A7F0_0 .net "q", 0 0, v0061A530_0; 1 drivers
v0061A848_0 .net "qnot", 0 0, v0061A588_0; 1 drivers
v0061A8A0_0 .alias "rw", 0 0, v00620D68_0;
v0061A8F8_0 .net "s0", 0 0, L_0062B738; 1 drivers
v0061A950_0 .net "s1", 0 0, L_0062B7C8; 1 drivers
S_005C0F10 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005C0A48;
 .timescale 0 0;
v0061A378_0 .alias "clear", 0 0, v00620C08_0;
v0061A3D0_0 .alias "clk", 0 0, v0061A8F8_0;
v0061A428_0 .alias "j", 0 0, v0061A950_0;
v0061A480_0 .alias "k", 0 0, v0061A950_0;
v0061A4D8_0 .alias "preset", 0 0, v00620D10_0;
v0061A530_0 .var "q", 0 0;
v0061A588_0 .var "qnot", 0 0;
E_005D6F40 .event posedge, v0061A3D0_0;
S_005C0C68 .scope begin, "start" "start" 5 47, 5 47, S_005C15F8;
 .timescale 0 0;
S_005C0CF0 .scope begin, "main" "main" 5 57, 5 57, S_005C15F8;
 .timescale 0 0;
S_005C1350 .scope module, "exemplo0075" "exemplo0075" 6 25;
 .timescale 0 0;
v0062A530_0 .var "addr", 3 0;
v0062A588_0 .var "clk", 0 0;
v0062A5E0_0 .var "clr", 0 0;
v0062A638_0 .var "in", 0 0;
RS_005E4174 .resolv tri, L_0062C6D0, L_0062C8E0, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0062A690_0 .net8 "out0", 7 0, RS_005E4174; 2 drivers
RS_005E3D24 .resolv tri, L_0062CB48, L_0062CD58, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0062A6E8_0 .net8 "out1", 7 0, RS_005E3D24; 2 drivers
v0062A740_0 .var "preset", 0 0;
v0062A798_0 .var "rw", 0 0;
S_0061D720 .scope module, "memo8_8" "memoria8x8" 6 33, 6 13, S_005C1350;
 .timescale 0 0;
v0062A270_0 .net "addr", 3 0, v0062A530_0; 1 drivers
v0062A2C8_0 .net "clk", 0 0, v0062A588_0; 1 drivers
v0062A320_0 .net "clr", 0 0, v0062A5E0_0; 1 drivers
v0062A378_0 .net "in", 0 0, v0062A638_0; 1 drivers
v0062A3D0_0 .alias "out0", 7 0, v0062A690_0;
v0062A428_0 .alias "out1", 7 0, v0062A6E8_0;
v0062A480_0 .net "preset", 0 0, v0062A740_0; 1 drivers
v0062A4D8_0 .net "rw", 0 0, v0062A798_0; 1 drivers
L_0062C990 .part v0062A530_0, 2, 2;
L_0062CE08 .part v0062A530_0, 0, 2;
S_0061E2D0 .scope module, "m1" "memoria2x8" 6 17, 5 24, S_0061D720;
 .timescale 0 0;
v0062A008_0 .net "addr", 1 0, L_0062C990; 1 drivers
v0062A060_0 .alias "clk", 0 0, v0062A2C8_0;
v0062A0B8_0 .alias "clr", 0 0, v0062A320_0;
v0062A110_0 .alias "in", 0 0, v0062A378_0;
v0062A168_0 .alias "out", 7 0, v0062A690_0;
v0062A1C0_0 .alias "preset", 0 0, v0062A480_0;
v0062A218_0 .alias "rw", 0 0, v0062A4D8_0;
RS_005E4144 .resolv tri, L_0062AD70, L_0062ADC8, L_0062AE20, L_0062AE78;
L_0062C6D0 .part/pv RS_005E4144, 4, 4, 8;
L_0062C728 .part L_0062C990, 1, 1;
RS_005E3F34 .resolv tri, L_0062C780, L_0062C7D8, L_0062C830, L_0062C888;
L_0062C8E0 .part/pv RS_005E3F34, 0, 4, 8;
L_0062C938 .part L_0062C990, 0, 1;
S_0061E8A8 .scope module, "m1" "memoria2x4" 5 28, 5 13, S_0061E2D0;
 .timescale 0 0;
v00629570_0 .net "addr", 0 0, L_0062C728; 1 drivers
v006295C8_0 .alias "clk", 0 0, v0062A2C8_0;
v00629620_0 .alias "clr", 0 0, v0062A320_0;
v00629678_0 .alias "in", 0 0, v0062A378_0;
v00629F00_0 .net8 "out", 3 0, RS_005E4144; 4 drivers
v00629F58_0 .alias "preset", 0 0, v0062A480_0;
v00629FB0_0 .alias "rw", 0 0, v0062A4D8_0;
S_0061E930 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0061E8A8;
 .timescale 0 0;
v00629308_0 .alias "addr", 0 0, v00629570_0;
v00629360_0 .alias "clk", 0 0, v0062A2C8_0;
v006293B8_0 .alias "clr", 0 0, v0062A320_0;
v00629410_0 .alias "in", 0 0, v0062A378_0;
v00629468_0 .alias "out", 3 0, v00629F00_0;
v006294C0_0 .alias "preset", 0 0, v0062A480_0;
v00629518_0 .alias "rw", 0 0, v0062A4D8_0;
L_0062AD70 .part/pv L_0062B950, 3, 1, 4;
L_0062ADC8 .part/pv L_0062BAD8, 2, 1, 4;
L_0062AE20 .part/pv L_0062BC70, 1, 1, 4;
L_0062AE78 .part/pv L_0062BD88, 0, 1, 4;
S_0061ECE8 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0061E930;
 .timescale 0 0;
L_0062B8A8 .functor AND 1, v0062A588_0, L_0062C728, v0062A798_0, C4<1>;
L_0062B918 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062B950 .functor AND 1, L_0062C728, v00628E90_0, C4<1>, C4<1>;
v00628F40_0 .alias "addr", 0 0, v00629570_0;
v00628F98_0 .alias "clock", 0 0, v0062A2C8_0;
v00628FF0_0 .alias "clr", 0 0, v0062A320_0;
v00629048_0 .alias "in", 0 0, v0062A378_0;
v006290A0_0 .net "out", 0 0, L_0062B950; 1 drivers
v006290F8_0 .alias "preset", 0 0, v0062A480_0;
v00629150_0 .net "q", 0 0, v00628E90_0; 1 drivers
v006291A8_0 .net "qnot", 0 0, v00628EE8_0; 1 drivers
v00629200_0 .alias "rw", 0 0, v0062A4D8_0;
v00629258_0 .net "s0", 0 0, L_0062B8A8; 1 drivers
v006292B0_0 .net "s1", 0 0, L_0062B918; 1 drivers
S_0061ED70 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061ECE8;
 .timescale 0 0;
v00628CD8_0 .alias "clear", 0 0, v0062A320_0;
v00628D30_0 .alias "clk", 0 0, v00629258_0;
v00628D88_0 .alias "j", 0 0, v006292B0_0;
v00628DE0_0 .alias "k", 0 0, v006292B0_0;
v00628E38_0 .alias "preset", 0 0, v0062A480_0;
v00628E90_0 .var "q", 0 0;
v00628EE8_0 .var "qnot", 0 0;
E_005CA848 .event posedge, v00628D30_0;
S_0061EBD8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0061E930;
 .timescale 0 0;
L_0062BA30 .functor AND 1, v0062A588_0, L_0062C728, v0062A798_0, C4<1>;
L_0062BAA0 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062BAD8 .functor AND 1, L_0062C728, v00628860_0, C4<1>, C4<1>;
v00628910_0 .alias "addr", 0 0, v00629570_0;
v00628968_0 .alias "clock", 0 0, v0062A2C8_0;
v006289C0_0 .alias "clr", 0 0, v0062A320_0;
v00628A18_0 .alias "in", 0 0, v0062A378_0;
v00628A70_0 .net "out", 0 0, L_0062BAD8; 1 drivers
v00628AC8_0 .alias "preset", 0 0, v0062A480_0;
v00628B20_0 .net "q", 0 0, v00628860_0; 1 drivers
v00628B78_0 .net "qnot", 0 0, v006288B8_0; 1 drivers
v00628BD0_0 .alias "rw", 0 0, v0062A4D8_0;
v00628C28_0 .net "s0", 0 0, L_0062BA30; 1 drivers
v00628C80_0 .net "s1", 0 0, L_0062BAA0; 1 drivers
S_0061EC60 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061EBD8;
 .timescale 0 0;
v00628068_0 .alias "clear", 0 0, v0062A320_0;
v00628700_0 .alias "clk", 0 0, v00628C28_0;
v00628758_0 .alias "j", 0 0, v00628C80_0;
v006287B0_0 .alias "k", 0 0, v00628C80_0;
v00628808_0 .alias "preset", 0 0, v0062A480_0;
v00628860_0 .var "q", 0 0;
v006288B8_0 .var "qnot", 0 0;
E_005D8660 .event posedge, v00628700_0;
S_0061EAC8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0061E930;
 .timescale 0 0;
L_0062BBC8 .functor AND 1, v0062A588_0, L_0062C728, v0062A798_0, C4<1>;
L_0062BC38 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062BC70 .functor AND 1, L_0062C728, v00627BF0_0, C4<1>, C4<1>;
v00627CA0_0 .alias "addr", 0 0, v00629570_0;
v00627CF8_0 .alias "clock", 0 0, v0062A2C8_0;
v00627D50_0 .alias "clr", 0 0, v0062A320_0;
v00627DA8_0 .alias "in", 0 0, v0062A378_0;
v00627E00_0 .net "out", 0 0, L_0062BC70; 1 drivers
v00627E58_0 .alias "preset", 0 0, v0062A480_0;
v00627EB0_0 .net "q", 0 0, v00627BF0_0; 1 drivers
v00627F08_0 .net "qnot", 0 0, v00627C48_0; 1 drivers
v00627F60_0 .alias "rw", 0 0, v0062A4D8_0;
v00627FB8_0 .net "s0", 0 0, L_0062BBC8; 1 drivers
v00628010_0 .net "s1", 0 0, L_0062BC38; 1 drivers
S_0061EB50 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061EAC8;
 .timescale 0 0;
v00627A38_0 .alias "clear", 0 0, v0062A320_0;
v00627A90_0 .alias "clk", 0 0, v00627FB8_0;
v00627AE8_0 .alias "j", 0 0, v00628010_0;
v00627B40_0 .alias "k", 0 0, v00628010_0;
v00627B98_0 .alias "preset", 0 0, v0062A480_0;
v00627BF0_0 .var "q", 0 0;
v00627C48_0 .var "qnot", 0 0;
E_005D85C0 .event posedge, v00627A90_0;
S_0061E9B8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0061E930;
 .timescale 0 0;
L_0062BCE0 .functor AND 1, v0062A588_0, L_0062C728, v0062A798_0, C4<1>;
L_0062BD50 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062BD88 .functor AND 1, L_0062C728, v006275C0_0, C4<1>, C4<1>;
v00627670_0 .alias "addr", 0 0, v00629570_0;
v006276C8_0 .alias "clock", 0 0, v0062A2C8_0;
v00627720_0 .alias "clr", 0 0, v0062A320_0;
v00627778_0 .alias "in", 0 0, v0062A378_0;
v006277D0_0 .net "out", 0 0, L_0062BD88; 1 drivers
v00627828_0 .alias "preset", 0 0, v0062A480_0;
v00627880_0 .net "q", 0 0, v006275C0_0; 1 drivers
v006278D8_0 .net "qnot", 0 0, v00627618_0; 1 drivers
v00627930_0 .alias "rw", 0 0, v0062A4D8_0;
v00627988_0 .net "s0", 0 0, L_0062BCE0; 1 drivers
v006279E0_0 .net "s1", 0 0, L_0062BD50; 1 drivers
S_0061EA40 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E9B8;
 .timescale 0 0;
v00627408_0 .alias "clear", 0 0, v0062A320_0;
v00627460_0 .alias "clk", 0 0, v00627988_0;
v006274B8_0 .alias "j", 0 0, v006279E0_0;
v00627510_0 .alias "k", 0 0, v006279E0_0;
v00627568_0 .alias "preset", 0 0, v0062A480_0;
v006275C0_0 .var "q", 0 0;
v00627618_0 .var "qnot", 0 0;
E_005D85E0 .event posedge, v00627460_0;
S_0061E358 .scope module, "m2" "memoria2x4" 5 29, 5 13, S_0061E2D0;
 .timescale 0 0;
v006271A0_0 .net "addr", 0 0, L_0062C938; 1 drivers
v006271F8_0 .alias "clk", 0 0, v0062A2C8_0;
v00627250_0 .alias "clr", 0 0, v0062A320_0;
v006272A8_0 .alias "in", 0 0, v0062A378_0;
v00627300_0 .net8 "out", 3 0, RS_005E3F34; 4 drivers
v00627358_0 .alias "preset", 0 0, v0062A480_0;
v006273B0_0 .alias "rw", 0 0, v0062A4D8_0;
S_0061E3E0 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0061E358;
 .timescale 0 0;
v00626A70_0 .alias "addr", 0 0, v006271A0_0;
v00626AC8_0 .alias "clk", 0 0, v0062A2C8_0;
v00626B20_0 .alias "clr", 0 0, v0062A320_0;
v00626B78_0 .alias "in", 0 0, v0062A378_0;
v00626BD0_0 .alias "out", 3 0, v00627300_0;
v006270F0_0 .alias "preset", 0 0, v0062A480_0;
v00627148_0 .alias "rw", 0 0, v0062A4D8_0;
L_0062C780 .part/pv L_0062BED8, 3, 1, 4;
L_0062C7D8 .part/pv L_0062C060, 2, 1, 4;
L_0062C830 .part/pv L_0062C1B0, 1, 1, 4;
L_0062C888 .part/pv L_0062C2C8, 0, 1, 4;
S_0061E798 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0061E3E0;
 .timescale 0 0;
L_0062BE30 .functor AND 1, v0062A588_0, L_0062C938, v0062A798_0, C4<1>;
L_0062BEA0 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062BED8 .functor AND 1, L_0062C938, v006265F8_0, C4<1>, C4<1>;
v006266A8_0 .alias "addr", 0 0, v006271A0_0;
v00626700_0 .alias "clock", 0 0, v0062A2C8_0;
v00626758_0 .alias "clr", 0 0, v0062A320_0;
v006267B0_0 .alias "in", 0 0, v0062A378_0;
v00626808_0 .net "out", 0 0, L_0062BED8; 1 drivers
v00626860_0 .alias "preset", 0 0, v0062A480_0;
v006268B8_0 .net "q", 0 0, v006265F8_0; 1 drivers
v00626910_0 .net "qnot", 0 0, v00626650_0; 1 drivers
v00626968_0 .alias "rw", 0 0, v0062A4D8_0;
v006269C0_0 .net "s0", 0 0, L_0062BE30; 1 drivers
v00626A18_0 .net "s1", 0 0, L_0062BEA0; 1 drivers
S_0061E820 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E798;
 .timescale 0 0;
v00626440_0 .alias "clear", 0 0, v0062A320_0;
v00626498_0 .alias "clk", 0 0, v006269C0_0;
v006264F0_0 .alias "j", 0 0, v00626A18_0;
v00626548_0 .alias "k", 0 0, v00626A18_0;
v006265A0_0 .alias "preset", 0 0, v0062A480_0;
v006265F8_0 .var "q", 0 0;
v00626650_0 .var "qnot", 0 0;
E_005D84E0 .event posedge, v00626498_0;
S_0061E688 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0061E3E0;
 .timescale 0 0;
L_0062BFB8 .functor AND 1, v0062A588_0, L_0062C938, v0062A798_0, C4<1>;
L_0062C028 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062C060 .functor AND 1, L_0062C938, v00625FC8_0, C4<1>, C4<1>;
v00626078_0 .alias "addr", 0 0, v006271A0_0;
v006260D0_0 .alias "clock", 0 0, v0062A2C8_0;
v00626128_0 .alias "clr", 0 0, v0062A320_0;
v00626180_0 .alias "in", 0 0, v0062A378_0;
v006261D8_0 .net "out", 0 0, L_0062C060; 1 drivers
v00626230_0 .alias "preset", 0 0, v0062A480_0;
v00626288_0 .net "q", 0 0, v00625FC8_0; 1 drivers
v006262E0_0 .net "qnot", 0 0, v00626020_0; 1 drivers
v00626338_0 .alias "rw", 0 0, v0062A4D8_0;
v00626390_0 .net "s0", 0 0, L_0062BFB8; 1 drivers
v006263E8_0 .net "s1", 0 0, L_0062C028; 1 drivers
S_0061E710 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E688;
 .timescale 0 0;
v00625E10_0 .alias "clear", 0 0, v0062A320_0;
v00625E68_0 .alias "clk", 0 0, v00626390_0;
v00625EC0_0 .alias "j", 0 0, v006263E8_0;
v00625F18_0 .alias "k", 0 0, v006263E8_0;
v00625F70_0 .alias "preset", 0 0, v0062A480_0;
v00625FC8_0 .var "q", 0 0;
v00626020_0 .var "qnot", 0 0;
E_005D8440 .event posedge, v00625E68_0;
S_0061E578 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0061E3E0;
 .timescale 0 0;
L_0062C108 .functor AND 1, v0062A588_0, L_0062C938, v0062A798_0, C4<1>;
L_0062C178 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062C1B0 .functor AND 1, L_0062C938, v00625968_0, C4<1>, C4<1>;
v00625A18_0 .alias "addr", 0 0, v006271A0_0;
v00625A70_0 .alias "clock", 0 0, v0062A2C8_0;
v00625AC8_0 .alias "clr", 0 0, v0062A320_0;
v00625B20_0 .alias "in", 0 0, v0062A378_0;
v00625B78_0 .net "out", 0 0, L_0062C1B0; 1 drivers
v00625BD0_0 .alias "preset", 0 0, v0062A480_0;
v00625C58_0 .net "q", 0 0, v00625968_0; 1 drivers
v00625CB0_0 .net "qnot", 0 0, v006259C0_0; 1 drivers
v00625D08_0 .alias "rw", 0 0, v0062A4D8_0;
v00625D60_0 .net "s0", 0 0, L_0062C108; 1 drivers
v00625DB8_0 .net "s1", 0 0, L_0062C178; 1 drivers
S_0061E600 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E578;
 .timescale 0 0;
v006257B0_0 .alias "clear", 0 0, v0062A320_0;
v00625808_0 .alias "clk", 0 0, v00625D60_0;
v00625860_0 .alias "j", 0 0, v00625DB8_0;
v006258B8_0 .alias "k", 0 0, v00625DB8_0;
v00625910_0 .alias "preset", 0 0, v0062A480_0;
v00625968_0 .var "q", 0 0;
v006259C0_0 .var "qnot", 0 0;
E_005D83C0 .event posedge, v00625808_0;
S_0061E468 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0061E3E0;
 .timescale 0 0;
L_0062C220 .functor AND 1, v0062A588_0, L_0062C938, v0062A798_0, C4<1>;
L_0062C290 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062C2C8 .functor AND 1, L_0062C938, v00625338_0, C4<1>, C4<1>;
v006253E8_0 .alias "addr", 0 0, v006271A0_0;
v00625440_0 .alias "clock", 0 0, v0062A2C8_0;
v00625498_0 .alias "clr", 0 0, v0062A320_0;
v006254F0_0 .alias "in", 0 0, v0062A378_0;
v00625548_0 .net "out", 0 0, L_0062C2C8; 1 drivers
v006255A0_0 .alias "preset", 0 0, v0062A480_0;
v006255F8_0 .net "q", 0 0, v00625338_0; 1 drivers
v00625650_0 .net "qnot", 0 0, v00625390_0; 1 drivers
v006256A8_0 .alias "rw", 0 0, v0062A4D8_0;
v00625700_0 .net "s0", 0 0, L_0062C220; 1 drivers
v00625758_0 .net "s1", 0 0, L_0062C290; 1 drivers
S_0061E4F0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E468;
 .timescale 0 0;
v00625180_0 .alias "clear", 0 0, v0062A320_0;
v006251D8_0 .alias "clk", 0 0, v00625700_0;
v00625230_0 .alias "j", 0 0, v00625758_0;
v00625288_0 .alias "k", 0 0, v00625758_0;
v006252E0_0 .alias "preset", 0 0, v0062A480_0;
v00625338_0 .var "q", 0 0;
v00625390_0 .var "qnot", 0 0;
E_005D83A0 .event posedge, v006251D8_0;
S_0061D7A8 .scope module, "m2" "memoria2x8" 6 18, 5 24, S_0061D720;
 .timescale 0 0;
v00624F18_0 .net "addr", 1 0, L_0062CE08; 1 drivers
v00624F70_0 .alias "clk", 0 0, v0062A2C8_0;
v00624FC8_0 .alias "clr", 0 0, v0062A320_0;
v00625020_0 .alias "in", 0 0, v0062A378_0;
v00625078_0 .alias "out", 7 0, v0062A6E8_0;
v006250D0_0 .alias "preset", 0 0, v0062A480_0;
v00625128_0 .alias "rw", 0 0, v0062A4D8_0;
RS_005E3CF4 .resolv tri, L_0062C9E8, L_0062CA40, L_0062CA98, L_0062CAF0;
L_0062CB48 .part/pv RS_005E3CF4, 4, 4, 8;
L_0062CBA0 .part L_0062CE08, 1, 1;
RS_005E3AE4 .resolv tri, L_0062CBF8, L_0062CC50, L_0062CCA8, L_0062CD00;
L_0062CD58 .part/pv RS_005E3AE4, 0, 4, 8;
L_0062CDB0 .part L_0062CE08, 0, 1;
S_0061DD80 .scope module, "m1" "memoria2x4" 5 28, 5 13, S_0061D7A8;
 .timescale 0 0;
v00624CB0_0 .net "addr", 0 0, L_0062CBA0; 1 drivers
v00624D08_0 .alias "clk", 0 0, v0062A2C8_0;
v00624D60_0 .alias "clr", 0 0, v0062A320_0;
v00624DB8_0 .alias "in", 0 0, v0062A378_0;
v00624E10_0 .net8 "out", 3 0, RS_005E3CF4; 4 drivers
v00624E68_0 .alias "preset", 0 0, v0062A480_0;
v00624EC0_0 .alias "rw", 0 0, v0062A4D8_0;
S_0061DE08 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0061DD80;
 .timescale 0 0;
v00624708_0 .alias "addr", 0 0, v00624CB0_0;
v00624760_0 .alias "clk", 0 0, v0062A2C8_0;
v006247B8_0 .alias "clr", 0 0, v0062A320_0;
v00624810_0 .alias "in", 0 0, v0062A378_0;
v00624868_0 .alias "out", 3 0, v00624E10_0;
v006248C0_0 .alias "preset", 0 0, v0062A480_0;
v00624C58_0 .alias "rw", 0 0, v0062A4D8_0;
L_0062C9E8 .part/pv L_00626D00, 3, 1, 4;
L_0062CA40 .part/pv L_00626E88, 2, 1, 4;
L_0062CA98 .part/pv L_00626FD8, 1, 1, 4;
L_0062CAF0 .part/pv L_0062E288, 0, 1, 4;
S_0061E1C0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0061DE08;
 .timescale 0 0;
L_00626C58 .functor AND 1, v0062A588_0, L_0062CBA0, v0062A798_0, C4<1>;
L_00626CC8 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_00626D00 .functor AND 1, L_0062CBA0, v00624290_0, C4<1>, C4<1>;
v00624340_0 .alias "addr", 0 0, v00624CB0_0;
v00624398_0 .alias "clock", 0 0, v0062A2C8_0;
v006243F0_0 .alias "clr", 0 0, v0062A320_0;
v00624448_0 .alias "in", 0 0, v0062A378_0;
v006244A0_0 .net "out", 0 0, L_00626D00; 1 drivers
v006244F8_0 .alias "preset", 0 0, v0062A480_0;
v00624550_0 .net "q", 0 0, v00624290_0; 1 drivers
v006245A8_0 .net "qnot", 0 0, v006242E8_0; 1 drivers
v00624600_0 .alias "rw", 0 0, v0062A4D8_0;
v00624658_0 .net "s0", 0 0, L_00626C58; 1 drivers
v006246B0_0 .net "s1", 0 0, L_00626CC8; 1 drivers
S_0061E248 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E1C0;
 .timescale 0 0;
v006240D8_0 .alias "clear", 0 0, v0062A320_0;
v00624130_0 .alias "clk", 0 0, v00624658_0;
v00624188_0 .alias "j", 0 0, v006246B0_0;
v006241E0_0 .alias "k", 0 0, v006246B0_0;
v00624238_0 .alias "preset", 0 0, v0062A480_0;
v00624290_0 .var "q", 0 0;
v006242E8_0 .var "qnot", 0 0;
E_005D82C0 .event posedge, v00624130_0;
S_0061E0B0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0061DE08;
 .timescale 0 0;
L_00626DE0 .functor AND 1, v0062A588_0, L_0062CBA0, v0062A798_0, C4<1>;
L_00626E50 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_00626E88 .functor AND 1, L_0062CBA0, v00623C60_0, C4<1>, C4<1>;
v00623D10_0 .alias "addr", 0 0, v00624CB0_0;
v00623D68_0 .alias "clock", 0 0, v0062A2C8_0;
v00623DC0_0 .alias "clr", 0 0, v0062A320_0;
v00623E18_0 .alias "in", 0 0, v0062A378_0;
v00623E70_0 .net "out", 0 0, L_00626E88; 1 drivers
v00623EC8_0 .alias "preset", 0 0, v0062A480_0;
v00623F20_0 .net "q", 0 0, v00623C60_0; 1 drivers
v00623F78_0 .net "qnot", 0 0, v00623CB8_0; 1 drivers
v00623FD0_0 .alias "rw", 0 0, v0062A4D8_0;
v00624028_0 .net "s0", 0 0, L_00626DE0; 1 drivers
v00624080_0 .net "s1", 0 0, L_00626E50; 1 drivers
S_0061E138 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061E0B0;
 .timescale 0 0;
v00623AA8_0 .alias "clear", 0 0, v0062A320_0;
v00623B00_0 .alias "clk", 0 0, v00624028_0;
v00623B58_0 .alias "j", 0 0, v00624080_0;
v00623BB0_0 .alias "k", 0 0, v00624080_0;
v00623C08_0 .alias "preset", 0 0, v0062A480_0;
v00623C60_0 .var "q", 0 0;
v00623CB8_0 .var "qnot", 0 0;
E_005D8220 .event posedge, v00623B00_0;
S_0061DFA0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0061DE08;
 .timescale 0 0;
L_00626F30 .functor AND 1, v0062A588_0, L_0062CBA0, v0062A798_0, C4<1>;
L_00626FA0 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_00626FD8 .functor AND 1, L_0062CBA0, v00623600_0, C4<1>, C4<1>;
v006236B0_0 .alias "addr", 0 0, v00624CB0_0;
v00623708_0 .alias "clock", 0 0, v0062A2C8_0;
v00623760_0 .alias "clr", 0 0, v0062A320_0;
v006237B8_0 .alias "in", 0 0, v0062A378_0;
v00623810_0 .net "out", 0 0, L_00626FD8; 1 drivers
v00623868_0 .alias "preset", 0 0, v0062A480_0;
v006238C0_0 .net "q", 0 0, v00623600_0; 1 drivers
v00623948_0 .net "qnot", 0 0, v00623658_0; 1 drivers
v006239A0_0 .alias "rw", 0 0, v0062A4D8_0;
v006239F8_0 .net "s0", 0 0, L_00626F30; 1 drivers
v00623A50_0 .net "s1", 0 0, L_00626FA0; 1 drivers
S_0061E028 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061DFA0;
 .timescale 0 0;
v00623448_0 .alias "clear", 0 0, v0062A320_0;
v006234A0_0 .alias "clk", 0 0, v006239F8_0;
v006234F8_0 .alias "j", 0 0, v00623A50_0;
v00623550_0 .alias "k", 0 0, v00623A50_0;
v006235A8_0 .alias "preset", 0 0, v0062A480_0;
v00623600_0 .var "q", 0 0;
v00623658_0 .var "qnot", 0 0;
E_005D8180 .event posedge, v006234A0_0;
S_0061DE90 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0061DE08;
 .timescale 0 0;
L_0062E1E0 .functor AND 1, v0062A588_0, L_0062CBA0, v0062A798_0, C4<1>;
L_0062E250 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062E288 .functor AND 1, L_0062CBA0, v00622FD0_0, C4<1>, C4<1>;
v00623080_0 .alias "addr", 0 0, v00624CB0_0;
v006230D8_0 .alias "clock", 0 0, v0062A2C8_0;
v00623130_0 .alias "clr", 0 0, v0062A320_0;
v00623188_0 .alias "in", 0 0, v0062A378_0;
v006231E0_0 .net "out", 0 0, L_0062E288; 1 drivers
v00623238_0 .alias "preset", 0 0, v0062A480_0;
v00623290_0 .net "q", 0 0, v00622FD0_0; 1 drivers
v006232E8_0 .net "qnot", 0 0, v00623028_0; 1 drivers
v00623340_0 .alias "rw", 0 0, v0062A4D8_0;
v00623398_0 .net "s0", 0 0, L_0062E1E0; 1 drivers
v006233F0_0 .net "s1", 0 0, L_0062E250; 1 drivers
S_0061DF18 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061DE90;
 .timescale 0 0;
v00622E18_0 .alias "clear", 0 0, v0062A320_0;
v00622E70_0 .alias "clk", 0 0, v00623398_0;
v00622EC8_0 .alias "j", 0 0, v006233F0_0;
v00622F20_0 .alias "k", 0 0, v006233F0_0;
v00622F78_0 .alias "preset", 0 0, v0062A480_0;
v00622FD0_0 .var "q", 0 0;
v00623028_0 .var "qnot", 0 0;
E_005D81A0 .event posedge, v00622E70_0;
S_0061D830 .scope module, "m2" "memoria2x4" 5 29, 5 13, S_0061D7A8;
 .timescale 0 0;
v00622BB0_0 .net "addr", 0 0, L_0062CDB0; 1 drivers
v00622C08_0 .alias "clk", 0 0, v0062A2C8_0;
v00622C60_0 .alias "clr", 0 0, v0062A320_0;
v00622CB8_0 .alias "in", 0 0, v0062A378_0;
v00622D10_0 .net8 "out", 3 0, RS_005E3AE4; 4 drivers
v00622D68_0 .alias "preset", 0 0, v0062A480_0;
v00622DC0_0 .alias "rw", 0 0, v0062A4D8_0;
S_0061D8B8 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0061D830;
 .timescale 0 0;
v00622948_0 .alias "addr", 0 0, v00622BB0_0;
v006229A0_0 .alias "clk", 0 0, v0062A2C8_0;
v006229F8_0 .alias "clr", 0 0, v0062A320_0;
v00622A50_0 .alias "in", 0 0, v0062A378_0;
v00622AA8_0 .alias "out", 3 0, v00622D10_0;
v00622B00_0 .alias "preset", 0 0, v0062A480_0;
v00622B58_0 .alias "rw", 0 0, v0062A4D8_0;
L_0062CBF8 .part/pv L_0062E3D8, 3, 1, 4;
L_0062CC50 .part/pv L_0062E560, 2, 1, 4;
L_0062CCA8 .part/pv L_0062E6B0, 1, 1, 4;
L_0062CD00 .part/pv L_0062E7C8, 0, 1, 4;
S_0061DC70 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0061D8B8;
 .timescale 0 0;
L_0062E330 .functor AND 1, v0062A588_0, L_0062CDB0, v0062A798_0, C4<1>;
L_0062E3A0 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062E3D8 .functor AND 1, L_0062CDB0, v006224A0_0, C4<1>, C4<1>;
v00622550_0 .alias "addr", 0 0, v00622BB0_0;
v006225A8_0 .alias "clock", 0 0, v0062A2C8_0;
v00622600_0 .alias "clr", 0 0, v0062A320_0;
v00622658_0 .alias "in", 0 0, v0062A378_0;
v006226B0_0 .net "out", 0 0, L_0062E3D8; 1 drivers
v00622708_0 .alias "preset", 0 0, v0062A480_0;
v00622760_0 .net "q", 0 0, v006224A0_0; 1 drivers
v006227B8_0 .net "qnot", 0 0, v006224F8_0; 1 drivers
v00622810_0 .alias "rw", 0 0, v0062A4D8_0;
v00622868_0 .net "s0", 0 0, L_0062E330; 1 drivers
v006228C0_0 .net "s1", 0 0, L_0062E3A0; 1 drivers
S_0061DCF8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061DC70;
 .timescale 0 0;
v006222E8_0 .alias "clear", 0 0, v0062A320_0;
v00622340_0 .alias "clk", 0 0, v00622868_0;
v00622398_0 .alias "j", 0 0, v006228C0_0;
v006223F0_0 .alias "k", 0 0, v006228C0_0;
v00622448_0 .alias "preset", 0 0, v0062A480_0;
v006224A0_0 .var "q", 0 0;
v006224F8_0 .var "qnot", 0 0;
E_005D8100 .event posedge, v00622340_0;
S_0061DB60 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0061D8B8;
 .timescale 0 0;
L_0062E4B8 .functor AND 1, v0062A588_0, L_0062CDB0, v0062A798_0, C4<1>;
L_0062E528 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062E560 .functor AND 1, L_0062CDB0, v00621E70_0, C4<1>, C4<1>;
v00621F20_0 .alias "addr", 0 0, v00622BB0_0;
v00621F78_0 .alias "clock", 0 0, v0062A2C8_0;
v00621FD0_0 .alias "clr", 0 0, v0062A320_0;
v00622028_0 .alias "in", 0 0, v0062A378_0;
v00622080_0 .net "out", 0 0, L_0062E560; 1 drivers
v006220D8_0 .alias "preset", 0 0, v0062A480_0;
v00622130_0 .net "q", 0 0, v00621E70_0; 1 drivers
v00622188_0 .net "qnot", 0 0, v00621EC8_0; 1 drivers
v006221E0_0 .alias "rw", 0 0, v0062A4D8_0;
v00622238_0 .net "s0", 0 0, L_0062E4B8; 1 drivers
v00622290_0 .net "s1", 0 0, L_0062E528; 1 drivers
S_0061DBE8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061DB60;
 .timescale 0 0;
v00621CB8_0 .alias "clear", 0 0, v0062A320_0;
v00621D10_0 .alias "clk", 0 0, v00622238_0;
v00621D68_0 .alias "j", 0 0, v00622290_0;
v00621DC0_0 .alias "k", 0 0, v00622290_0;
v00621E18_0 .alias "preset", 0 0, v0062A480_0;
v00621E70_0 .var "q", 0 0;
v00621EC8_0 .var "qnot", 0 0;
E_005D7FC0 .event posedge, v00621D10_0;
S_0061DA50 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0061D8B8;
 .timescale 0 0;
L_0062E608 .functor AND 1, v0062A588_0, L_0062CDB0, v0062A798_0, C4<1>;
L_0062E678 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062E6B0 .functor AND 1, L_0062CDB0, v00621810_0, C4<1>, C4<1>;
v006218C0_0 .alias "addr", 0 0, v00622BB0_0;
v00621948_0 .alias "clock", 0 0, v0062A2C8_0;
v006219A0_0 .alias "clr", 0 0, v0062A320_0;
v006219F8_0 .alias "in", 0 0, v0062A378_0;
v00621A50_0 .net "out", 0 0, L_0062E6B0; 1 drivers
v00621AA8_0 .alias "preset", 0 0, v0062A480_0;
v00621B00_0 .net "q", 0 0, v00621810_0; 1 drivers
v00621B58_0 .net "qnot", 0 0, v00621868_0; 1 drivers
v00621BB0_0 .alias "rw", 0 0, v0062A4D8_0;
v00621C08_0 .net "s0", 0 0, L_0062E608; 1 drivers
v00621C60_0 .net "s1", 0 0, L_0062E678; 1 drivers
S_0061DAD8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061DA50;
 .timescale 0 0;
v00621658_0 .alias "clear", 0 0, v0062A320_0;
v006216B0_0 .alias "clk", 0 0, v00621C08_0;
v00621708_0 .alias "j", 0 0, v00621C60_0;
v00621760_0 .alias "k", 0 0, v00621C60_0;
v006217B8_0 .alias "preset", 0 0, v0062A480_0;
v00621810_0 .var "q", 0 0;
v00621868_0 .var "qnot", 0 0;
E_005D7F40 .event posedge, v006216B0_0;
S_0061D940 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0061D8B8;
 .timescale 0 0;
L_0062E720 .functor AND 1, v0062A588_0, L_0062CDB0, v0062A798_0, C4<1>;
L_0062E790 .functor OR 1, v0062A798_0, v0062A638_0, C4<0>, C4<0>;
L_0062E7C8 .functor AND 1, L_0062CDB0, v006211E0_0, C4<1>, C4<1>;
v00621290_0 .alias "addr", 0 0, v00622BB0_0;
v006212E8_0 .alias "clock", 0 0, v0062A2C8_0;
v00621340_0 .alias "clr", 0 0, v0062A320_0;
v00621398_0 .alias "in", 0 0, v0062A378_0;
v006213F0_0 .net "out", 0 0, L_0062E7C8; 1 drivers
v00621448_0 .alias "preset", 0 0, v0062A480_0;
v006214A0_0 .net "q", 0 0, v006211E0_0; 1 drivers
v006214F8_0 .net "qnot", 0 0, v00621238_0; 1 drivers
v00621550_0 .alias "rw", 0 0, v0062A4D8_0;
v006215A8_0 .net "s0", 0 0, L_0062E720; 1 drivers
v00621600_0 .net "s1", 0 0, L_0062E790; 1 drivers
S_0061D9C8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0061D940;
 .timescale 0 0;
v00621028_0 .alias "clear", 0 0, v0062A320_0;
v00621080_0 .alias "clk", 0 0, v006215A8_0;
v006210D8_0 .alias "j", 0 0, v00621600_0;
v00621130_0 .alias "k", 0 0, v00621600_0;
v00621188_0 .alias "preset", 0 0, v0062A480_0;
v006211E0_0 .var "q", 0 0;
v00621238_0 .var "qnot", 0 0;
E_005D7F80 .event posedge, v00621080_0;
S_0061D698 .scope begin, "start" "start" 6 36, 6 36, S_005C1350;
 .timescale 0 0;
S_0061D610 .scope begin, "main" "main" 6 46, 6 46, S_005C1350;
 .timescale 0 0;
    .scope S_005C0F98;
T_0 ;
    %wait E_005D77A0;
    %load/v 8, v00619848_0, 1;
    %load/v 9, v006198F8_0, 1;
    %inv 9, 1;
    %load/v 10, v00619950_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A58_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v006198F8_0, 1;
    %load/v 9, v00619950_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006199A8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A58_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v006198F8_0, 1;
    %load/v 9, v00619950_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v00619A00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A00_0, 0, 8;
    %load/v 8, v00619A58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00619A58_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005C13D8;
T_1 ;
    %wait E_005D67E0;
    %load/v 8, v00619218_0, 1;
    %load/v 9, v006192C8_0, 1;
    %inv 9, 1;
    %load/v 10, v00619320_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006193D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00619428_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v006192C8_0, 1;
    %load/v 9, v00619320_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00619378_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006193D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00619428_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v006192C8_0, 1;
    %load/v 9, v00619320_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v006193D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006193D0_0, 0, 8;
    %load/v 8, v00619428_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00619428_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005C14E8;
T_2 ;
    %wait E_005D7820;
    %load/v 8, v005D9D70_0, 1;
    %load/v 9, v005D9E20_0, 1;
    %inv 9, 1;
    %load/v 10, v005D9E78_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DF8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005D9E20_0, 1;
    %load/v 9, v005D9E78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00618D48_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DF8_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005D9E20_0, 1;
    %load/v 9, v005D9E78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00618DA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DA0_0, 0, 8;
    %load/v 8, v00618DF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00618DF8_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005C10A8;
T_3 ;
    %wait E_005D7800;
    %load/v 8, v005D9740_0, 1;
    %load/v 9, v005D97F0_0, 1;
    %inv 9, 1;
    %load/v 10, v005D9848_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D98F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D9950_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005D97F0_0, 1;
    %load/v 9, v005D9848_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005D98A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D98F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D9950_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005D97F0_0, 1;
    %load/v 9, v005D9848_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005D98F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D98F8_0, 0, 8;
    %load/v 8, v005D9950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D9950_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005C1680;
T_4 ;
    %fork t_1, S_005C1240;
    %jmp t_0;
    .scope S_005C1240;
t_1 ;
    %set/v v0061A168_0, 1, 1;
    %set/v v0061A110_0, 0, 1;
    %set/v v0061A320_0, 0, 1;
    %set/v v0061A218_0, 0, 1;
    %set/v v0061A2C8_0, 1, 1;
    %set/v v0061A1C0_0, 0, 1;
    %end;
    .scope S_005C1680;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_005C1680;
T_5 ;
    %fork t_3, S_005C12C8;
    %jmp t_2;
    .scope S_005C12C8;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v0061A270_0;
    %delay 1, 0;
    %set/v v0061A1C0_0, 1, 1;
    %delay 1, 0;
    %set/v v0061A1C0_0, 0, 1;
    %delay 1, 0;
    %set/v v0061A168_0, 1, 1;
    %set/v v0061A110_0, 1, 1;
    %set/v v0061A320_0, 1, 1;
    %set/v v0061A218_0, 1, 1;
    %delay 1, 0;
    %set/v v0061A168_0, 1, 1;
    %set/v v0061A110_0, 1, 1;
    %set/v v0061A320_0, 1, 1;
    %set/v v0061A218_0, 0, 1;
    %delay 1, 0;
    %set/v v0061A110_0, 0, 1;
    %delay 1, 0;
    %set/v v0061A110_0, 1, 1;
    %end;
    .scope S_005C1680;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0061D588;
T_6 ;
    %wait E_005D7E40;
    %load/v 8, v0061F828_0, 1;
    %load/v 9, v0061F8D8_0, 1;
    %inv 9, 1;
    %load/v 10, v0061F930_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F9E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061FA38_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0061F8D8_0, 1;
    %load/v 9, v0061F930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061F988_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F9E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061FA38_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0061F8D8_0, 1;
    %load/v 9, v0061F930_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0061F9E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F9E0_0, 0, 8;
    %load/v 8, v0061FA38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061FA38_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0061D478;
T_7 ;
    %wait E_005D7DA0;
    %load/v 8, v0061F1F8_0, 1;
    %load/v 9, v0061F2A8_0, 1;
    %inv 9, 1;
    %load/v 10, v0061F300_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F3B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F408_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0061F2A8_0, 1;
    %load/v 9, v0061F300_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061F358_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F3B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F408_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0061F2A8_0, 1;
    %load/v 9, v0061F300_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0061F3B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F3B0_0, 0, 8;
    %load/v 8, v0061F408_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F408_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0061D368;
T_8 ;
    %wait E_005D7D00;
    %load/v 8, v0061C798_0, 1;
    %load/v 9, v0061C848_0, 1;
    %inv 9, 1;
    %load/v 10, v0061C8A0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C950_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C9A8_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0061C848_0, 1;
    %load/v 9, v0061C8A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061C8F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C950_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C9A8_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0061C848_0, 1;
    %load/v 9, v0061C8A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0061C950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C950_0, 0, 8;
    %load/v 8, v0061C9A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C9A8_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0061D258;
T_9 ;
    %wait E_005D7D20;
    %load/v 8, v0061C168_0, 1;
    %load/v 9, v0061C218_0, 1;
    %inv 9, 1;
    %load/v 10, v0061C270_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C378_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0061C218_0, 1;
    %load/v 9, v0061C270_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061C2C8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C320_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C378_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0061C218_0, 1;
    %load/v 9, v0061C270_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0061C320_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C320_0, 0, 8;
    %load/v 8, v0061C378_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061C378_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005C08B0;
T_10 ;
    %wait E_005D7380;
    %load/v 8, v0061B638_0, 1;
    %load/v 9, v0061B6E8_0, 1;
    %inv 9, 1;
    %load/v 10, v0061B740_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B7F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B848_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0061B6E8_0, 1;
    %load/v 9, v0061B740_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061B798_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B7F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B848_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0061B6E8_0, 1;
    %load/v 9, v0061B740_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v0061B7F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B7F0_0, 0, 8;
    %load/v 8, v0061B848_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B848_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005C09C0;
T_11 ;
    %wait E_005D6D60;
    %load/v 8, v0061B008_0, 1;
    %load/v 9, v0061B0B8_0, 1;
    %inv 9, 1;
    %load/v 10, v0061B110_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B1C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B218_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0061B0B8_0, 1;
    %load/v 9, v0061B110_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061B168_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B1C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B218_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0061B0B8_0, 1;
    %load/v 9, v0061B110_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0061B1C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B1C0_0, 0, 8;
    %load/v 8, v0061B218_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061B218_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005C0E00;
T_12 ;
    %wait E_005D6FA0;
    %load/v 8, v0061A9A8_0, 1;
    %load/v 9, v0061AA58_0, 1;
    %inv 9, 1;
    %load/v 10, v0061AAB0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061AB60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061ABB8_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0061AA58_0, 1;
    %load/v 9, v0061AAB0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061AB08_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061AB60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061ABB8_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0061AA58_0, 1;
    %load/v 9, v0061AAB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0061AB60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061AB60_0, 0, 8;
    %load/v 8, v0061ABB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061ABB8_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005C0F10;
T_13 ;
    %wait E_005D6F40;
    %load/v 8, v0061A378_0, 1;
    %load/v 9, v0061A428_0, 1;
    %inv 9, 1;
    %load/v 10, v0061A480_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A530_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A588_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0061A428_0, 1;
    %load/v 9, v0061A480_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0061A4D8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A530_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A588_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0061A428_0, 1;
    %load/v 9, v0061A480_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0061A530_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A530_0, 0, 8;
    %load/v 8, v0061A588_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061A588_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_005C15F8;
T_14 ;
    %fork t_5, S_005C0C68;
    %jmp t_4;
    .scope S_005C0C68;
t_5 ;
    %set/v v00620E18_0, 1, 1;
    %set/v v00620DC0_0, 1, 2;
    %set/v v00620FD0_0, 0, 1;
    %set/v v00620EC8_0, 0, 1;
    %set/v v00620F78_0, 1, 1;
    %set/v v00620E70_0, 0, 1;
    %end;
    .scope S_005C15F8;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_005C15F8;
T_15 ;
    %fork t_7, S_005C0CF0;
    %jmp t_6;
    .scope S_005C0CF0;
t_7 ;
    %vpi_call 5 58 "$display", "Exemplo0074 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 59 "$display", "Teste Mem\363ria RAM 2x8.\012";
    %vpi_call 5 61 "$monitor", "Sa\355da: %b", v00620F20_0;
    %delay 1, 0;
    %set/v v00620E70_0, 1, 1;
    %delay 1, 0;
    %set/v v00620E70_0, 0, 1;
    %delay 1, 0;
    %set/v v00620E18_0, 1, 1;
    %movi 8, 1, 2;
    %set/v v00620DC0_0, 8, 2;
    %set/v v00620FD0_0, 1, 1;
    %set/v v00620EC8_0, 1, 1;
    %delay 1, 0;
    %set/v v00620E18_0, 1, 1;
    %movi 8, 1, 2;
    %set/v v00620DC0_0, 8, 2;
    %set/v v00620FD0_0, 1, 1;
    %set/v v00620EC8_0, 1, 1;
    %delay 1, 0;
    %movi 8, 1, 2;
    %set/v v00620DC0_0, 8, 2;
    %delay 1, 0;
    %movi 8, 2, 2;
    %set/v v00620DC0_0, 8, 2;
    %delay 1, 0;
    %set/v v00620DC0_0, 1, 2;
    %end;
    .scope S_005C15F8;
t_6 %join;
    %end;
    .thread T_15;
    .scope S_0061ED70;
T_16 ;
    %wait E_005CA848;
    %load/v 8, v00628CD8_0, 1;
    %load/v 9, v00628D88_0, 1;
    %inv 9, 1;
    %load/v 10, v00628DE0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00628E90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00628EE8_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v00628D88_0, 1;
    %load/v 9, v00628DE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00628E38_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00628E90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00628EE8_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00628D88_0, 1;
    %load/v 9, v00628DE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v00628E90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00628E90_0, 0, 8;
    %load/v 8, v00628EE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00628EE8_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0061EC60;
T_17 ;
    %wait E_005D8660;
    %load/v 8, v00628068_0, 1;
    %load/v 9, v00628758_0, 1;
    %inv 9, 1;
    %load/v 10, v006287B0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00628860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006288B8_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v00628758_0, 1;
    %load/v 9, v006287B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00628808_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00628860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006288B8_0, 0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v00628758_0, 1;
    %load/v 9, v006287B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %load/v 8, v00628860_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00628860_0, 0, 8;
    %load/v 8, v006288B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006288B8_0, 0, 8;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0061EB50;
T_18 ;
    %wait E_005D85C0;
    %load/v 8, v00627A38_0, 1;
    %load/v 9, v00627AE8_0, 1;
    %inv 9, 1;
    %load/v 10, v00627B40_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00627BF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00627C48_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v00627AE8_0, 1;
    %load/v 9, v00627B40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00627B98_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00627BF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627C48_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00627AE8_0, 1;
    %load/v 9, v00627B40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v00627BF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627BF0_0, 0, 8;
    %load/v 8, v00627C48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627C48_0, 0, 8;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0061EA40;
T_19 ;
    %wait E_005D85E0;
    %load/v 8, v00627408_0, 1;
    %load/v 9, v006274B8_0, 1;
    %inv 9, 1;
    %load/v 10, v00627510_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006275C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00627618_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v006274B8_0, 1;
    %load/v 9, v00627510_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00627568_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006275C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627618_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v006274B8_0, 1;
    %load/v 9, v00627510_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v006275C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006275C0_0, 0, 8;
    %load/v 8, v00627618_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627618_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0061E820;
T_20 ;
    %wait E_005D84E0;
    %load/v 8, v00626440_0, 1;
    %load/v 9, v006264F0_0, 1;
    %inv 9, 1;
    %load/v 10, v00626548_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006265F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00626650_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v006264F0_0, 1;
    %load/v 9, v00626548_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006265A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006265F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00626650_0, 0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v006264F0_0, 1;
    %load/v 9, v00626548_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v006265F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006265F8_0, 0, 8;
    %load/v 8, v00626650_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00626650_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0061E710;
T_21 ;
    %wait E_005D8440;
    %load/v 8, v00625E10_0, 1;
    %load/v 9, v00625EC0_0, 1;
    %inv 9, 1;
    %load/v 10, v00625F18_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625FC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00626020_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v00625EC0_0, 1;
    %load/v 9, v00625F18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00625F70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625FC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00626020_0, 0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v00625EC0_0, 1;
    %load/v 9, v00625F18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v00625FC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00625FC8_0, 0, 8;
    %load/v 8, v00626020_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00626020_0, 0, 8;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0061E600;
T_22 ;
    %wait E_005D83C0;
    %load/v 8, v006257B0_0, 1;
    %load/v 9, v00625860_0, 1;
    %inv 9, 1;
    %load/v 10, v006258B8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625968_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006259C0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v00625860_0, 1;
    %load/v 9, v006258B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00625910_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625968_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006259C0_0, 0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v00625860_0, 1;
    %load/v 9, v006258B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %load/v 8, v00625968_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00625968_0, 0, 8;
    %load/v 8, v006259C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006259C0_0, 0, 8;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0061E4F0;
T_23 ;
    %wait E_005D83A0;
    %load/v 8, v00625180_0, 1;
    %load/v 9, v00625230_0, 1;
    %inv 9, 1;
    %load/v 10, v00625288_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00625390_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00625230_0, 1;
    %load/v 9, v00625288_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006252E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00625338_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00625390_0, 0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00625230_0, 1;
    %load/v 9, v00625288_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v00625338_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00625338_0, 0, 8;
    %load/v 8, v00625390_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00625390_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0061E248;
T_24 ;
    %wait E_005D82C0;
    %load/v 8, v006240D8_0, 1;
    %load/v 9, v00624188_0, 1;
    %inv 9, 1;
    %load/v 10, v006241E0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00624290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006242E8_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v00624188_0, 1;
    %load/v 9, v006241E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00624238_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00624290_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006242E8_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v00624188_0, 1;
    %load/v 9, v006241E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v00624290_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00624290_0, 0, 8;
    %load/v 8, v006242E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006242E8_0, 0, 8;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0061E138;
T_25 ;
    %wait E_005D8220;
    %load/v 8, v00623AA8_0, 1;
    %load/v 9, v00623B58_0, 1;
    %inv 9, 1;
    %load/v 10, v00623BB0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00623C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00623CB8_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v00623B58_0, 1;
    %load/v 9, v00623BB0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00623C08_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00623C60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623CB8_0, 0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v00623B58_0, 1;
    %load/v 9, v00623BB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.4, 8;
    %load/v 8, v00623C60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623C60_0, 0, 8;
    %load/v 8, v00623CB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623CB8_0, 0, 8;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0061E028;
T_26 ;
    %wait E_005D8180;
    %load/v 8, v00623448_0, 1;
    %load/v 9, v006234F8_0, 1;
    %inv 9, 1;
    %load/v 10, v00623550_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00623600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00623658_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v006234F8_0, 1;
    %load/v 9, v00623550_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006235A8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00623600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623658_0, 0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v006234F8_0, 1;
    %load/v 9, v00623550_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.4, 8;
    %load/v 8, v00623600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623600_0, 0, 8;
    %load/v 8, v00623658_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623658_0, 0, 8;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0061DF18;
T_27 ;
    %wait E_005D81A0;
    %load/v 8, v00622E18_0, 1;
    %load/v 9, v00622EC8_0, 1;
    %inv 9, 1;
    %load/v 10, v00622F20_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00622FD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00623028_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00622EC8_0, 1;
    %load/v 9, v00622F20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00622F78_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00622FD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623028_0, 0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v00622EC8_0, 1;
    %load/v 9, v00622F20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v00622FD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00622FD0_0, 0, 8;
    %load/v 8, v00623028_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00623028_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0061DCF8;
T_28 ;
    %wait E_005D8100;
    %load/v 8, v006222E8_0, 1;
    %load/v 9, v00622398_0, 1;
    %inv 9, 1;
    %load/v 10, v006223F0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006224A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006224F8_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v00622398_0, 1;
    %load/v 9, v006223F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00622448_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006224A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006224F8_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v00622398_0, 1;
    %load/v 9, v006223F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.4, 8;
    %load/v 8, v006224A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006224A0_0, 0, 8;
    %load/v 8, v006224F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006224F8_0, 0, 8;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0061DBE8;
T_29 ;
    %wait E_005D7FC0;
    %load/v 8, v00621CB8_0, 1;
    %load/v 9, v00621D68_0, 1;
    %inv 9, 1;
    %load/v 10, v00621DC0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00621E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00621EC8_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v00621D68_0, 1;
    %load/v 9, v00621DC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00621E18_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00621E70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621EC8_0, 0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v00621D68_0, 1;
    %load/v 9, v00621DC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_29.4, 8;
    %load/v 8, v00621E70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621E70_0, 0, 8;
    %load/v 8, v00621EC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621EC8_0, 0, 8;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0061DAD8;
T_30 ;
    %wait E_005D7F40;
    %load/v 8, v00621658_0, 1;
    %load/v 9, v00621708_0, 1;
    %inv 9, 1;
    %load/v 10, v00621760_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00621810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00621868_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v00621708_0, 1;
    %load/v 9, v00621760_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006217B8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00621810_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621868_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v00621708_0, 1;
    %load/v 9, v00621760_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.4, 8;
    %load/v 8, v00621810_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621810_0, 0, 8;
    %load/v 8, v00621868_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621868_0, 0, 8;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0061D9C8;
T_31 ;
    %wait E_005D7F80;
    %load/v 8, v00621028_0, 1;
    %load/v 9, v006210D8_0, 1;
    %inv 9, 1;
    %load/v 10, v00621130_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006211E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00621238_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v006210D8_0, 1;
    %load/v 9, v00621130_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00621188_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006211E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621238_0, 0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v006210D8_0, 1;
    %load/v 9, v00621130_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v006211E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006211E0_0, 0, 8;
    %load/v 8, v00621238_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00621238_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_005C1350;
T_32 ;
    %fork t_9, S_0061D698;
    %jmp t_8;
    .scope S_0061D698;
t_9 ;
    %set/v v0062A588_0, 1, 1;
    %set/v v0062A530_0, 1, 4;
    %set/v v0062A798_0, 0, 1;
    %set/v v0062A638_0, 0, 1;
    %set/v v0062A740_0, 1, 1;
    %set/v v0062A5E0_0, 0, 1;
    %end;
    .scope S_005C1350;
t_8 %join;
    %end;
    .thread T_32;
    .scope S_005C1350;
T_33 ;
    %fork t_11, S_0061D610;
    %jmp t_10;
    .scope S_0061D610;
t_11 ;
    %vpi_call 6 47 "$display", "Exemplo0075 - Josemar Alves Caetano - 448662.";
    %vpi_call 6 48 "$display", "Teste Mem\363ria RAM 8x8.\012";
    %vpi_call 6 50 "$monitor", "Sa\355das: %b e %b", v0062A690_0, v0062A6E8_0;
    %delay 1, 0;
    %set/v v0062A5E0_0, 1, 1;
    %delay 1, 0;
    %set/v v0062A5E0_0, 0, 1;
    %delay 1, 0;
    %set/v v0062A588_0, 1, 1;
    %movi 8, 3, 4;
    %set/v v0062A530_0, 8, 4;
    %set/v v0062A798_0, 1, 1;
    %set/v v0062A638_0, 1, 1;
    %delay 1, 0;
    %set/v v0062A588_0, 1, 1;
    %movi 8, 12, 4;
    %set/v v0062A530_0, 8, 4;
    %set/v v0062A798_0, 1, 1;
    %set/v v0062A638_0, 1, 1;
    %delay 1, 0;
    %movi 8, 1, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 2, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 3, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 4, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 5, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 6, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 7, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %movi 8, 8, 4;
    %set/v v0062A530_0, 8, 4;
    %delay 1, 0;
    %set/v v0062A530_0, 1, 4;
    %end;
    .scope S_005C1350;
t_10 %join;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "./Exemplo0074.v";
    "Exemplo0075.v";
