{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1467104712441 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1467104712441 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1467104720207 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1467104720223 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1467104720223 ""}
{ "Info" "" "" "2016.06.28.11:05:46 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.06.28.11:05:46 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1467104746581 ""}
{ "Info" "" "" "2016.06.28.11:05:46 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.06.28.11:05:46 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1467104746598 ""}
{ "Info" "soc_system_generation.rpt" "" "2016.06.28.11:06:11 Info: Saving generation log to H:/Masterarbeit/work/quartus/soc_system" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Saving generation log to H:/Masterarbeit/work/quartus/soc_system" 0 0 "Shell" 0 -1 1467104771597 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1467104771599 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2016.06.28.11:06:11 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1467104771608 ""}
{ "Info" "soc_system.qsys" "" "2016.06.28.11:06:11 Info: Loading quartus" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Loading quartus" 0 0 "Shell" 0 -1 1467104771664 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Reading input file" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Reading input file" 0 0 "Shell" 0 -1 1467104771746 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding button_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding button_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104771751 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1467104771752 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1467104771753 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1467104771754 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104771755 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1467104771756 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104771757 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1467104771757 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding hps_0 \[altera_hps 16.0\]" 0 0 "Shell" 0 -1 1467104771758 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1467104771762 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104771770 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1467104771771 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1467104771772 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1467104771772 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1467104771773 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1467104771774 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding led_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding led_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104771775 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1467104771775 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1467104771776 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1467104771777 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1467104771778 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1467104771779 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Building connections" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Building connections" 0 0 "Shell" 0 -1 1467104771780 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Parameterizing connections" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1467104771785 ""}
{ "Info" "" "" "2016.06.28.11:06:11 Info: Validating" {  } {  } 0 0 "2016.06.28.11:06:11 Info: Validating" 0 0 "Shell" 0 -1 1467104771786 ""}
{ "Info" "" "" "2016.06.28.11:06:20 Info: Done reading input file" {  } {  } 0 0 "2016.06.28.11:06:20 Info: Done reading input file" 0 0 "Shell" 0 -1 1467104780968 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.06.28.11:06:23 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.06.28.11:06:23 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Warning" "" "" "2016.06.28.11:06:23 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.06.28.11:06:23 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1467104783673 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1467104783689 ""}
{ "Info" "" "" "2016.06.28.11:06:23 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.06.28.11:06:23 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1467104783689 ""}
{ "Info" "" "" "2016.06.28.11:06:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2016.06.28.11:06:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1467104786049 ""}
{ "Info" "" "" "2016.06.28.11:06:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.06.28.11:06:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1467104793546 ""}
{ "Warning" "" "" "2016.06.28.11:06:33 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.06.28.11:06:33 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1467104793959 ""}
{ "Warning" "" "" "2016.06.28.11:06:33 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2016.06.28.11:06:33 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1467104793959 ""}
{ "Warning" "" "" "2016.06.28.11:06:33 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2016.06.28.11:06:33 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1467104793959 ""}
{ "Warning" "" "" "2016.06.28.11:06:33 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.06.28.11:06:33 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1467104793959 ""}
{ "Info" "" "" "2016.06.28.11:06:38 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.06.28.11:06:38 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1467104798861 ""}
{ "Info" "  ]" "" "2016.06.28.11:06:38 Info: button_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen" {  } {  } 0 0 "2016.06.28.11:06:38 Info: button_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0001_button_pio_gen" 0 0 "Shell" 0 -1 1467104798861 ""}
{ "Info" "" "" "2016.06.28.11:06:39 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.06.28.11:06:39 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1467104799674 ""}
{ "Info" "" "" "2016.06.28.11:06:39 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2016.06.28.11:06:39 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1467104799674 ""}
{ "Info" "" "" "2016.06.28.11:06:39 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.06.28.11:06:39 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1467104799689 ""}
{ "Info" "  ]" "" "2016.06.28.11:06:39 Info: dipsw_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen" {  } {  } 0 0 "2016.06.28.11:06:39 Info: dipsw_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0002_dipsw_pio_gen" 0 0 "Shell" 0 -1 1467104799689 ""}
{ "Info" "" "" "2016.06.28.11:06:40 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.06.28.11:06:40 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1467104800033 ""}
{ "Info" "" "" "2016.06.28.11:06:40 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2016.06.28.11:06:40 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1467104800033 ""}
{ "Info" "" "" "2016.06.28.11:06:40 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2016.06.28.11:06:40 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1467104800226 ""}
{ "Info" "" "" "2016.06.28.11:06:40 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.06.28.11:06:40 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1467104800226 ""}
{ "Info" "" "" "2016.06.28.11:06:41 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.06.28.11:06:41 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1467104801133 ""}
{ "Info" "" "" "2016.06.28.11:06:41 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.06.28.11:06:41 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1467104801818 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.06.28.11:06:41 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.06.28.11:06:41 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1467104801823 ""}
{ "Warning" "" "" "2016.06.28.11:06:41 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.06.28.11:06:41 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1467104801824 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2016.06.28.11:06:43 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1467104803134 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.06.28.11:06:43 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1467104803134 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.06.28.11:06:43 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1467104803149 ""}
{ "Info" "  ]" "" "2016.06.28.11:06:43 Info: jtag_uart:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2016.06.28.11:06:43 Info: jtag_uart:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1467104803149 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.06.28.11:06:43 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1467104803602 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.06.28.11:06:43 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1467104803618 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.06.28.11:06:43 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1467104803618 ""}
{ "Info" "  ]" "" "2016.06.28.11:06:43 Info: led_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen" {  } {  } 0 0 "2016.06.28.11:06:43 Info: led_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1467104803618 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.06.28.11:06:43 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1467104803899 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2016.06.28.11:06:43 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1467104803915 ""}
{ "Info" "" "" "2016.06.28.11:06:43 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.06.28.11:06:43 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1467104803915 ""}
{ "Info" "  ]" "" "2016.06.28.11:06:43 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2016.06.28.11:06:43 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1467104803915 ""}
{ "Info" "" "" "2016.06.28.11:06:44 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.06.28.11:06:44 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1467104804478 ""}
{ "Info" "" "" "2016.06.28.11:06:44 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.06.28.11:06:44 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1467104804493 ""}
{ "Info" "" "" "2016.06.28.11:06:44 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.06.28.11:06:44 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1467104804509 ""}
{ "Info" "" "" "2016.06.28.11:06:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104805624 ""}
{ "Info" "" "" "2016.06.28.11:06:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104805733 ""}
{ "Info" "" "" "2016.06.28.11:06:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104805843 ""}
{ "Info" "" "" "2016.06.28.11:06:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104805937 ""}
{ "Info" "" "" "2016.06.28.11:06:46 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:46 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104806015 ""}
{ "Info" "" "" "2016.06.28.11:06:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104806109 ""}
{ "Info" "" "" "2016.06.28.11:06:46 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:06:46 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104806187 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1467104807146 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1467104807457 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1467104807472 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1467104807488 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1467104807504 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1467104807566 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1467104807598 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1467104807613 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1467104807629 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1467104807629 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1467104807644 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1467104807660 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1467104807660 ""}
{ "Info" "" "" "2016.06.28.11:06:47 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.06.28.11:06:47 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1467104807910 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1467104808169 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1467104808185 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1467104808200 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1467104808216 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1467104808232 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1467104808232 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1467104808263 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1467104808279 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1467104808310 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1467104808325 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1467104808341 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1467104808357 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1467104808388 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808404 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808404 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1467104808450 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808482 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808482 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808482 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1467104808497 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1467104808513 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1467104808529 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1467104808575 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1467104808591 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808607 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1467104808622 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808622 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1467104808622 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1467104808638 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1467104808638 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1467104808669 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808669 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1467104808685 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808685 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1467104808700 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808716 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1467104808716 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808732 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808732 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1467104808845 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1467104808937 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1467104808952 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808968 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808968 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:48 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104808968 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1467104808984 ""}
{ "Info" "" "" "2016.06.28.11:06:48 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.06.28.11:06:48 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1467104808999 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1467104809015 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1467104809031 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809046 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1467104809046 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1467104809062 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809062 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1467104809187 ""}
{ "Info" "verbosity_pkg.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809187 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809187 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809203 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809203 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809218 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809218 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1467104809218 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1467104809234 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.06.28.11:06:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1467104809249 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" {  } {  } 0 0 "2016.06.28.11:06:49 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" 0 0 "Shell" 0 -1 1467104809249 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.06.28.11:06:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1467104809312 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: Finished: Create simulation model" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1467104809312 ""}
{ "Info" "" "" "2016.06.28.11:06:49 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2016.06.28.11:06:49 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1467104809312 ""}
{ "Info" " --use-relative-paths=true" "" "2016.06.28.11:06:49 Info: sim-script-gen --spd=H:\\Masterarbeit\\work\\quartus\\soc_system\\soc_system.spd --output-directory=H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:49 Info: sim-script-gen --spd=H:\\Masterarbeit\\work\\quartus\\soc_system\\soc_system.spd --output-directory=H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104809312 ""}
{ "Info" " --use-relative-paths=true" "" "2016.06.28.11:06:49 Info: Doing: ip-make-simscript --spd=H:\\Masterarbeit\\work\\quartus\\soc_system\\soc_system.spd --output-directory=H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:49 Info: Doing: ip-make-simscript --spd=H:\\Masterarbeit\\work\\quartus\\soc_system\\soc_system.spd --output-directory=H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104809312 ""}
{ "Info" " directory:" "" "2016.06.28.11:06:50 Info: Generating the following file(s) for MODELSIM simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Generating the following file(s) for MODELSIM simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810328 ""}
{ "Info" "msim_setup.tcl" "" "2016.06.28.11:06:50 Info:     mentor" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     mentor" 0 0 "Shell" 0 -1 1467104810328 ""}
{ "Info" " directory:" "" "2016.06.28.11:06:50 Info: Generating the following file(s) for VCS simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Generating the following file(s) for VCS simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810343 ""}
{ "Info" "vcs_setup.sh" "" "2016.06.28.11:06:50 Info:     synopsys/vcs" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1467104810359 ""}
{ "Info" " directory:" "" "2016.06.28.11:06:50 Info: Generating the following file(s) for VCSMX simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Generating the following file(s) for VCSMX simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810359 ""}
{ "Info" "synopsys_sim.setup" "" "2016.06.28.11:06:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1467104810375 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.06.28.11:06:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1467104810375 ""}
{ "Info" " directory:" "" "2016.06.28.11:06:50 Info: Generating the following file(s) for NCSIM simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Generating the following file(s) for NCSIM simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810406 ""}
{ "Info" "cds.lib" "" "2016.06.28.11:06:50 Info:     cadence" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     cadence" 0 0 "Shell" 0 -1 1467104810406 ""}
{ "Info" "hdl.var" "" "2016.06.28.11:06:50 Info:     cadence" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     cadence" 0 0 "Shell" 0 -1 1467104810578 ""}
{ "Info" "ncsim_setup.sh" "" "2016.06.28.11:06:50 Info:     cadence" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     cadence" 0 0 "Shell" 0 -1 1467104810578 ""}
{ "Info" " directory" "" "2016.06.28.11:06:50 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1467104810578 ""}
{ "Info" " directory:" "" "2016.06.28.11:06:50 Info: Generating the following file(s) for RIVIERA simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Generating the following file(s) for RIVIERA simulator in H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "rivierapro_setup.tcl" "" "2016.06.28.11:06:50 Info:     aldec" {  } {  } 0 0 "2016.06.28.11:06:50 Info:     aldec" 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "." "" "2016.06.28.11:06:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under H:/Masterarbeit/work/quartus/soc_system/simulation" {  } {  } 0 0 "2016.06.28.11:06:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under H:/Masterarbeit/work/quartus/soc_system/simulation" 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2016.06.28.11:06:50 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --block-symbol-file --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2016.06.28.11:06:50 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --block-symbol-file --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1467104810593 ""}
{ "Info" "soc_system.qsys" "" "2016.06.28.11:06:50 Info: Loading quartus" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Loading quartus" 0 0 "Shell" 0 -1 1467104810609 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Reading input file" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Reading input file" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding button_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding button_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding hps_0 \[altera_hps 16.0\]" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1467104810672 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding led_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding led_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Building connections" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Building connections" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Parameterizing connections" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:50 Info: Validating" {  } {  } 0 0 "2016.06.28.11:06:50 Info: Validating" 0 0 "Shell" 0 -1 1467104810687 ""}
{ "Info" "" "" "2016.06.28.11:06:59 Info: Done reading input file" {  } {  } 0 0 "2016.06.28.11:06:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1467104819599 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.06.28.11:07:02 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.06.28.11:07:02 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Warning" "" "" "2016.06.28.11:07:02 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.06.28.11:07:02 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:02 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.06.28.11:07:02 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1467104822460 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.06.28.11:07:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1467104823007 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1467104823007 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info:" {  } {  } 0 0 "2016.06.28.11:07:03 Info:" 0 0 "Shell" 0 -1 1467104823007 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1467104823007 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --synthesis=VERILOG --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2016.06.28.11:07:03 Info: qsys-generate H:\\Masterarbeit\\work\\quartus\\soc_system.qsys --synthesis=VERILOG --output-directory=H:\\Masterarbeit\\work\\quartus\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1467104823007 ""}
{ "Info" "soc_system.qsys" "" "2016.06.28.11:07:03 Info: Loading quartus" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Loading quartus" 0 0 "Shell" 0 -1 1467104823022 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Reading input file" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Reading input file" 0 0 "Shell" 0 -1 1467104823069 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding button_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding button_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104823069 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1467104823069 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding dipsw_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding hps_0 \[altera_hps 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding led_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding led_pio \[altera_avalon_pio 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1467104823085 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Building connections" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Building connections" 0 0 "Shell" 0 -1 1467104823100 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Parameterizing connections" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1467104823100 ""}
{ "Info" "" "" "2016.06.28.11:07:03 Info: Validating" {  } {  } 0 0 "2016.06.28.11:07:03 Info: Validating" 0 0 "Shell" 0 -1 1467104823100 ""}
{ "Info" "" "" "2016.06.28.11:07:11 Info: Done reading input file" {  } {  } 0 0 "2016.06.28.11:07:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1467104831959 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.06.28.11:07:14 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.06.28.11:07:14 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Warning" "" "" "2016.06.28.11:07:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.06.28.11:07:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.06.28.11:07:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1467104834508 ""}
{ "Info" "" "" "2016.06.28.11:07:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.06.28.11:07:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1467104838996 ""}
{ "Info" "" "" "2016.06.28.11:07:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.06.28.11:07:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1467104843607 ""}
{ "Warning" "" "" "2016.06.28.11:07:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.06.28.11:07:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1467104843923 ""}
{ "Warning" "" "" "2016.06.28.11:07:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2016.06.28.11:07:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1467104843923 ""}
{ "Warning" "" "" "2016.06.28.11:07:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2016.06.28.11:07:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1467104843923 ""}
{ "Warning" "" "" "2016.06.28.11:07:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.06.28.11:07:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1467104843923 ""}
{ "Info" "" "" "2016.06.28.11:07:28 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.06.28.11:07:28 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1467104848507 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.06.28.11:07:28 Info: button_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0057_button_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0057_button_pio_gen/" {  } {  } 0 0 "2016.06.28.11:07:28 Info: button_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0057_button_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0057_button_pio_gen/" 0 0 "Shell" 0 -1 1467104848507 ""}
{ "Info" "" "" "2016.06.28.11:07:28 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.06.28.11:07:28 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1467104848866 ""}
{ "Info" "" "" "2016.06.28.11:07:28 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2016.06.28.11:07:28 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1467104848866 ""}
{ "Info" "" "" "2016.06.28.11:07:28 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.06.28.11:07:28 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1467104848882 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.06.28.11:07:28 Info: dipsw_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0058_dipsw_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0058_dipsw_pio_gen/" {  } {  } 0 0 "2016.06.28.11:07:28 Info: dipsw_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0058_dipsw_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0058_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1467104848882 ""}
{ "Info" "" "" "2016.06.28.11:07:29 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.06.28.11:07:29 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1467104849241 ""}
{ "Info" "" "" "2016.06.28.11:07:29 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2016.06.28.11:07:29 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1467104849241 ""}
{ "Info" "" "" "2016.06.28.11:07:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2016.06.28.11:07:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1467104849413 ""}
{ "Info" "" "" "2016.06.28.11:07:29 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.06.28.11:07:29 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1467104849429 ""}
{ "Info" "" "" "2016.06.28.11:07:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.06.28.11:07:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1467104850288 ""}
{ "Info" "" "" "2016.06.28.11:07:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.06.28.11:07:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1467104850960 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.06.28.11:07:30 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.06.28.11:07:30 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1467104850960 ""}
{ "Warning" "" "" "2016.06.28.11:07:30 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.06.28.11:07:30 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1467104850960 ""}
{ "Info" "" "" "2016.06.28.11:07:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2016.06.28.11:07:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1467104851789 ""}
{ "Info" "" "" "2016.06.28.11:07:31 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.06.28.11:07:31 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1467104851799 ""}
{ "Info" "" "" "2016.06.28.11:07:31 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.06.28.11:07:31 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1467104851805 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2016.06.28.11:07:31 Info: jtag_uart:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0060_jtag_uart_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0060_jtag_uart_gen/" {  } {  } 0 0 "2016.06.28.11:07:31 Info: jtag_uart:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0060_jtag_uart_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0060_jtag_uart_gen/" 0 0 "Shell" 0 -1 1467104851805 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.06.28.11:07:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1467104852242 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.06.28.11:07:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1467104852242 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.06.28.11:07:32 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1467104852242 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.06.28.11:07:32 Info: led_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0061_led_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0061_led_pio_gen/" {  } {  } 0 0 "2016.06.28.11:07:32 Info: led_pio:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0061_led_pio_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0061_led_pio_gen/" 0 0 "Shell" 0 -1 1467104852242 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.06.28.11:07:32 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1467104852523 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2016.06.28.11:07:32 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1467104852523 ""}
{ "Info" "" "" "2016.06.28.11:07:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.06.28.11:07:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1467104852539 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.06.28.11:07:32 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0062_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0062_onchip_memory2_0_gen/" {  } {  } 0 0 "2016.06.28.11:07:32 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0062_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/Urban/AppData/Local/Temp/alt6980_6672632666327002895.dir/0062_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1467104852539 ""}
{ "Info" "" "" "2016.06.28.11:07:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.06.28.11:07:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1467104853070 ""}
{ "Info" "" "" "2016.06.28.11:07:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.06.28.11:07:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1467104853070 ""}
{ "Info" "" "" "2016.06.28.11:07:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.06.28.11:07:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1467104853086 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854084 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854162 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854240 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854334 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854427 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854506 ""}
{ "Info" "" "" "2016.06.28.11:07:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.06.28.11:07:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1467104854584 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1467104855455 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1467104855747 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1467104855763 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1467104855763 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1467104855778 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1467104855778 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1467104855810 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1467104855810 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1467104855825 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1467104855825 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1467104855825 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1467104855841 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1467104855841 ""}
{ "Info" "" "" "2016.06.28.11:07:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.06.28.11:07:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1467104855950 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1467104856142 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1467104856142 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1467104856142 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1467104856157 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1467104856157 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1467104856157 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1467104856173 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1467104856204 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1467104856220 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1467104856235 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1467104856251 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1467104856267 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1467104856267 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856282 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856298 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1467104856298 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856329 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856329 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856329 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1467104856329 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1467104856345 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1467104856345 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1467104856376 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1467104856392 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856407 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1467104856423 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856423 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1467104856423 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1467104856439 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1467104856454 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1467104856470 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856470 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1467104856485 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856501 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1467104856517 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856517 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1467104856517 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856517 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856532 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1467104856648 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1467104856754 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1467104856762 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856766 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856767 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856768 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1467104856786 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1467104856801 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1467104856810 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1467104856827 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856830 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1467104856836 ""}
{ "Info" "" "" "2016.06.28.11:07:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.06.28.11:07:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1467104856855 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.06.28.11:07:36 Info: Reusing file H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1467104856858 ""}
{ "Info" "" "" "2016.06.28.11:08:05 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2016.06.28.11:08:05 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1467104885229 ""}
{ "Info" "" "" "2016.06.28.11:08:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.06.28.11:08:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1467104885339 ""}
{ "Info" "" "" "2016.06.28.11:08:05 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.06.28.11:08:05 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1467104885354 ""}
{ "Info" "" "" "2016.06.28.11:08:05 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2016.06.28.11:08:05 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1467104885354 ""}
{ "Info" "" "" "2016.06.28.11:08:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.06.28.11:08:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1467104887040 ""}
{ "Info" "" "" "2016.06.28.11:08:07 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.06.28.11:08:07 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1467104887040 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1467104893165 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1467104893165 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/16.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera/16.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1467104906230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 18 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467104906230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 11:08:26 2016 " "Processing ended: Tue Jun 28 11:08:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467104906230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467104906230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:58 " "Total CPU time (on all processors): 00:05:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467104906230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1467104906230 ""}
