Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jan 20 21:01:46 2019
| Host         : JMP-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 490 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.263        0.000                      0                 2951        0.014        0.000                      0                 2951        3.000        0.000                       0                   496  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12M         66.263        0.000                      0                 2941        0.191        0.000                      0                 2941       41.167        0.000                       0                   492  
  clkfbout_clk_12M                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_12M_1       66.274        0.000                      0                 2941        0.191        0.000                      0                 2941       41.167        0.000                       0                   492  
  clkfbout_clk_12M_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12M_1  clk_out1_clk_12M         66.263        0.000                      0                 2941        0.014        0.000                      0                 2941  
clk_out1_clk_12M    clk_out1_clk_12M_1       66.263        0.000                      0                 2941        0.014        0.000                      0                 2941  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M         79.064        0.000                      0                   10        1.296        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M         79.064        0.000                      0                   10        1.120        0.000                      0                   10  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M_1       79.064        0.000                      0                   10        1.120        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M_1       79.075        0.000                      0                   10        1.296        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       66.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.263ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.380ns  (logic 1.124ns (6.862%)  route 15.256ns (93.138%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        12.105    15.558    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 66.263    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 1.124ns (6.982%)  route 14.974ns (93.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.675    15.276    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.685ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.124ns (7.046%)  route 14.829ns (92.954%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.679    15.132    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 66.685    

Slack (MET) :             66.741ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 1.124ns (7.091%)  route 14.727ns (92.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         9.172    15.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                 66.741    

Slack (MET) :             66.748ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.124ns (7.075%)  route 14.762ns (92.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.611    15.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 66.748    

Slack (MET) :             66.828ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.828    

Slack (MET) :             66.848ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.728    82.041    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.786    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.848    

Slack (MET) :             66.895ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.697ns  (logic 1.124ns (7.160%)  route 14.573ns (92.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.645     5.934    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.058 r  ADDR/MEM_i_15/O
                         net (fo=130, routed)         8.817    14.876    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 66.895    

Slack (MET) :             66.984ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 1.124ns (7.185%)  route 14.520ns (92.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.369    14.822    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 66.984    

Slack (MET) :             67.075ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 1.124ns (7.245%)  route 14.389ns (92.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         8.834    14.691    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 67.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.961%)  route 0.141ns (43.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y88         FDCE                                         r  ADDR/last_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.319    ADDR/last_recorded_s[7]
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  ADDR/last_record_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ADDR/p_1_in[7]
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y88         FDCE (Hold_fdce_C_D)         0.120    -0.464    ADDR/last_record_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.565    -0.599    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTR/CTRL/x2_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.307    U_AI/U_PWM/x2_reg_reg[7]_0[3]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 r  U_AI/U_PWM/x3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/sample_request_reg_3[3]
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X66Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    FILTR/CTRL/x3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.167%)  route 0.151ns (44.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.566    -0.598    FILTR/CTRL/clk_out1
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.306    U_AI/U_PWM/x0_reg_reg[7]_0[3]
    SLICE_X67Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  U_AI/U_PWM/x1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTR/CTRL/sample_request_reg_1[3]
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.091    -0.471    FILTR/CTRL/x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y89         FDCE                                         r  ADDR/last_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[11]/Q
                         net (fo=8, routed)           0.163    -0.297    ADDR/last_recorded_s[11]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  ADDR/last_record_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ADDR/p_1_in[11]
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.464    ADDR/last_record_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.273    HLD/D[7]
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.072    -0.486    HLD/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.182    -0.273    HLD/D[3]
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y93         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[1]/Q
                         net (fo=2, routed)           0.180    -0.275    FILTR/FIR/R3/D[1]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.066    -0.492    FILTR/FIR/R3/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.250%)  route 0.171ns (54.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X64Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.285    FILTR/FIR/R3/D[5]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.076    -0.504    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.267    FILTR/FIR/R3/D[0]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.070    -0.488    FILTR/FIR/R3/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.117%)  route 0.172ns (54.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X65Y96         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.172    -0.284    FILTR/FIR/R3/D[4]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.075    -0.505    FILTR/FIR/R3/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y18     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y22     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y97     U_AI/U_EN/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y97     U_AI/U_EN/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y93     ADDR/address_standby_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y93     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y93     ADDR/address_standby_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y86     ADDR/address_standby_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y90     ADDR/address_standby_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y86     ADDR/address_standby_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       66.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.274ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.380ns  (logic 1.124ns (6.862%)  route 15.256ns (93.138%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        12.105    15.558    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 66.274    

Slack (MET) :             66.505ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 1.124ns (6.982%)  route 14.974ns (93.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.675    15.276    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.781    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.781    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 66.505    

Slack (MET) :             66.696ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.124ns (7.046%)  route 14.829ns (92.954%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.679    15.132    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.166    82.343    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.828    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.828    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 66.696    

Slack (MET) :             66.752ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 1.124ns (7.091%)  route 14.727ns (92.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         9.172    15.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.781    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.781    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                 66.752    

Slack (MET) :             66.759ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.124ns (7.075%)  route 14.762ns (92.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.611    15.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.823    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 66.759    

Slack (MET) :             66.839ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.166    82.343    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.777    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.839    

Slack (MET) :             66.859ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.728    82.041    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.797    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.859    

Slack (MET) :             66.906ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.697ns  (logic 1.124ns (7.160%)  route 14.573ns (92.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.645     5.934    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.058 r  ADDR/MEM_i_15/O
                         net (fo=130, routed)         8.817    14.876    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    81.781    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.781    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 66.906    

Slack (MET) :             66.995ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 1.124ns (7.185%)  route 14.520ns (92.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.369    14.822    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.166    82.332    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 66.995    

Slack (MET) :             67.086ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 1.124ns (7.245%)  route 14.389ns (92.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         8.834    14.691    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.166    82.343    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.777    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 67.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.961%)  route 0.141ns (43.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y88         FDCE                                         r  ADDR/last_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.319    ADDR/last_recorded_s[7]
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  ADDR/last_record_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ADDR/p_1_in[7]
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y88         FDCE (Hold_fdce_C_D)         0.120    -0.464    ADDR/last_record_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.565    -0.599    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTR/CTRL/x2_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.307    U_AI/U_PWM/x2_reg_reg[7]_0[3]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 r  U_AI/U_PWM/x3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/sample_request_reg_3[3]
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X66Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    FILTR/CTRL/x3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.167%)  route 0.151ns (44.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.566    -0.598    FILTR/CTRL/clk_out1
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.306    U_AI/U_PWM/x0_reg_reg[7]_0[3]
    SLICE_X67Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  U_AI/U_PWM/x1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTR/CTRL/sample_request_reg_1[3]
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.091    -0.471    FILTR/CTRL/x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y89         FDCE                                         r  ADDR/last_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[11]/Q
                         net (fo=8, routed)           0.163    -0.297    ADDR/last_recorded_s[11]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  ADDR/last_record_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ADDR/p_1_in[11]
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.464    ADDR/last_record_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.273    HLD/D[7]
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.072    -0.486    HLD/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.182    -0.273    HLD/D[3]
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y93         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[1]/Q
                         net (fo=2, routed)           0.180    -0.275    FILTR/FIR/R3/D[1]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.066    -0.492    FILTR/FIR/R3/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.250%)  route 0.171ns (54.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X64Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.285    FILTR/FIR/R3/D[5]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.076    -0.504    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.267    FILTR/FIR/R3/D[0]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.070    -0.488    FILTR/FIR/R3/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.117%)  route 0.172ns (54.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X65Y96         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.172    -0.284    FILTR/FIR/R3/D[4]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.075    -0.505    FILTR/FIR/R3/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y4      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y18     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y22     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y97     U_AI/U_EN/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y97     U_AI/U_EN/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y93     ADDR/address_standby_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y93     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y93     ADDR/address_standby_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     ADDR/address_standby_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y86     ADDR/address_standby_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y90     ADDR/address_standby_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     ADDR/address_standby_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y96     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y86     ADDR/address_standby_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M_1
  To Clock:  clkfbout_clk_12M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       66.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.263ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.380ns  (logic 1.124ns (6.862%)  route 15.256ns (93.138%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        12.105    15.558    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 66.263    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 1.124ns (6.982%)  route 14.974ns (93.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.675    15.276    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.685ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.124ns (7.046%)  route 14.829ns (92.954%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.679    15.132    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 66.685    

Slack (MET) :             66.741ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 1.124ns (7.091%)  route 14.727ns (92.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         9.172    15.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                 66.741    

Slack (MET) :             66.748ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.124ns (7.075%)  route 14.762ns (92.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.611    15.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 66.748    

Slack (MET) :             66.828ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.828    

Slack (MET) :             66.848ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.728    82.041    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.786    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.848    

Slack (MET) :             66.895ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.697ns  (logic 1.124ns (7.160%)  route 14.573ns (92.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.645     5.934    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.058 r  ADDR/MEM_i_15/O
                         net (fo=130, routed)         8.817    14.876    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 66.895    

Slack (MET) :             66.984ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 1.124ns (7.185%)  route 14.520ns (92.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.369    14.822    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 66.984    

Slack (MET) :             67.075ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 1.124ns (7.245%)  route 14.389ns (92.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         8.834    14.691    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 67.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.961%)  route 0.141ns (43.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y88         FDCE                                         r  ADDR/last_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.319    ADDR/last_recorded_s[7]
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  ADDR/last_record_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ADDR/p_1_in[7]
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X58Y88         FDCE (Hold_fdce_C_D)         0.120    -0.288    ADDR/last_record_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.565    -0.599    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTR/CTRL/x2_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.307    U_AI/U_PWM/x2_reg_reg[7]_0[3]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 r  U_AI/U_PWM/x3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/sample_request_reg_3[3]
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X66Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    FILTR/CTRL/x3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.167%)  route 0.151ns (44.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.566    -0.598    FILTR/CTRL/clk_out1
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.306    U_AI/U_PWM/x0_reg_reg[7]_0[3]
    SLICE_X67Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  U_AI/U_PWM/x1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTR/CTRL/sample_request_reg_1[3]
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.091    -0.295    FILTR/CTRL/x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y89         FDCE                                         r  ADDR/last_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[11]/Q
                         net (fo=8, routed)           0.163    -0.297    ADDR/last_recorded_s[11]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  ADDR/last_record_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ADDR/p_1_in[11]
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.288    ADDR/last_record_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.273    HLD/D[7]
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.072    -0.310    HLD/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.182    -0.273    HLD/D[3]
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y93         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[1]/Q
                         net (fo=2, routed)           0.180    -0.275    FILTR/FIR/R3/D[1]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.066    -0.316    FILTR/FIR/R3/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.250%)  route 0.171ns (54.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X64Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.285    FILTR/FIR/R3/D[5]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.076    -0.328    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.267    FILTR/FIR/R3/D[0]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.070    -0.312    FILTR/FIR/R3/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.117%)  route 0.172ns (54.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X65Y96         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.172    -0.284    FILTR/FIR/R3/D[4]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.075    -0.329    FILTR/FIR/R3/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       66.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.263ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.380ns  (logic 1.124ns (6.862%)  route 15.256ns (93.138%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        12.105    15.558    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.821    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.821    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 66.263    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 1.124ns (6.982%)  route 14.974ns (93.018%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.675    15.276    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.685ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.124ns (7.046%)  route 14.829ns (92.954%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.679    15.132    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.817    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.817    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 66.685    

Slack (MET) :             66.741ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 1.124ns (7.091%)  route 14.727ns (92.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         9.172    15.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                 66.741    

Slack (MET) :             66.748ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.124ns (7.075%)  route 14.762ns (92.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.611    15.064    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 66.748    

Slack (MET) :             66.828ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.828    

Slack (MET) :             66.848ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 1.124ns (7.132%)  route 14.636ns (92.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         4.188     6.477    ADDR/ready
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.601 r  ADDR/MEM_i_18/O
                         net (fo=130, routed)         8.337    14.938    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.728    82.041    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    81.786    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                 66.848    

Slack (MET) :             66.895ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.697ns  (logic 1.124ns (7.160%)  route 14.573ns (92.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.645     5.934    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.058 r  ADDR/MEM_i_15/O
                         net (fo=130, routed)         8.817    14.876    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    81.770    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.770    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 66.895    

Slack (MET) :             66.984ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 1.124ns (7.185%)  route 14.520ns (92.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         1.040     3.329    ADDR/ready
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  ADDR/MEM_i_6/O
                         net (fo=194, routed)        11.369    14.822    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.806    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.806    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 66.984    

Slack (MET) :             67.075ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 1.124ns (7.245%)  route 14.389ns (92.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.718    -0.822    U_AI/U_MICRO/clk_out1
    SLICE_X74Y98         FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.304 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=17, routed)          1.308     1.004    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X73Y97         LUT4 (Prop_lut4_I2_O)        0.150     1.154 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=1, routed)           0.803     1.957    U_AI/U_MICRO/MEM_i_30_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.332     2.289 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=191, routed)         3.444     5.733    ADDR/ready
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  ADDR/MEM_i_14/O
                         net (fo=130, routed)         8.834    14.691    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    81.766    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.766    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 67.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.961%)  route 0.141ns (43.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y88         FDCE                                         r  ADDR/last_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.319    ADDR/last_recorded_s[7]
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  ADDR/last_record_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ADDR/p_1_in[7]
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y88         FDCE                                         r  ADDR/last_record_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X58Y88         FDCE (Hold_fdce_C_D)         0.120    -0.288    ADDR/last_record_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.565    -0.599    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTR/CTRL/x2_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.307    U_AI/U_PWM/x2_reg_reg[7]_0[3]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.262 r  U_AI/U_PWM/x3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/sample_request_reg_3[3]
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X66Y87         FDCE                                         r  FILTR/CTRL/x3_reg_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X66Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    FILTR/CTRL/x3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.167%)  route 0.151ns (44.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.566    -0.598    FILTR/CTRL/clk_out1
    SLICE_X69Y88         FDCE                                         r  FILTR/CTRL/x0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTR/CTRL/x0_reg_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.306    U_AI/U_PWM/x0_reg_reg[7]_0[3]
    SLICE_X67Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  U_AI/U_PWM/x1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTR/CTRL/sample_request_reg_1[3]
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.836    -0.837    FILTR/CTRL/clk_out1
    SLICE_X67Y87         FDCE                                         r  FILTR/CTRL/x1_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X67Y87         FDCE (Hold_fdce_C_D)         0.091    -0.295    FILTR/CTRL/x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X61Y89         FDCE                                         r  ADDR/last_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  ADDR/last_address_reg_reg[11]/Q
                         net (fo=8, routed)           0.163    -0.297    ADDR/last_recorded_s[11]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  ADDR/last_record_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ADDR/p_1_in[11]
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.835    -0.838    ADDR/clk_out1
    SLICE_X58Y89         FDCE                                         r  ADDR/last_record_reg_reg[11]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X58Y89         FDCE (Hold_fdce_C_D)         0.120    -0.288    ADDR/last_record_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.273    HLD/D[7]
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y94         FDCE                                         r  HLD/reg_signal_reg[7]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.072    -0.310    HLD/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X67Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.182    -0.273    HLD/D[3]
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    HLD/clk_out1
    SLICE_X68Y93         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y93         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[1]/Q
                         net (fo=2, routed)           0.180    -0.275    FILTR/FIR/R3/D[1]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.066    -0.316    FILTR/FIR/R3/reg_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.250%)  route 0.171ns (54.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X64Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.285    FILTR/FIR/R3/D[5]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.076    -0.328    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X67Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.267    FILTR/FIR/R3/D[0]
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.070    -0.312    FILTR/FIR/R3/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.117%)  route 0.172ns (54.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.568    -0.596    FILTR/FIR/R2/clk_out1
    SLICE_X65Y96         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.172    -0.284    FILTR/FIR/R3/D[4]
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    FILTR/FIR/R3/clk_out1
    SLICE_X66Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.075    -0.329    FILTR/FIR/R3/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.625ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.642ns (20.193%)  route 2.537ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.647     2.265    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 79.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.440%)  route 1.062ns (83.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.249     0.671    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.625ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.642ns (20.193%)  route 2.537ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.647     2.265    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 79.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.440%)  route 1.062ns (83.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.249     0.671    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.354ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.802    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.354    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.432ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.432    

Slack (MET) :             79.625ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.642ns (20.193%)  route 2.537ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.647     2.265    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 79.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.440%)  route 1.062ns (83.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.249     0.671    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.075ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.075    

Slack (MET) :             79.075ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.075    

Slack (MET) :             79.075ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.075    

Slack (MET) :             79.075ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.642ns (17.571%)  route 3.012ns (82.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.739    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X69Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 79.075    

Slack (MET) :             79.365ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.365    

Slack (MET) :             79.365ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.365    

Slack (MET) :             79.365ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.088%)  route 2.721ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.831     2.449    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.511    81.824    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.166    82.218    
    SLICE_X69Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.813    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.813    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                 79.365    

Slack (MET) :             79.443ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.443    

Slack (MET) :             79.443ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.839     2.457    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                 79.443    

Slack (MET) :             79.636ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.642ns (20.193%)  route 2.537ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.625    -0.915    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          1.891     1.494    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.618 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.647     2.265    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 79.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.440%)  route 1.062ns (83.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.249     0.671    U_AI/U_PWM/AR[0]
    SLICE_X70Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.319     0.741    U_AI/U_PWM/AR[0]
    SLICE_X70Y95         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X70Y95         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.551%)  route 1.227ns (85.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.414     0.836    U_AI/U_PWM/AR[0]
    SLICE_X69Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.839    -0.834    U_AI/U_PWM/clk_out1
    SLICE_X69Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X56Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=26, routed)          0.814     0.377    ADDR/playing_s
    SLICE_X70Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.422 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.528     0.950    U_AI/U_PWM/AR[0]
    SLICE_X69Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=490, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X69Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.601    





