 
****************************************
Report : clock_gating
        -multi_stage
        -nosplit
Design : div_by_9_50dut
Version: S-2021.06-SP5-5
Date   : Sun Mar 26 17:37:38 2023
****************************************

Information: Identification of clock-gating cells has not been performed. Pre-existing clock-gating cells will not be reported. (PWR-947)


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |     4 (100.00%)  |
          |                                       |                  |
          |    Total number of registers          |        4         |
          |                                       |                  |
          |    Number of multi-stage clock gates  |        0         |
          |                                       |                  |
          |    Average multi-stage fanout         |        -         |
          |                                       |                  |
          |    Number of gated cells              |        0         |
          |                                       |                  |
          |    Maximum number of stages           |        -         |
          |                                       |                  |
          |    Average number of stages           |        -         |
          ------------------------------------------------------------



                             Clock Gating Report by Origin
          +-------------------------------------------------+------------------+
          |                                                 |    Actual (%)    |
          |                                                 |    Count         |
          +-------------------------------------------------+------------------+
          |  Number of tool-inserted clock gating elements  |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of pre-existing clock gating elements   |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of gated registers                      |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of tool-inserted gated registers        |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of pre-existing gated registers         |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of ungated registers                    |     4 (100.00%)  |
          |                                                 |                  |
          |  Number of registers                            |        4         |
          +-------------------------------------------------+------------------+



1
