[%General]
%3Csource%3E=
%3Cfilename%3E=E:/Project/hdl converted files/computer.vhd
%3Cclass%3E=108
%3Cbasename%3E=computer
%3Cpackage%3E=false

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=reset, clk
%3Ccompdecl%3E="COMPONENT computer IS\n<indent>\nPORT (\n<indent>\nreset<tab:1> : IN STD_LOGIC;\nclk<tab:1> : IN STD_LOGIC\n<outdent>\n);\n<outdent>\nEND COMPONENT;\n\n"
addr\category=114
addr\port=0
addr\alias=addr
addr\type\Type\range\Range\dir=0
addr\type\Type\range\Range\left\Constant\value=5
addr\type\Type\range\Range\left\Constant\size=-1
addr\type\Type\range\Range\left\Constant\tclass=302
addr\type\Type\range\Range\right\Constant\value=0
addr\type\Type\range\Range\right\Constant\size=-1
addr\type\Type\range\Range\right\Constant\tclass=302
address_cpu\category=114
address_cpu\port=0
address_cpu\alias=address_cpu
address_cpu\type\Type\range\Range\dir=0
address_cpu\type\Type\range\Range\left\Constant\value=15
address_cpu\type\Type\range\Range\left\Constant\size=-1
address_cpu\type\Type\range\Range\left\Constant\tclass=302
address_cpu\type\Type\range\Range\right\Constant\value=0
address_cpu\type\Type\range\Range\right\Constant\size=-1
address_cpu\type\Type\range\Range\right\Constant\tclass=302
c1\category=106
c1\port=0
c1\alias=c1
c2\category=106
c2\port=0
c2\alias=c2
c3\category=106
c3\port=0
c3\alias=c3
clk\category=114
clk\port=1
clk\alias=clk
computer\category=108
computer\port=0
computer\alias=computer
in_ram\category=114
in_ram\port=0
in_ram\alias=in_ram
in_ram\type\Type\range\Range\dir=0
in_ram\type\Type\range\Range\left\Constant\value=15
in_ram\type\Type\range\Range\left\Constant\size=-1
in_ram\type\Type\range\Range\left\Constant\tclass=302
in_ram\type\Type\range\Range\right\Constant\value=0
in_ram\type\Type\range\Range\right\Constant\size=-1
in_ram\type\Type\range\Range\right\Constant\tclass=302
istr_rom\category=114
istr_rom\port=0
istr_rom\alias=istr_rom
istr_rom\type\Type\range\Range\dir=0
istr_rom\type\Type\range\Range\left\Constant\value=15
istr_rom\type\Type\range\Range\left\Constant\size=-1
istr_rom\type\Type\range\Range\left\Constant\tclass=302
istr_rom\type\Type\range\Range\right\Constant\value=0
istr_rom\type\Type\range\Range\right\Constant\size=-1
istr_rom\type\Type\range\Range\right\Constant\tclass=302
out_cpu\category=114
out_cpu\port=0
out_cpu\alias=out_cpu
out_cpu\type\Type\range\Range\dir=0
out_cpu\type\Type\range\Range\left\Constant\value=15
out_cpu\type\Type\range\Range\left\Constant\size=-1
out_cpu\type\Type\range\Range\left\Constant\tclass=302
out_cpu\type\Type\range\Range\right\Constant\value=0
out_cpu\type\Type\range\Range\right\Constant\size=-1
out_cpu\type\Type\range\Range\right\Constant\tclass=302
pc\category=114
pc\port=0
pc\alias=pc
pc\type\Type\range\Range\dir=0
pc\type\Type\range\Range\left\Constant\value=15
pc\type\Type\range\Range\left\Constant\size=-1
pc\type\Type\range\Range\left\Constant\tclass=302
pc\type\Type\range\Range\right\Constant\value=0
pc\type\Type\range\Range\right\Constant\size=-1
pc\type\Type\range\Range\right\Constant\tclass=302
reset\category=114
reset\port=1
reset\alias=reset
write_cpu\category=114
write_cpu\port=0
write_cpu\alias=write_cpu
