Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Apr  3 01:26:53 2019
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file image_dvi_top_power_routed.rpt -pb image_dvi_top_power_summary_routed.pb -rpx image_dvi_top_power_routed.rpx
| Design           : image_dvi_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.284        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.186        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      721 |       --- |             --- |
|   LUT as Logic |    <0.001 |      288 |     17600 |            1.64 |
|   Register     |    <0.001 |      161 |     35200 |            0.46 |
|   CARRY4       |    <0.001 |       24 |      4400 |            0.55 |
|   BUFG         |    <0.001 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |    <0.001 |       64 |     17600 |            0.36 |
|   Others       |     0.000 |      151 |       --- |             --- |
| Signals        |    <0.001 |      861 |       --- |             --- |
| Block RAM      |    <0.001 |     56.5 |        60 |           94.17 |
| PLL            |     0.047 |        1 |         2 |           50.00 |
| I/O            |     0.136 |       10 |       100 |           10.00 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.284 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.008 |       0.003 |      0.005 |
| Vccaux    |       1.800 |     0.032 |       0.027 |      0.006 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| image_dvi_top                                  |     0.186 |
|   clk_div_0                                    |    <0.001 |
|   color_8_24_0                                 |    <0.001 |
|   picture_0                                    |    <0.001 |
|     picture                                    |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   rgb2dvi_0                                    |     0.184 |
|     ClockGenInternal.ClockGenX                 |     0.047 |
|       LockLostReset                            |     0.000 |
|         SyncAsyncx                             |     0.000 |
|       PLL_LockSyncAsync                        |     0.000 |
|     ClockSerializer                            |     0.033 |
|     DataEncoders[0].DataEncoder                |    <0.001 |
|     DataEncoders[0].DataSerializer             |     0.035 |
|     DataEncoders[1].DataEncoder                |    <0.001 |
|     DataEncoders[1].DataSerializer             |     0.034 |
|     DataEncoders[2].DataEncoder                |    <0.001 |
|     DataEncoders[2].DataSerializer             |     0.035 |
|     LockLostReset                              |     0.000 |
|       SyncAsyncx                               |     0.000 |
|   vga_ctrl_0                                   |    <0.001 |
+------------------------------------------------+-----------+


