; Generated by QuickSFV v2.36 on 2015-08-18 at 17:55:46
; http://www.QuickSFV.org
;
;     50798592  15:37.49 2015-06-09 Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe
;          626  18:12.55 2014-11-18 Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe.manifest
;       387839  19:20.32 2014-12-22 Datasheet\ADC\2308fb.pdf
;      1149907  17:10.16 2015-01-06 Datasheet\Bead\742792609.pdf
;      1096300  17:10.16 2015-01-06 Datasheet\Bead\7427927110.pdf
;      1136959  17:10.16 2015-01-06 Datasheet\Bead\742792731.pdf
;      1139460  17:10.16 2015-01-06 Datasheet\Bead\742792780.pdf
;       721498  19:20.32 2014-12-22 Datasheet\Clock_Generator\CDCE937.pdf
;       725924  19:20.32 2014-12-22 Datasheet\Connector\Micro-USB_Type-AB\629105150921.pdf
;       213947  19:20.32 2014-12-22 Datasheet\Connector\Mini-USB_Type-B\651005136521.pdf
;       194542  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6130xx11821.pdf
;       768477  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6130xx21121.pdf
;       176961  19:20.32 2014-12-22 Datasheet\Connector\Pin_Header\6250xx21621.pdf
;      1295659  17:10.16 2015-01-06 Datasheet\Current_Limited\slvsbd0.pdf
;      2950753  11:52.33 2014-12-29 Datasheet\DDR3_SDRAM\43TR16256A-85120AL(ISSI).pdf
;       106557  19:20.32 2014-12-22 Datasheet\Dip_Switch\4161311608xx.pdf
;      1396982  17:20.04 2015-01-06 Datasheet\ESD\tpd2e001.pdf
;      1519226  17:20.04 2015-01-06 Datasheet\ESD\tpd2eusb30.pdf
;      1258910  11:52.33 2014-12-29 Datasheet\Ethernet\KSZ9031RNX.pdf
;       337408  19:20.32 2014-12-22 Datasheet\FPGA\5CSEMA4.xls
;      1419054  19:20.32 2014-12-22 Datasheet\FPGA\5CSEMA4U23C6_pin_view.pdf
;       668853  19:20.32 2014-12-22 Datasheet\FPGA\C5_pin_connection_guide.pdf
;       938348  19:20.32 2014-12-22 Datasheet\FPGA\Cyclone V Device Overview.pdf
;     22965158  19:20.32 2014-12-22 Datasheet\FPGA\cyclone5_handbook.pdf
;       790662  19:20.32 2014-12-22 Datasheet\FPGA\cyclone_5_datasheet.pdf
;       223788  19:20.32 2014-12-22 Datasheet\FPGA\UBGA_672pin_package_spec.pdf
;       487845  11:52.33 2014-12-29 Datasheet\G-Sensor\ADXL345.pdf
;      1480159  19:20.32 2014-12-22 Datasheet\LED\150060BS75000.pdf
;      1468134  19:20.32 2014-12-22 Datasheet\LED\150060SS75000.pdf
;      1460429  19:20.32 2014-12-22 Datasheet\LED\150060VS75000.pdf
;      1444515  19:20.32 2014-12-22 Datasheet\LED\150060YS75000.pdf
;       891494  19:20.32 2014-12-22 Datasheet\MicroSD_Socket\693071010811.pdf
;       333382  19:20.32 2014-12-22 Datasheet\Panasonic\AAA8000CE5(POSCAP_TPE_Serial).pdf
;        82140  19:20.32 2014-12-22 Datasheet\Panasonic\AOA0000CE2(Chip Resistors).pdf
;        87979  19:20.32 2014-12-22 Datasheet\Panasonic\AOC0000CE1(Chip Resistor Array).pdf
;       384757  19:20.32 2014-12-22 Datasheet\Power\LT3080.pdf
;       283489  19:20.32 2014-12-22 Datasheet\Power\LT3580.pdf
;       494518  19:20.32 2014-12-22 Datasheet\Power\LTC3612.pdf
;      1514355  19:20.32 2014-12-22 Datasheet\Power\tps51200.pdf
;      1179253  19:20.32 2014-12-22 Datasheet\Power_Inductor\744383340033.pdf
;      1184708  19:20.32 2014-12-22 Datasheet\Power_Inductor\744383340047.pdf
;      1171041  19:20.32 2014-12-22 Datasheet\Power_Inductor\74438335022.pdf
;       899192  17:20.04 2015-01-06 Datasheet\Reset_IC\tlv809k33.pdf
;      1060898  17:20.04 2015-01-06 Datasheet\Reset_IC\tps3831k33.pdf
;      2037625  19:20.32 2014-12-22 Datasheet\SPI_FLASH(EPCS)\S25FL128S_256S_00.pdf
;       789084  11:52.33 2014-12-29 Datasheet\UART_to_USB\DS_FT232R.pdf
;       940106  11:52.33 2014-12-29 Datasheet\USB_PHY\USB3300-EZK.pdf
;         3857  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\c5_pin_model_dump.txt
;           26  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.done
;          482  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.smsg
;          675  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.summary
;        38163  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.htm
;        21863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.jdi
;         2200  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.smsg
;          549  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.summary
;        79965  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.pin
;          119  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qpf
;        23457  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qsf
;         1371  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qws
;         2883  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sdc
;      4057906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sof
;         9376  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sta.summary
;         3603  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.v
;        46709  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.qsys
;       347420  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.sopcinfo
;          503  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\PLLJ_PLLSPE_INFO.txt
;           66  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\filters.xml
;          385  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\preferences.xml
;         5706  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.bsf
;          961  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.cmp
;       137417  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.html
;       660384  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.xml
;       646773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.debuginfo
;       261170  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.qip
;        13892  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.regmap
;        39397  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.v
;         7190  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_data_fifo.v
;         4856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308.v
;         4891  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v
;        34467  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4705  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         9530  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        13717  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12517  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21304  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11347  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29113  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17186  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38703  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;         1734  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12329  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3553  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         1836  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_irq_mapper.sv
;        18033  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_jtag_uart.v
;       239261  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0.v
;         4195  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv
;         6708  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv
;        10705  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv
;         2984  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002.sv
;         8124  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv
;         9436  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv
;         7845  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv
;         7484  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004.sv
;         4189  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv
;         3565  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002.sv
;        11439  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv
;        14671  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv
;          864  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.ocp
;         4687  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.sdc
;       459296  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.v
;         2451  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif
;          851  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif
;         1684  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif
;         7380  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
;         8841  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v
;        11027  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
;         6551  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v
;         1580  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v
;         4244  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif
;          600  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif
;          600  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif
;        30453  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v
;       840013  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.hex
;         3181  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.v
;          349  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.qip
;         2313  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.v
;         6245  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sw.v
;         1461  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sysid_qsys.v
;          822  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.bat
;       758927  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.elf
;          203  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sh
;      4057906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sof
;          287  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip
;         7190  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v
;         6086  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v
;         4856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v
;         4891  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v
;         5134  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl
;          346  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.lock
;          983  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.log
;           26  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\version.ini
;          438  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.mylyn\repositories.xml.zip
;           84  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       237568  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC.1418890176262.pdom
;       245760  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC_bsp.1418890162480.pdom
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        25176  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC.sc
;        24212  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC_bsp.sc
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          260  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC.build.log
;          136  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC_bsp.build.log
;          226  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;        31656  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          564  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC\.indexes\properties.index
;          390  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC_bsp\.indexes\properties.index
;        19447  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          691  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          377  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC.prefs
;           58  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC_bsp.prefs
;          751  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4128  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           94  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;        18823  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          434  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        18387  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36237  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.cproject
;            0  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.force_relink
;         3018  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.project
;         3601  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\create-this-app
;       758927  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.elf
;       250073  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map
;       565201  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.objdump
;          890  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\main.c
;        35410  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\Makefile
;          974  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\readme.txt
;        35100  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.cproject
;         2702  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.project
;         2956  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\alt_sys_init.c
;         1267  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\create-this-bsp
;         2807  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.h
;        13090  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.x
;        29280  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\Makefile
;         9863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\mem_init.mk
;         2080  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\memory.gdb
;        18123  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\public.mk
;        56978  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\settings.bsp
;        67401  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\summary.html
;         8389  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\system.h
;         8094  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         4096  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7970  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         3111  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\alt_types.h
;         3887  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\io.h
;        11141  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\nios2.h
;         4994  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_flag.h
;         3503  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_hooks.h
;         4846  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_sem.h
;         3778  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_syscall.h
;         4788  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_alarm.h
;         1560  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_file.h
;         2631  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_no_error.h
;         2793  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_alarm.h
;         4197  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_cache.h
;         2775  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_debug.h
;         4880  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dev.h
;         8401  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma.h
;         8823  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_driver.h
;         4812  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_errno.h
;         7800  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash.h
;         5439  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq.h
;         2578  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_llist.h
;         4109  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_load.h
;        15978  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_set_args.h
;         3843  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sim.h
;         4374  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stack.h
;         3276  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stdio.h
;         3496  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_warning.h
;         4247  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\ioctl.h
;         6063  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\termios.h
;         4792  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_alarm_start.c
;         4130  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_busy_sleep.c
;         4124  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_close.c
;         4110  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush.c
;         2791  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev.c
;         2930  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_ctors.c
;         3797  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_dtors.c
;         5347  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_env_lock.c
;         2795  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_environ.c
;         2773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_errno.c
;        15253  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_entry.S
;        21898  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_muldiv.S
;         3675  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_trap.S
;         3116  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_execve.c
;         3820  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exit.c
;         4566  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fcntl.c
;         3521  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_lock.c
;         3111  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_unlock.c
;         3761  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_dev.c
;         3884  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_file.c
;         3660  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_flash_dev.c
;         3120  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fork.c
;         3773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fs_reg.c
;         5018  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fstat.c
;         4250  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_get_fd.c
;         3138  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getchar.c
;         2863  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getpid.c
;         5033  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gettod.c
;         9524  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gmon.c
;         3490  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush.c
;         2655  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush_all.c
;         5155  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic.c
;         4781  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic_isr_register.c
;         9329  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_io_redirect.c
;         6065  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ioctl.c
;         4793  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_entry.S
;         6589  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_handler.c
;         4566  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_register.c
;         2673  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_vars.c
;         4810  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_isatty.c
;         4283  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_kill.c
;         3117  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_link.c
;         3839  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_load.c
;         1798  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_macro.S
;        14854  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_printf.c
;         4339  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_lseek.c
;         6349  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_main.c
;         2975  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_malloc_lock.c
;         8491  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_mcount.S
;         5786  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_open.c
;         5218  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_printf.c
;         3092  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putchar.c
;         3049  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putstr.c
;         4773  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_read.c
;         3035  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_release_fd.c
;         2856  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_cached.c
;         2898  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_uncached.c
;         3112  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_rename.c
;         5486  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_sbrk.c
;         4286  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_settod.c
;         3042  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_software_exception.S
;         3123  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_stat.c
;         5541  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_tick.c
;         3565  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_times.c
;         2792  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_free.c
;         2899  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_malloc.c
;         3110  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_unlink.c
;         1919  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_usleep.c
;         2949  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_wait.c
;         5214  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_write.c
;         1574  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16941  09:37.02 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\crt0.S
;         3857  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\c5_pin_model_dump.txt
;           26  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.done
;          482  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.smsg
;          669  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.summary
;        41181  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.htm
;          239  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jdi
;     16777443  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jic
;          189  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map
;          190  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.smsg
;          547  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.summary
;        79312  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.pin
;          123  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qpf
;        26051  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qsf
;          674  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qws
;         2883  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sdc
;      3992689  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sof
;         1281  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sta.summary
;         3389  09:46.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.v
;        48641  11:59.38 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default_assignment_defaults.qdf
;     16777443  15:58.04 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.jic
;      3992689  12:48.11 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.sof
;        97665  13:14.00 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\sfl_enhanced_01_02d010dd.sof
;         2539  16:07.33 2014-12-26 Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\test.bat
;         3857  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt
;         2495  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
;          458  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
;         3924  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
;         3212  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\counter_bus_mux_bb.v
;         8290  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
;         1356  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
;         3978  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
;         1250  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
;          116  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
;         3042  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.bsf
;          187  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.cmp
;          364  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.ppf
;        51114  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.qip
;          459  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.sip
;          172  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.spd
;        17357  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll.v
;           15  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim.f
;          281  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\PLLJ_PLLSPE_INFO.txt
;         1699  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
;          533  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\simple_counter.v
;           26  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.done
;          482  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.smsg
;          654  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.summary
;          232  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.jdi
;          532  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.map.summary
;        79305  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.pin
;      3992688  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sof
;         2957  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sta.summary
;          298  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
;         2155  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
;        16547  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
;         7071  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
;         1297  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
;           18  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
;         4362  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
;         7132  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
;         2948  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4439  09:48.05 2014-12-26 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         7660  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\hps_gpio
;         2494  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\main.c
;          374  09:24.59 2014-12-26 Demonstrations\SoC\hps_gpio\Makefile
;         2106  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\ADXL345.c
;         3551  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\ADXL345.h
;        11415  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\gsensor
;         3121  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\main.c
;          380  09:24.59 2014-12-26 Demonstrations\SoC\hps_gsensor\Makefile
;          111  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\main.c
;          378  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\Makefile
;         6537  09:24.59 2014-12-26 Demonstrations\SoC\my_first_hps\my_first_hps
;         3857  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\c5_pin_model_dump.txt
;          105  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\generate_hps_qsys_header.sh
;        16444  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ghrd.v
;        10541  14:05.02 2015-07-16 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_common_board_info.xml
;         6661  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_all_pins.txt
;         1723  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_summary.csv
;        19107  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\Makefile
;           26  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.done
;          689  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.smsg
;          656  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.summary
;        28627  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.jdi
;         3821  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.smsg
;          530  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.summary
;          525  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.merge.summary
;        79691  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.pin
;          111  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qpf
;        50717  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsf
;        57651  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsys
;         1311  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qws
;      4711396  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sof
;      2699888  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sopcinfo
;         8154  11:02.55 2015-01-27 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sta.summary
;        48641  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_assignment_defaults.qdf
;          286  14:05.02 2015-07-16 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_board_info.xml
;           66  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\filters.xml
;          383  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\preferences.xml
;        74613  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\soc_system.xml
;         2197  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\id
;         2924  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.qip
;         4169  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.v
;         3120  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset_bb.v
;         2532  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\debounce\debounce.v
;         2382  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\edge_detect\altera_edge_detector.v
;         2405  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer.v
;         6069  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
;        29768  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.bsf
;         8888  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.cmp
;      1149002  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.html
;      3650619  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.xml
;         5370  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_bb.v
;        10988  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.v
;        19826  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.vhd
;      2140169  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.debuginfo
;      1835186  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.qip
;      9233366  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.regmap
;       103245  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.v
;      9231914  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\credit_producer.v
;        12489  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps.pre.xml
;        76144  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram.v
;       107590  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\intr_capturer.v
;         4519  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1914  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2256  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       417911  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7346  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         6107  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         2975  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         7539  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3556  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15474  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13860  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  10:30.35 2015-01-20 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  14:24.42 2015-01-06 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\preloader.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\qsys.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus_pin_assignments.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\uboot.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\preloader.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\qsys.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus_pin_assignments.stamp
;            0  17:54.08 2014-12-29 Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\uboot.stamp
;         3857  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\c5_pin_model_dump.txt
;          105  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\generate_hps_qsys_header.sh
;         5741  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_0.h
;           26  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.done
;          689  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.smsg
;          682  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.summary
;        24489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.jdi
;         3699  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.smsg
;          556  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.summary
;        79701  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.pin
;          121  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qpf
;        50442  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qsf
;         1239  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qws
;      4244800  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.rbf
;      4709440  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sof
;         8154  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sta.summary
;        13530  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.v
;        48640  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED_assignment_defaults.qdf
;         1723  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_sdram_p0_summary.csv
;        19107  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\Makefile
;         2052  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsf
;        57524  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsys
;           48  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qws
;      2687948  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.sopcinfo
;        48640  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system_assignment_defaults.qdf
;           66  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\filters.xml
;          383  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\preferences.xml
;        79156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system.xml
;         7012  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system_schematic.nlv
;         2197  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\id
;         2924  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.qip
;         4169  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.v
;         3120  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset_bb.v
;         2532  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\debounce\debounce.v
;         2382  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\edge_detect\altera_edge_detector.v
;         2405  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer.v
;         6069  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer_hw.tcl
;        27508  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.bsf
;         8443  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.cmp
;      1147851  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.html
;      3657258  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.xml
;         5046  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_bb.v
;        10427  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.v
;        18824  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.vhd
;      2128207  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.debuginfo
;      1833526  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.qip
;      9233366  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.regmap
;       102035  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.v
;      9231914  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\credit_producer.v
;        12489  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps.pre.xml
;        76144  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram.v
;       107590  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3287  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\intr_capturer.v
;         4519  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        28409  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0.v
;        11977  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1914  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2256  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_led_pio.v
;       417911  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7346  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         6107  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         7682  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         4816  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         2964  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15474  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13860  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;         5741  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\hps_0.h
;         9381  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\HPS_CONTROL_FPGA_LED
;          963  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.c
;          198  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.h
;         1623  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\main.c
;          393  16:44.33 2015-01-06 Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\Makefile
;         3857  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
;          105  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
;        13723  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd.v
;         4056  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
;         6661  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_all_pins.txt
;         1723  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
;        19107  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
;           26  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
;          689  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
;          656  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
;        28627  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
;         3988  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
;          530  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
;          525  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.merge.summary
;        79691  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
;          111  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
;        50642  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
;        52491  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
;         1175  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
;      4699569  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
;      2634423  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
;         8155  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
;        48641  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf
;           66  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
;          468  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
;        74904  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
;         6995  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv
;         2197  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
;         2924  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
;         4169  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
;         3120  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
;         2532  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
;         2382  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
;         2405  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
;         6069  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
;        28602  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf
;         8670  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp
;      1130861  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html
;      3532648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml
;         5188  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v
;        10496  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v
;        19118  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd
;      1981634  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
;      1841843  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
;      9218377  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
;        97092  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
;      9216953  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
;        12489  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
;        76144  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
;       107590  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
;         4519  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1744  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       323135  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5470  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4833  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;        10705  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv
;         2975  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8708  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         8105  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv
;         7539  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         4190  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv
;         3556  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13053  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        12246  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2258  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
;         1463  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\preloader.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\qsys.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus_pin_assignments.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\uboot.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\preloader.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\qsys.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus_pin_assignments.stamp
;            0  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\uboot.stamp
;         4056  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
;         1928  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\main.c
;          393  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\Makefile
;         7939  15:57.39 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
;         3857  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt
;          105  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\generate_hps_qsys_header.sh
;        13674  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ghrd.v
;         6661  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_all_pins.txt
;         1723  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
;        19107  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\Makefile
;           26  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.done
;          689  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg
;          656  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary
;        28627  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.jdi
;         3584  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg
;          530  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.summary
;          525  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.merge.summary
;        79691  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.pin
;          111  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qpf
;        50642  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsf
;        51105  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsys
;         1175  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qws
;      4694822  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sof
;      2609273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
;         8154  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary
;        48641  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf
;           66  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
;          385  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
;        74283  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
;         6700  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv
;         2197  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9718  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12489  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
;         2924  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       340712  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5707  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
;         4169  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
;         3120  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
;         2532  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
;         2382  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
;         2405  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
;         6069  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
;        28029  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf
;         8561  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp
;      1124216  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html
;      3451919  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml
;         5101  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v
;        10219  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v
;        18733  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd
;      1927037  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
;      1823349  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
;      9210885  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
;        94414  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
;      9209475  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         7502  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;         9632  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6784  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11844  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        21079  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29159  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17335  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37038  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58122  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         3156  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;        12129  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
;        12489  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
;        76144  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
;       107590  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27195  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4165  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88060  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17635  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5188  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
;         4519  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
;         4506  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21798  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4087  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        30555  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        10596  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         4878  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        11330  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1744  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1693  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21783  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure.v
;         3642  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
;         3442  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
;         4081  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
;       282702  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         3548  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5470  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4196  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11493  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11496  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         2975  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         2975  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7682  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8469  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         7539  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4816  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4824  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3556  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3556  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         2964  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13053  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        11439  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        83546  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4153  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         2967  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7543  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3548  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11431  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         1463  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9718  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       340712  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5707  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\preloader.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\qsys.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus_pin_assignments.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\uboot.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\preloader.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\qsys.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus_pin_assignments.stamp
;            0  15:58.11 2015-08-18 Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\uboot.stamp
;      2118774  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_Getting_Started_Guide.pdf
;      4656041  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_FPGA.pdf
;      1543932  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_HPS-Fpga.pdf
;      1325978  14:56.01 2015-05-18 Manual\DE0-Nano-SoC_My_First_HPS.pdf
;      7383849  13:11.12 2015-05-19 Manual\DE0-Nano-SoC_User_manual.pdf
;      2420798  11:19.51 2015-05-19 Manual\Learning_Loadmap.pdf
;      2544151  11:19.51 2015-05-19 Manual\Quick_Start_Guide.pdf
;      1563331  16:00.22 2015-05-27 Schematic\de0-nano-soc.pdf
;        18347  09:33.23 2015-03-11 Schematic\de0-nano-soc_mechanism.pdf
7f8b10c32f014639800f0db6ef657a5a *Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe
964db38b6f23de7300e1fbf5e044cbee *Tools\SystemBuilder\DE0_Nano_SoC_SystemBuilder.exe.manifest
d6c18f03d25076288d410c3564a793f0 *Datasheet\ADC\2308fb.pdf
a54c06888ccd6c8ea0b41649d6ab2e23 *Datasheet\Bead\742792609.pdf
6fd00c1e966bd74587389391bd6224f6 *Datasheet\Bead\7427927110.pdf
ab1e1f6d928807f86b94e17ab6168e12 *Datasheet\Bead\742792731.pdf
7cd5c840c69ee79653bf7e4cacc221ce *Datasheet\Bead\742792780.pdf
b7496197e5feca5d1ba353a02a80948d *Datasheet\Clock_Generator\CDCE937.pdf
1479a49e49824c618c2f5549d1f2969b *Datasheet\Connector\Micro-USB_Type-AB\629105150921.pdf
650a77cd650aead2b2ddcaddf991a88a *Datasheet\Connector\Mini-USB_Type-B\651005136521.pdf
c32d8bccd86b795eff172c79c93578aa *Datasheet\Connector\Pin_Header\6130xx11821.pdf
5150e7756182e7f10edbdf1fb50bad58 *Datasheet\Connector\Pin_Header\6130xx21121.pdf
45e5d98100c874b86b96bd7eeaaadda0 *Datasheet\Connector\Pin_Header\6250xx21621.pdf
675d7408b9befda13b221bc1f183a625 *Datasheet\Current_Limited\slvsbd0.pdf
18868f7e57a6f81aaa0a4e0571cb5e03 *Datasheet\DDR3_SDRAM\43TR16256A-85120AL(ISSI).pdf
2db7a3391013cde3970139110ce968b3 *Datasheet\Dip_Switch\4161311608xx.pdf
bb25936fe809e69edabe3cbd977bbb75 *Datasheet\ESD\tpd2e001.pdf
c475bd38f8ebd0fd735149f6b4787fbc *Datasheet\ESD\tpd2eusb30.pdf
3642579d618c8773c6a45898299c2eb3 *Datasheet\Ethernet\KSZ9031RNX.pdf
64f233b940452b8562ee0d12e099e017 *Datasheet\FPGA\5CSEMA4.xls
fa50744acef5f39b9c36bee0cf9b683f *Datasheet\FPGA\5CSEMA4U23C6_pin_view.pdf
70ce179cebbf630c0cd15f69b75b17bb *Datasheet\FPGA\C5_pin_connection_guide.pdf
81703e438c9ca9cc1c7566c0ad634cdc *Datasheet\FPGA\Cyclone V Device Overview.pdf
563b30dbf3ad482e171eeacb8e1cc7ac *Datasheet\FPGA\cyclone5_handbook.pdf
b37ecd21f5645183a63e09715d6d837b *Datasheet\FPGA\cyclone_5_datasheet.pdf
c271d7245690ec7ee3e8972b39e8a8e4 *Datasheet\FPGA\UBGA_672pin_package_spec.pdf
4314a132ee82bd78e088e3e92a34c082 *Datasheet\G-Sensor\ADXL345.pdf
a2603d9ca474ed7eff1296bc980a9ae2 *Datasheet\LED\150060BS75000.pdf
4f9063cd4087faee8331ca658769d132 *Datasheet\LED\150060SS75000.pdf
cf6b83edc9fc0d8a7ee9c4e04eb95fd0 *Datasheet\LED\150060VS75000.pdf
9e7ada038a2786e464faf253752c2949 *Datasheet\LED\150060YS75000.pdf
44fe3d7dbb4a2e7a4f863f597f6e9e19 *Datasheet\MicroSD_Socket\693071010811.pdf
716fd5485bdc36e56406befe3672af1e *Datasheet\Panasonic\AAA8000CE5(POSCAP_TPE_Serial).pdf
1b7d8abd99bf71435c4a6282267f9c5e *Datasheet\Panasonic\AOA0000CE2(Chip Resistors).pdf
4f7e263f81f601311036a14e32e76839 *Datasheet\Panasonic\AOC0000CE1(Chip Resistor Array).pdf
40f678f660f6690a5b8db138c941a6f8 *Datasheet\Power\LT3080.pdf
ffa550e425322df677f0cbf0f3d8f4d3 *Datasheet\Power\LT3580.pdf
41b3c2e46d0b9438a0d5771264d166cb *Datasheet\Power\LTC3612.pdf
fabf25fa0260872b28eb6478ca9f3dba *Datasheet\Power\tps51200.pdf
ad986cf80a57262c6fcadfb53ce716d7 *Datasheet\Power_Inductor\744383340033.pdf
bdfba10b608ae00b49d9704c69331099 *Datasheet\Power_Inductor\744383340047.pdf
e7dc9c315a6a8f96a6e4fb5585cfa43a *Datasheet\Power_Inductor\74438335022.pdf
fbad572dd77500ba5b12f8ac7d6414ad *Datasheet\Reset_IC\tlv809k33.pdf
148491a93452f4b94ba5b1cd18891d34 *Datasheet\Reset_IC\tps3831k33.pdf
552094e48547de8d832da6cad2bb036d *Datasheet\SPI_FLASH(EPCS)\S25FL128S_256S_00.pdf
b6c803d0c4dabcb498e5544aa39a384c *Datasheet\UART_to_USB\DS_FT232R.pdf
1919b99760408350fed026d430bc3ffe *Datasheet\USB_PHY\USB3300-EZK.pdf
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\FPGA\DE0_NANO_SOC_ADC\c5_pin_model_dump.txt
1e0fd45dbeeb86c68196442ac3f4a503 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.smsg
7d15bfa144f094a41d8b9fefac7978ad *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.fit.summary
bb65ee6f8b46fdae8720d79db52302da *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.htm
798912e173ff3ad74f93d33a7b969ae2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.jdi
4bd72ced653c1d36f68ecb5738d66daf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.smsg
0044275a1b4a4475b120156ca1b542e6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map.summary
94dd5b606515e0d9418362e755e0b53c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.pin
40fecbef499a6a27354d570c493a1e46 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qpf
086205dfb226cbe53b1bccabd4ed04b7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qsf
2ca79c1ecb75fa3eb6b0ded03c13b412 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.qws
a816f33f4defd2f16d45919ebffad8bd *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sdc
d7085f9dde2ca2b68c5aa8ff350b28c2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sof
dea19faacb3ab28df11fc498869b9cd7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.sta.summary
73e5ce5696a1bd2cd5ffcd716e3433d0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.v
501301ef1769e7c19b5d74b8a7c71a0e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.qsys
24bc3d99a19a454e426549cf0f7c8942 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS.sopcinfo
d2bc15f91a704615c146362cde14c734 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\PLLJ_PLLSPE_INFO.txt
e2dc284592351eeff3c709d4f1371df8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\filters.xml
732eeb515d07824e461451ba0819663d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\.qsys_edit\preferences.xml
60094013b6b83fabcbd34d7e9fe27750 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.bsf
6139ecda6d28f719e6a4494fc88f9a77 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.cmp
20a903c907cb4629fda28a5667cacb4a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.html
f78fc266685d803127cefeba50e3b978 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\DE0_NANO_SOC_QSYS.xml
0a8803f96feb0255c5c6abe46faa3563 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.debuginfo
22b815836d481a29cd4cc2b916de13c2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.qip
24ca502034da7917e06ef3b7e3c6a17b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.regmap
9b92b4222716fe5409b7867240232a3d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\DE0_NANO_SOC_QSYS.v
c2b6ec5c9ed52a23cabd90d9c8860bdb *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_data_fifo.v
b2825c5db570fc9f3f98666b9dec0c08 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308.v
23fc236ff60acd08ff2186ce31c06c30 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
452a7fb3a2e55a0299d940983917a91c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
154e79e96efd9078fca7567956e70911 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
494ecf787ab483ce4e0ecef0b439d7c3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
6d54eeda7e7f623c499b47e15fda1487 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
716521f7ddcc2376a1a9369e126dc651 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
9326789528a80e36063fe72d3141feb8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
a0e4b7e80a37f628cc10f59374d57c15 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
064ab34a7b3b2d40b98d2e66359e0d69 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
bea05916b36291a29300ffb71a678717 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
495e908597dd509da1b4a9f8dde7eb0f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.sdc
dee437f05cea878c7f063c3557387dd2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_controller.v
3a9480838e2e26fc9cfcbb6733775008 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
2b0bf50d09183e95ba5dfb2ee95d0ffe *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_irq_mapper.sv
41f3d996f6cafb8d30a4086264132c67 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_jtag_uart.v
8cad56986c77621b63cfa35ffbee5f77 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0.v
397ad0392be189862f811d78fdbb6dbd *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv
46c4d2519482dccb387497b4d01ba1c7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv
089e4b4c469c3a0798fd14c41d1cb61c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv
6f0236927f9290bbea221dab16834b40 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002.sv
50dc7cbb22b8e0979c7c249a46d1d585 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv
9b8e026a07e583bf65d8715222736418 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv
da7b079a1c212e48f4a85aeeade942b1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv
0e87223e9a1299574e20c1b36f29280e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004.sv
7c59ffe05fe1a6bc68d1536da6840275 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv
5032d6fda29003cbc22983451d75071b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002.sv
67e634d4892b755e73de16da4320e434 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv
750bd76b0d4e433f552a1feba994fb62 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv
5047ea39b9a848ad351853f3532608e1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.ocp
a6dfa82b2335dbbcb6b586523f958386 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.sdc
9c1176714bec95930ddc8cec9300b8c6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys.v
72606348d2fbeac7ac64c289d93b2853 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif
01c6c49fe0580db15280329c4b01378a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif
2d729bbb91be1b7beeeb520ad9d9ff65 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif
ce0f57e01a6c63a8826ef367bacea796 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
6ed8157ccef1936aad4e3a49a191b192 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v
753c2c702365027bb94fa9dc6c580fb4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
f12dc7f229fd4b5dd0b2a4a87363d778 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v
c49457072c43c5d60e973664b999373b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v
62c5848a1f80e9af20f4c2a3b5464cdf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif
10f46565ccb7372330f4003cbe75d9ea *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v
52d8f34238c9ea9fe80492d99ade5b74 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.hex
47c55c63a3d939f5634541b6d6397826 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_onchip_memory2.v
1b779d7632b461247de9de80c44e7c4d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.qip
53afe6c396db16ce93032d6c782883ff *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_pll_sys.v
f349034ec5a4896cf46abbc0cddfc377 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sw.v
e5a21e98a5cf2a807ac61b1737213026 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\DE0_NANO_SOC_QSYS\synthesis\submodules\DE0_NANO_SOC_QSYS_sysid_qsys.v
e66ab96c68cf45c52414c79975f02761 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.bat
83fd8355b8e9570b242f8e4f12220622 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.elf
402b2e686f3f17a36a4f37cdfc24fa66 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sh
d7085f9dde2ca2b68c5aa8ff350b28c2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\demo_batch\DE0_NANO_SOC_ADC.sof
39664590ddd3163a0a3de0ea70282db9 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip
c2b6ec5c9ed52a23cabd90d9c8860bdb *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v
72798d020d66f2cfc51fd94b77134de2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v
b2825c5db570fc9f3f98666b9dec0c08 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v
23fc236ff60acd08ff2186ce31c06c30 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v
be196cd12c90c4fa9b668b14a375bf7f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl
75aaa9fbd3543045a0db08ecf0912b26 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.lock
b9476461941b1a60d166d5760cc4a485 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\version.ini
b612b7b4c4448929c0c07b84d27929f0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.mylyn\repositories.xml.zip
35e98797f0657eaa80b22b0a2e3126fe *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
1d7145a115b40b4618544ab3005f530f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC.1418890176262.pdom
1029837dc25198fec0521bd4f4b562e6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE0_NANO_SOC_ADC_bsp.1418890162480.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
f7b647b4c98191c6b9f4c65bc3a7efd3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC.sc
b293ce61ee6c98adb8ab2d7994c12fbf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE0_NANO_SOC_ADC_bsp.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
9485fcc12d3cff12aaabce8e84a54529 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC.build.log
1fa42aa06ebbd96a6d20e3e6ef8bfb75 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE0_NANO_SOC_ADC_bsp.build.log
bb20a110d4a9a5285c60d256d86707d2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
04c5bc1e757cb1e6c64e816924e8e4dc *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
54433274a6aa42371c76c760b8c1f80f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC\.indexes\properties.index
0c6ff6a6ee5cd74afb2356cca3c43f18 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE0_NANO_SOC_ADC_bsp\.indexes\properties.index
9776a5e5060a85b06456c274693598bc *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
9f19aa76d9af86dd9dd301bde1590363 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
d0250bcaf6a415dd8e0b77359796bd61 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
e678a0fe2c330c04c0b16c04ff1e5d30 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC.prefs
a67dc9bbed87c28585fa6d0cfa667ca2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE0_NANO_SOC_ADC_bsp.prefs
e123b27a9cf05aec1bd4e7911d6fc584 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
6191fcce5544ab233951db4012ed88dc *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
3da871bbf1e3da359be79ff2173115da *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
7e1b01cd17d0bf78527c76e5af3e77fe *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
ac97b3e97d7d71c6018b66bd7a64aece *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
2e687fc752a7041ea6bd69c804c201a7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
26454b5879b38e84f89f46eb989f5875 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
5f61e8abcdd17f072c7409b8268bd2d6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
6d770cc55b02fc2f8ad553e9dd971d8b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
7bc6ed0a69aa402189cf509acf302520 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
9c4f157994b29b4de6bfa467d332e3f5 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
c74218d009d69079fb1af237c175f191 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
c59bdbf768400aa26596f1f072b193dc *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
cd4ed5f77602720678b3bca4cee1cc09 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
0ec5259c68bb760f28a10921fc48857c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
21e96da066bec2121379babfbb7eabb2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
ed3da17f3fb73f693729d7decb96e211 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
d569e11ff452c2ebd1b063bf04b54024 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
047992fdd779997b6c14432f4f9e1887 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
7516e7d6666eaf484b90ed42d0e2bc2d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
ddf767539d90c55ba859a13085112e97 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
d38550d8cefb82012a21042134f44c7e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.cproject
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.force_relink
f9d93eb2e69381f330e7f1403fd6dccf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\.project
0deddf8a1549b9f407207e54ee167868 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\create-this-app
83fd8355b8e9570b242f8e4f12220622 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.elf
f2fa0ccb92961a7cd3afc2d319d3ec28 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.map
0df60ce00e52fe94a40678ff1634ed0a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\DE0_NANO_SOC_ADC.objdump
c601f104c47718e4751273d064963ac8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\main.c
bec832a740f924063524b60c5636242d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\Makefile
f2fbd7769c2d68a859b7d894e7b8e1f6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC\readme.txt
e4a3cdfc96d36669962a0e8bceb0b34c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.cproject
e41748186fc487b495343b2d1db977bd *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\.project
687708717bfa2dc4ac50a59acdda7955 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\alt_sys_init.c
e946a9daaa8f565b3d1a56e9768c1ff0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\create-this-bsp
586fe3613d4cd4a19b56b0a3a175be70 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.h
66caa6bf2957add2547f77eecc5bfc10 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\linker.x
4b9ac5d3ed44278b47642c781f2b2b13 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\Makefile
45678f196b256f11f79182aa0a655d18 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\mem_init.mk
cb7f01a94ba12b2d9ea182df44d1bbab *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\memory.gdb
78e77bf693422843fac7f27d3b03a4b2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\public.mk
7252fa4addf01abea61add4b65661c83 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\settings.bsp
640d2998e2cae03aa29e116ac9f6641f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\summary.html
82c2f0ad1f7f09224612e73ead9ec19b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\system.h
612987c996394bfce1770c366882c8e2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
9a90d128cea949ac55f1dd8c4fda922b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
e1bf5b33dc5b7ccedff3e289c085e5f1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
e5c58e7f8e4021dac5c04cdcb08624ee *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
83b51a107c7e534ed9ed6ea9b7c53c8f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
e8ce381c7e9eee8bafc81ec7ed68b0be *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
9aee27e2f835d0e858216a17a797412e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
93d377e2bab0af84b7da67ffdd9d674c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
39aa0561f71c63aa159fd8cae0becb5c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
329522b3a370e5834107f9fe41a1f1fd *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
90a63aabb28da271a201b0c04a4b2801 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
d81c333fc7da3e9687feb27137ef727b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
34646258655eb2d3007201d81d2043bd *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\alt_types.h
532ee25e17845b9ae3b4f6528c0c341b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
c9c821d8d1dabbb8c9a2096eb570fdab *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\io.h
9911ff9c9380e91126977fffc9a47449 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\nios2.h
f7ba97454ac9d583d641330729f3db48 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_flag.h
860cd5582e7bb681e5185a732b4d5643 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_hooks.h
7c370e8535cfcfb44ab989fdb834eea8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_sem.h
8c092c0b49b92c3c68e67db55cd1aab3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\os\alt_syscall.h
7f957a55e0247ee2a16cf1efa3086ed2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_alarm.h
03472d3b8a8c27c51995b2aea10b3360 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
851aef6d46127ec3d3dcfffd4bd2290f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
ef3f65d1e7e8456fdb57e0ce1270f55e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
1ac046b6235aee392ab679324ed0fe32 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_file.h
89d169262d4847dc64c4326811cacbee *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
5f920efc2f5a24ec007be3118ca9001d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
e06dcb9355ae8a7a08b86165b8e1ca5b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
c7a06913f1f5e11d9c63f4102be108d7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\alt_no_error.h
27a3fc6d59393f0e93f60b02691f513a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
b89326ce12e1bb6dce227e184eece220 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_alarm.h
d8de7bc8e5ddeab138db77f5fd3f7ced *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_cache.h
9fa048b979a329e6dc5a179c3a9c13d3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_debug.h
54fcb53c82132b719fc545adb75c1541 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dev.h
9c94640a69922ed9c4ee338504cbd302 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma.h
dff86c4e7ea6e5f28f49402c2e7202c5 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
65f24184ec15eb11087c81ac207c1f6b *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_driver.h
23b87f95661ae10058846d86d0f7d1ec *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_errno.h
f94cdc88cb4505d2726e946231d73609 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
7374131fc3ade5b2891d4e71a8585fd8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash.h
020bac3e910704b2e1cdb460ae8e5746 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
6c0297dd781a82c9523206de6ba65328 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
8061589b06b3740bdd7686f3b903e777 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq.h
f2ea7f37e0227f2fb45601e75f791af3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
b6983cd02f8a407fcdd7b2c350bb2f8a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
ec9a46397a75d73d00623b441c1e5bbf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_llist.h
236080f2a453dae99f00d7ad71554ce4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_load.h
977aca69c92995236fdbf1aae40e99c9 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
37ccd239dde0dd53935c3d5ba958fe8a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_set_args.h
8c28a1d9be97937ce558aeef7c6112b8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sim.h
a1f842b0145078ec2b12e4367267b506 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stack.h
203ec78a3407356bf385196f9642b013 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_stdio.h
61d32d31a1e5a86198184a5d9da8d5a5 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
b3a239530a8b21269f722fc1276413ad *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
d679963c5e4804a8645d42a38c06f920 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
b84b255c854ae7165dee50dd6cedff2e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\alt_warning.h
131d12ce3b5d1faeaa88e1488c41c252 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\ioctl.h
e6f6f9591fb64b5b03d85311bcf5b0d1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\inc\sys\termios.h
f72c4eb9cfaf3374a2c61f360e07fb20 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_alarm_start.c
ca20d2be83bb2f580d0a725fbfb5a8c0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_busy_sleep.c
3bd1b2b8265e5e487c8812cd5986e6c1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_close.c
4a8117c03a9a4f737c20d6de60f642bf *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush.c
76d3e0debbbd6fa64ff7e32a1249807a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
0b5c651ba406ece3d6f7deaacbb2f6c6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
898df200add954f2e28cdba4e77447d4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev.c
806753268288b7fa7cd96296628d71c3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
17b0bc483f7623047328af4fe49f12a8 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
08cabfd765134ae99f8438f511f5193e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
eb12627936abd1977d0c96fedfbf7963 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_ctors.c
d4830252403f01dcead27529f6e14920 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_do_dtors.c
ced0bf0657d38180f0c69ed3c439a715 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
25bfcdd84d84b6b39a7b4d944706622a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
9abc56c456cd37faa2b2a9906cea9e21 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_env_lock.c
9bef093f4ecbb596cfacc26d84bbb5e4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_environ.c
59bacb6f9db7d2ddd6c6c8e1e331bc26 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_errno.c
0a0b7f71dfba698c2dd2631eb85f40b3 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_entry.S
89517ac15f8f6ef2b5513d4febcb2f5c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_muldiv.S
32574b1d12f9cce32c37bfad682f030a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exception_trap.S
8df0f6903660c2b73a3e038995ae644c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_execve.c
41ad7d721912e02231c5f491ab2ac3a7 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_exit.c
6fe4638fb7c8be134683bb5be0a02b9d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fcntl.c
a4050a64f3ce055a36bb4fa5f7141ea6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_lock.c
46f1fa43676a2300a95c1ba14fc16bd2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fd_unlock.c
66de4b51469dea61c65f48bc2b49fd2c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_dev.c
4a6bc984df540722da50bcb8c23685fe *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_find_file.c
2e8c8d6309df3db77db6b0d311bfecf9 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_flash_dev.c
5b6de0dcb1632ddaa9b0a633deddca5a *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fork.c
567f3ed2169ca9876d82c51572d990a2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fs_reg.c
7f2732a14edd5dceb5a6ffa9a5a225ca *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_fstat.c
f8d851f3da4b8de01d9288a87a1e4920 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_get_fd.c
aed114ab5b6bd9dc2edf56405575d1ab *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getchar.c
78303a686213fa21a78b77a60161d080 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_getpid.c
c4718b09cb5107449f366e18fcaebb88 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gettod.c
90fad128a385f1d05ee77eb6971d09ea *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_gmon.c
86133641b1ecb70718f5a40d5763a19f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush.c
994b65ba204f0a75b424b605db8d78d1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_icache_flush_all.c
f34423dbdcb746faf7b9bf573060505c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic.c
686d9b0a154694aca34ec4471b71aa6d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_iic_isr_register.c
09bc7188380df7c4b1129857af66b353 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
fcb801068e01403cf53fbc78249ee51e *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
d6da46762d3b722d7b271c0a836d7a3f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_io_redirect.c
661722ef2d2fc7e97a2ed974a7cb9974 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_ioctl.c
6a3a7274abf18e5a47d9f77266dd9c9c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_entry.S
171f064c953132dca8b9194d589e9509 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_handler.c
a6d9dc228d830725604f90225de4f0a4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_register.c
2d797e3066088a4ae7af1c62192a6b94 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_irq_vars.c
585e5d2f6680be38b69976c7edc44734 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_isatty.c
072f5d4ccfd670949e0ddf288ae018d0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_kill.c
5ed8c00bdd29228ac582fdde45e090fa *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_link.c
7ce2a95a8eeeb716b854e8bbce4e1f7c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_load.c
df0b85380f6a8df0ba95b0e6ef6e5ef1 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_macro.S
d2379551b92ef3f3de5aadeb8eab2d58 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_log_printf.c
562a30babc93cb1e11e463942a6018b6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_lseek.c
3976f4a0330b7efa2440dea7d939b7fc *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_main.c
5d02adbebf47931f904d7644acdf57ab *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_malloc_lock.c
788702619e92ab03288b5d4dd500be84 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_mcount.S
c569ec784ba44816d68ab289e1126e18 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_open.c
883c4b268438823e985eb10037220d07 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_printf.c
218df91250bd822a46670efbdffae387 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putchar.c
7465c4f1f6f526f2cbb0d808450027ec *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_putstr.c
2a79e892e5646b8490fd0d84caa00a73 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_read.c
f9ed4c221798eaec3dbc0bfccd377b69 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_release_fd.c
1ae2490c7fc1c55667699d5c4b350d98 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_cached.c
3b39537598d8d3f673f45fbcde00fde4 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_remap_uncached.c
3afd9dd2a17f28959b9f0208e1b984f6 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_rename.c
ace4556c9b571d41725f06e2d75bde5d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_sbrk.c
f79027dc9b85134b8de685587d697b8d *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_settod.c
976cb741f5d80b3674f6d72c7ec3f60c *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_software_exception.S
c56be3e78531fdfcadcd9eb17f8bd629 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_stat.c
c5f1df300b9aa7c80d9bb7b1987de05f *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_tick.c
daea6a320f7d5d0c6d6a8d739c964173 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_times.c
217e1c3af8c0354856d7d9327d3e9c50 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_free.c
17e41877f2e3f03ee892ade575776ad2 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_uncached_malloc.c
19b6eddbbaa40818848faa409cefda66 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_unlink.c
ce1afd3daa36626e5ac861a32fd15631 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_usleep.c
64e983cc6bf2dc3fe2f20ee5263b6ad0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_wait.c
1e4b4277fb3f258a8711c8858dab2987 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\alt_write.c
b9a22c135ea7e2477a96b6323afc00e0 *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
0c79c0727579e35d68b165946be075fe *Demonstrations\FPGA\DE0_NANO_SOC_ADC\software\DE0_NANO_SOC_ADC_bsp\HAL\src\crt0.S
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\FPGA\DE0_NANO_SOC_Default\c5_pin_model_dump.txt
23f33460947a7badaa3780015d515949 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.smsg
7bbb7506d6eeff18ae78090bf371a433 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.fit.summary
7a938c08feef2d502d68c1b70c6206ab *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.htm
d2835d23032274304de055f179cc4748 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jdi
2cedf035a684105fbce1994a17004946 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.jic
4597e276a4b60469dda1f2c3d9ce7d96 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map
319a86a9139a96d77fe95bc72478189f *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.smsg
acd0778e0ed1017b8f3f61d3fb689a40 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.map.summary
bbac8a43fc2c09af6939992f58c917dd *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.pin
af1e1045841616e397867e598ef2ed07 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qpf
dc1828e47f4cf51e75c5fd0504e32bcd *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qsf
0fc0895306375f9253d5cb09d5a77f42 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.qws
a816f33f4defd2f16d45919ebffad8bd *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sdc
6a26ff3c32ad501aa88b5338aa6ba933 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sof
6a9967d93a337a6010f59e638748eecf *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.sta.summary
037ae845b13deb70c5a414f0af126c20 *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default.v
43c7a3d80d8ed458bdb8a3114800b00b *Demonstrations\FPGA\DE0_NANO_SOC_Default\DE0_NANO_SOC_Default_assignment_defaults.qdf
2cedf035a684105fbce1994a17004946 *Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.jic
6a26ff3c32ad501aa88b5338aa6ba933 *Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\DE0_NANO_SOC_Default.sof
fd00e662f3992c7a1fde2245a9d05acb *Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\sfl_enhanced_01_02d010dd.sof
a9026af23cfe7bbf24b61459af746ac5 *Demonstrations\FPGA\DE0_NANO_SOC_Default\demo_batch\test.bat
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt
81364e6f630c080a80aa9afa1b05b405 *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
dc261c31e105902cc955ccba6a8b0c4d *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
2626aa333a960046d6d36f43e318786f *Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
f95db0483821d75b9d99a21b39d75f70 *Demonstrations\FPGA\my_first_fpga\counter_bus_mux_bb.v
c2d3018d57e0f7d52a3f00c89716312d *Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
fd6dbed444bd7af8e62b267403fb821e *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
bb116b32505840bb9b15e057bf6f478f *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
465afa1de9a764fe7b7e79fed4fcfac5 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
594b05563e7845880bbb9a6e36b3b136 *Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
77d78386b408dcdc54095a376713910a *Demonstrations\FPGA\my_first_fpga\pll.bsf
b0550ac23a24044eece518f644a2dd14 *Demonstrations\FPGA\my_first_fpga\pll.cmp
1305e65fc96876e8ee9cb9f48b2cadda *Demonstrations\FPGA\my_first_fpga\pll.ppf
68a1b8ed4522e90258c5f8055ac91808 *Demonstrations\FPGA\my_first_fpga\pll.qip
162ebfff361193fc2523c5ec8e8d8e46 *Demonstrations\FPGA\my_first_fpga\pll.sip
050cf9ea411b71c4cca31cb3a4f857f9 *Demonstrations\FPGA\my_first_fpga\pll.spd
f06bd4b5912640dde7b48b64b91b9d9c *Demonstrations\FPGA\my_first_fpga\pll.v
857d7938828306fc8775afb98665112d *Demonstrations\FPGA\my_first_fpga\pll_sim.f
c3095b43e319401493f7c0a4f49ba026 *Demonstrations\FPGA\my_first_fpga\PLLJ_PLLSPE_INFO.txt
ee0f1c14130e987a887b5cd12304081d *Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
7874532cb6c4b605c7ccfa7445d941cf *Demonstrations\FPGA\my_first_fpga\simple_counter.v
303ecc370f8ff11ab18b5b4cc81b0710 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.done
30cf408c6577c7276ff228128223a5f9 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.smsg
c4d14c4f66e265aec9c718e8ad1d9f0a *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.fit.summary
e3418f1787450f74fa316693b979b7b5 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.jdi
e9966116fffbc65495a4f448dfb79008 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.map.summary
1ba6ddb921f1d67dcf3737afcdb59591 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.pin
3ae2ab1bff884bcf30f08991924c9f27 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sof
aaf98beb369afc6bbb39ae64f9bdf035 *Demonstrations\FPGA\my_first_fpga\output_files\my_first_fpga.sta.summary
d848def233d3c1a0c4ea459b69d6bfc9 *Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
bafb632845354f1e2f9b307912030316 *Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
1b1d44028243eb199de223d345a08534 *Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
1519dfdd0263f5cdf11ff8b27fb661b4 *Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
270b97d4533eb6b4bced19ae356139a7 *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
67f9ae93e72b12c67795742f1dd40ce2 *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
7e790007ff5d19e995cc66053ff9262d *Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
e534e0d8f6e70a1e0e021b2b4a0c35d8 *Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
73d6a322550bad99d2066e7715eb61ec *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
8d0e14895dee0bf95263149ece1d5622 *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
ab1c1ac2cf5b2619b3245a588123e9d1 *Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
7a61fe94776028a76477523a1d2c54cc *Demonstrations\SoC\hps_gpio\hps_gpio
569e7761b8ca67acaa27e8a8d530c065 *Demonstrations\SoC\hps_gpio\main.c
3e9af23c8fd98effd649f7833a3c70b0 *Demonstrations\SoC\hps_gpio\Makefile
4ebf75916aa29921fe87b48ee9bf302e *Demonstrations\SoC\hps_gsensor\ADXL345.c
f77bf6c1f3d32545e8e31f197e6b8b93 *Demonstrations\SoC\hps_gsensor\ADXL345.h
f045220b691847001f2b9d202f079914 *Demonstrations\SoC\hps_gsensor\gsensor
51fb4689fa30d1ed2e9f08ea3ea31f87 *Demonstrations\SoC\hps_gsensor\main.c
2998303f2c169a4a04c2bac4ae94c484 *Demonstrations\SoC\hps_gsensor\Makefile
15c146e83bfe7fe43031a73cf301c252 *Demonstrations\SoC\my_first_hps\main.c
a8c6a43a579c2787e262574267d48a83 *Demonstrations\SoC\my_first_hps\Makefile
9647e7b780dbf5a542711d4830376c28 *Demonstrations\SoC\my_first_hps\my_first_hps
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\c5_pin_model_dump.txt
d8b56edc59e8161a90665b3ef9068e73 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\generate_hps_qsys_header.sh
44b3048dde958b8301dd94288259bcbd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ghrd.v
29394ce9adc5da2a2a122896a8db2a15 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_common_board_info.xml
83720437c71476e9a0bed1b9eee5b0cb *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_all_pins.txt
26263db83e46224ce171b262176a72f0 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_sdram_p0_summary.csv
40b0bb1f575ebe0ea117d2b545e4cabd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\Makefile
393df950a61224ebdf42c0334a9350d5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.smsg
6410e46688cd66b1a05a29e9afc5fc56 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.fit.summary
5a6b2b7956577765192eb60e65f325d2 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.jdi
abad474cd0e921188d66df1ea499a7d2 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.smsg
78d7d2a1456f10495a389bbdd4bbc212 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.map.summary
0c3c9e9d7bb872c846738fd17f263b67 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.merge.summary
e874e9d6e3949e9744c0161ccb159d98 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.pin
bd1d81ceed8af314b50f280a2023803e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qpf
865431e244a11626ec8021336b88833f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsf
5196db1a0a7577f91ee64db37e2ec0a3 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qsys
0198204d2d2964b7059fccb633a73b5f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.qws
96107f37a5a08b2c87068cf791bc7f27 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sof
23cfde488169b4776e515d0bbf4401d9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sopcinfo
eba21765ee7feccfa76a3368d3ad969d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system.sta.summary
9fcd395b10581051e49e0adaca75176d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_assignment_defaults.qdf
9610df945b9cc58029b6b6ec9fd2bb28 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system_board_info.xml
8ff470cc054822b2fbbb1d94bc50856c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\filters.xml
8d7ba764bd5fcd36178d66085e8255de *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\preferences.xml
25d1881729f41672c5eb91d0be4efd57 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\.qsys_edit\soc_system.xml
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
f1d783a755419141c306063e7a258589 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\id
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
d23eecd2ae5243e38b68a10458db47c9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
a41d0533089f5fca02df09fa602786a6 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.bsf
703d48f7100925d006c9099685aaa807 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.cmp
4cb0d1c06fe563a94135a75fa3f44f49 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.html
7c7c2376754d0721ead44496724e2ab9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system.xml
8fa1d7bd85e4a28924d855a5ec5f2ca7 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_bb.v
c990f5b46e2133c1622038d541716d9e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.v
6a04e506124cd25f66643c21e35e7467 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\soc_system_inst.vhd
c03ac6fa75981a6657d0f546f4057993 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.debuginfo
b0a77bd5376f8713a0a8f793f0e211db *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.qip
683f5d7c6a328a360db6eb17bb4dcbe8 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.regmap
9c0b542e97789d01e801e92f3111dc4e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system.v
630c8d07b9ce076d5b6c7bdcb6efbaaa *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
a60f9446140eae8f938c34e727d96af6 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
d4813bb1b0888032b98ed7293a7a73bc *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
4ae6aff8ad187ba099a937af2dd0b1c2 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
7fa66161778a13b726773d1fa2544a07 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
1cb3aa8eb6ffa4ce63d018c68727bfe8 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
6b11be4fedb44cbed817611898d04c21 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
aec055bae1621c6a957355ea6fa0de5b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
35515ae196dd5f0b5a1ace9d37db4511 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
4ae2f0a2bb84ed8b5729eb78487b746b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
4ab7eaba2f3d47847b822373382d45d8 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
84f89b70386f318f839673b6727f5c6a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
4764b986716a1da66aa6f668591e1cef *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
7bcb217ee4584f5e32df14e2814b3984 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
c268a3eab3b0edec51c94a94baf6c8e4 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
b874eb2d80d29644401d29e74431e86f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
cf9d8e78117143a33107951ec2aa4d34 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
f5aac846e3ef52842196d8ea44cad9d2 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
b80bd8b2125f93233014b89abf8b96db *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
f110496b899b0c4d620b3c6e22023511 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
4d364adc544bb549081acdd532922a43 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
319ca50427a4e09453a2915e363be3dc *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
8f98b4aa61958f8a92b035975b9ee634 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
5bbc3d01abddfaa0cb8b91862508dd30 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
ff1d8cca88957e86cebe08469e8ad82b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
04cc58320dfd90cabf16ad14ce2199e8 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
15a62beadd2fe559dc92f5d2d211f027 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
d1e231b0b73d73b98cdbc22d65319831 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
c1810a9ca56b43f0311300a34778a03a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
1c1b6f0a452408bd0e59dbd79d2fbdd1 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
3b32bb8b42c9dd6373f6d1d7569ec421 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
e785479ebb35545c96b3928377b11a47 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
44c6f2891021a60573c473eb0fb5d4db *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
c71d8eb1a0fc7e0b52ea7034d0c04467 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
aa39daebf9f0372ac6aae1c77ad93ad7 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
9f8afb9ac6dd0c3d591c33b3b089797c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
cbbdb7811d6c755053be9256b40e4f31 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
1de816c7d73e6c3b0262971eae71dcbc *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
2a09a2fe93726d46414c9724c6a348ae *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
fd044db660510498405f927d0db928f9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\credit_producer.v
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps.pre.xml
01e3f775beaf76a7d7155610cabebaea *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
7574ad90a35386df2279e105445a31a6 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
5a4f05d075c0c92d4346f292fc23c511 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
d852049425ebe45e49066ce61daea2e8 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
f003149f45d0af8a47e984019877bda5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
a79d152e9dd8b73a4b5dc60658e1ebb5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
82f52f6d159fb3feaf9cae88bc093436 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
9814d0af39a888e6fc2fa01d16eb5ed9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
6e362276c62d59d3184e0109f80d0fdf *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
33989967afa3a6b3cf827b3b8fd5a243 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
4e21f34c4be953af2103798b8e23d010 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
b2cb6f3a83b29724703a60b93c9af357 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
60dd81fba907a57aa901ee9ca42eabfc *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
41ab301cf354c85b87d7593a1fb9a9d7 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
077c2888a1ecc1f3202c78c008ca3cbf *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
f78882e1bac9356e54c67c607a46746d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
347d035d64f588b9c5ff1ce1c6fce534 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
628abd6816c0a4cdb195aaca40dd41c6 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
f319ecc7a693d72f2b597693686ac907 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
76a9beeee92992a3307958741f0e9514 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
ae633b046b4afbe3e32b3c6050cbad60 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\intr_capturer.v
572aae31271112e994068c55a11a18f6 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
8b5f3af3408a4b6c42ff4b7e61f8de84 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
6fc5a118fc5561ca7b2bcac4ee378bcd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
18b3048ffa7e441c28ea582028ff257d *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
79e34ae7fba0a721a4688f4a95aaa5b5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
66b43c13321781d4d9efc7ba4c5c6420 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
e6e387830b4f632f5dcf4b7d72a44625 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
dc1ed11e0e1d55904099c899735a823a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
597cd8b586e127cc9a55619e08924bdb *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
1d219f9b1ce37cc96871ef8e28c08bb1 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
b532dd4d074fe0af6e11df773e34fccd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
e065b48e2ea7b1e1cb9eab08d6e292a4 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
9bf63a9f5e85aac79ed4473a4b0b0234 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
b20b709eba6721f1db727aa307c3e87b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
82147d6fa2999037c24f1fb00f745cda *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
e7aef548a4d1e95add40fbf0b978bc18 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
e9e3ed441c84a8bf67b7e98f54fa724b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
0364e8d65a0782bd69ba3017e416a52c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
53f455cd44c6ef9d2340677838ad1034 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
8b2e625e855b7f4156dae5c56f6c68be *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
f019a683df382e2a279596f532199ab9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
2adc777d73b4fe009d20be72ba412ede *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
6a03f2858d0d54c4359cea1bee18da42 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
daac563b5c309987cf0027b4512635e3 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
5d8dfdc8b409af0b6bdb720a8d4a3834 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
0efb8e0cc52cbcd94c7bf57b57a0fde5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
7881e0938fd735072e3b209477944066 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
50a88ece5a332e1664888fdf3b97175f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
591a6ea726bc2119e464db1b8f6014b5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
56aef48791bee3c4964bec1c3622f931 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
8b269efa507459c85e7e24d5532e7789 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
5441b31e061880095e300849053f3591 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
681f8346206c725bfcb690d2405ae35f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
dec33051c9b5ffa5f163881a88f7957b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
3e4b200abb5decfc107132fa55ebce9b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
77ec53f5b2ce7d7fc6ec6aef979e58ab *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
ecec4f97bbd1859b810ac36ebbbb3f68 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
3b7cca1054b38609a34c86ab73964bbf *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
9dfc1fd2fc013c8adeacef1985d49356 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
ef446f7374717695289a807b78297dfc *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
8b048032eb134dbabb2233e4904fc304 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
7836700f6af726d8d5679873124aabb5 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
6b8c95fa7ed3b7164259372419bcdc09 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
3f4e1d9fcff63f5e048a5754a70ee9eb *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
2e10730a2c672981fb8cd4fcca5edbf1 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
14adf2bfef1c1d72e66051334dca1754 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
9029a1b1a452b9ef1513741d774e6d0f *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
da879d60472da783570b011530947818 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
3cfab2205ff3f2b84a820b4b5d0fc7b2 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
50ecb680cac524ac288057f3c0f56d52 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.0\uboot.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\DE0_NANO_SOC_GHRD\stamp\14.1\uboot.stamp
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\c5_pin_model_dump.txt
d8b56edc59e8161a90665b3ef9068e73 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\generate_hps_qsys_header.sh
3bc91134142272543e2aebac57c5d5a1 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_0.h
c24b7c58fe261cc22492e286bdf548fd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.smsg
09029ced3c083965ba561e677e6e9b5e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.fit.summary
924cc5fea59e350dba4c56694a0220b3 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.jdi
f950fcafbe577d518390f154ebb40238 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.smsg
874fdb6fdc7d7c22397d4847ae605b62 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.map.summary
168e853041d277fb8a73fc6456899b9e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.pin
7977284645c7e26c0cf2dfef4aa6919b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qpf
b4c634347a1e47674c94bd17ca2609d7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qsf
75e415fa7c33ddf6e6c441c19da63a13 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.qws
9be4b5b3f1969289655bb04f0e067538 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.rbf
01041d58fb4f53ddf6a086fb879ec788 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sof
5481a41c73b5fcf6cdee9495cd58ac10 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.sta.summary
ebf539ce3802f73d72c274db81de5ccb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED.v
21f7ef2a0255de2e9855dea46a3de0b4 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED_assignment_defaults.qdf
26263db83e46224ce171b262176a72f0 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_sdram_p0_summary.csv
40b0bb1f575ebe0ea117d2b545e4cabd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\Makefile
5f5c6ab4d6833bc3490b1a0e84ce05df *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsf
419c78f01cee70a0c514f6b775743e45 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qsys
b015239dc339ade778fa9c6712951598 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.qws
4af6e5bd4145f458f6c3f60b3d625155 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system.sopcinfo
607178ce2424b525b33e1e1eec708c2e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system_assignment_defaults.qdf
8ff470cc054822b2fbbb1d94bc50856c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\filters.xml
5c2f633ee6ef56b954ec3b4de2aa5f11 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\preferences.xml
0b85bdb464bc97fa9dcfdf8ee0c65ac9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system.xml
ace09b73b31eda0e1a62da67ab2289bb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\.qsys_edit\soc_system_schematic.nlv
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\alt_types.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\emif.xml
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\hps.xml
f1d783a755419141c306063e7a258589 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\id
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sdram_io.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
d23eecd2ae5243e38b68a10458db47c9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\system.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\ip\intr_capturer\intr_capturer_hw.tcl
44fb7eeac370a80a0985966966ce8156 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.bsf
64dcf84a33fb35dcaff7c082428d1cd4 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.cmp
adf86c137f8c8026c2ce2a4322696e8f *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.html
19558f75c0fbdbead92f1f118091f033 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system.xml
e4c8699078abbb29f6b888fd5b9ca342 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_bb.v
3dca4f8a8bb9074efa666b915cd2c51b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.v
8c81a59e3dca1ef16aa4937fbeccba62 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\soc_system_inst.vhd
b06051634e9836043952d0325912c0ef *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.debuginfo
0e43cf9819b1432257fa37035a7e9012 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.qip
683f5d7c6a328a360db6eb17bb4dcbe8 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.regmap
7b2394955305608d71744c9d4a6e37d3 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system.v
216ecd5711cb996a180e53a2ad9ee041 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\soc_system_hps_0_hps.svd
0b28180bf8dd62256346db7ad4a4f664 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
f53f49683621fed81da576ba81b06323 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
188b64a36bf3fef4e725e00d445505eb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
ab4b89200633a26113345c755b7eb1b1 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
c5d6d54c02fef8362456d983ebf4a67e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
e33ce2b676e5c1c6f4ceaa03b2df961a *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
4448febf7c78c9cf1a6469cce349f0c0 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
49f6c15dfde910def9b21721ede57285 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
f05596cb89dc6124841ddc088ea47516 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_default_burst_converter.sv
ac3bb34ee1c4b02fe8d65ab93a8ace47 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
3019fe55f1b1451dc462410e1488030d *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
9b4e23387344a99c3f8fccab5010e8d3 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_sld_node.v
c779064ba703da352335cef0337187f7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_jtag_streaming.v
5d59d7b46840629c20a818b4eab93f6e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
9ad5b9c75ca641c50da03dba706bf7db *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
89ee72c60e2173286a7289194f2b7c4c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bd9c403401616dd50167e3aaa5603bbb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
a037ba1bb007a088e8356e4521baae1c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
98845803baf867795f48706c9c60174d *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
0faab33c4e7ff5b0ae23ea8d83e565ac *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
e1493f68133b2ca9d039a8321477f00e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
df5a665625160f6b461f09430495dff2 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
7a18729614442d9a4d18bf568be790bb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
e0d1a946d6f1fdaaada1be42be2339b0 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
ae0aafa578922fbf6db5df505a6e419e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
00c8960f0422ce896cbbff54825a6160 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
c8a6e360558ecb865fa2f33a03d73c43 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
91dd9ddada59c5a40f4bf3abcc0b6ea4 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
ccdd4db5ce16d505484fb9ee96226ca2 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
170bcdade376b54d7bdf2104508c1597 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
aa39daebf9f0372ac6aae1c77ad93ad7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_pli_streaming.v
e7ebddd14bdc0e596a53a3d09b77f7dd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.sdc
d56776be49000b9b78c2ebb4373d67e7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_controller.v
deeefa7aca6a990883ced79e7f6ed656 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_reset_synchronizer.v
07c1fa9b862aab50e568d3cd94abaa88 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
fd044db660510498405f927d0db928f9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\credit_producer.v
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps.pre.xml
e249023aa80e8112d145b438c92ad0e9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.ppf
839003900c2941fe36679755d913f48e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sdc
c82226c7c4bbe24cf2e41975e3aa5f43 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
902f3dc47ec27c42d736a46d874548e6 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
982ca9f0789698dcb6fb15f7b36a7bb1 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
a4d3c51f04b9b5101ea6a4433d199922 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
2f1b2049b4055c548e5e0a7ac370445f *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
5cbae89bad4136f383f662aea9b47c22 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
64dcd99af17aa0d6de6753b751282c68 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
047d973aa67d19a0b7205d08cd3ef9ac *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
a183093016eddbb57020549da259bdb8 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
052c2c2a0c6126788f8ae90cac4bf12e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
a0959fe8327a1a174b44aacf296b9342 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
29777d08f40081c02b0aad5a391fae0b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
093ebce252fca2470e92776ae6fd141e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\intr_capturer.v
572aae31271112e994068c55a11a18f6 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_button_pio.v
8b5f3af3408a4b6c42ff4b7e61f8de84 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
7a949e624501641ac1e4406206a7af43 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
08131dc8aa58070f085e23df38b1428c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
b0f9f0d47b0486550d9af83014a754d9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
ad09e0b2d8f95e27fef20f7b514dde87 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
60a24886f2eccf746582f8cc2b301af0 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0.v
5c8792190c32438b2c62e7c2ce4e5496 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
5ce7adb6c0fd198cda569397caa71a14 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
1d219f9b1ce37cc96871ef8e28c08bb1 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
e1a3e833ddd3225f7ffe299cae883c07 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
4e94ac3e9fea68f5d3fc8ddf8cdab2a8 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ffc4de3c4824cccc8bc037fac719d65e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
b20b709eba6721f1db727aa307c3e87b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_jtag_uart.v
82147d6fa2999037c24f1fb00f745cda *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_led_pio.v
76057cac969388b38daa32ea7b313a4b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
6e4839dfa4f747e23db688b8bc557fd7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
2a9eeb0278ea18e0f7349380e3f6c3ae *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
47d6f50f827610183d51411fe7e0bd66 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
e6c0abe67e55eb5a7bf08e4997f26f58 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
6163614fc467923e89f01f7e914f3447 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
7a5075439388f31d55fac51070e04c7e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
ebd1d4910ce33363bd3b1c6deed9909f *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
8c44a1f7feab47aff0f659d54b48d2d8 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
759371b12a43d4188ab8ff8f6e8ea1c7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
824602107caeecad3470aab1f519bb30 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
a67d0d221330adaca1e7c51b7bb28c59 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
042f6df6460a54936dab8badfff367da *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
5e1478a8e863e325186416b0f38fece9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
8748db204f926d7ab1b77337b1613f9f *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
b974569be32ca375b5e941c7497c40fe *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
0875365d6eba005b97086e47f8ac2ae6 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
726e49fe9371031488ee7f23cf13bf43 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
6038bb165e24b2d87cfbb38d34e3bf04 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
16b7fd436a4f94d89d5650e6a75538a9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
85b73ddb9edb886fb1d0ae850584657b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
45a065d7efb040240d731292a9de570e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
1014f1b64ddf08a3f85039e473b94434 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
eacef14d61d17845ed2d97d51b9611dd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
386c14ba83c0e275c935e683a4629191 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
e9e97b38b292a5839001027c1fe2e178 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
3cfab2205ff3f2b84a820b4b5d0fc7b2 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
e42c5b7beae59288c2b2e0c8ff438d76 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\emif.pre.xml
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\system.pre.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\HPS_CONTROL_FPGA_LED\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
3bc91134142272543e2aebac57c5d5a1 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\hps_0.h
f5455be9b3239b78872ba015f204fd78 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\HPS_CONTROL_FPGA_LED
98584873a93fd20c995f66be7a8b68fb *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.c
0f8361e6d0db389131ee35321bce5074 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\led.h
f095d2e4c94a41ac1fa0a05c3e7aa8ef *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\main.c
1a4a8657a8b007ec40dbba9967b63ee7 *Demonstrations\SoC_FPGA\HPS_CONTROL_FPGA_LED\software\Makefile
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
d8b56edc59e8161a90665b3ef9068e73 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
5af20c8c95931efe30dc61346816c66e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd.v
580f668014681001a30ee04e9953441b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
83720437c71476e9a0bed1b9eee5b0cb *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_all_pins.txt
26263db83e46224ce171b262176a72f0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
40b0bb1f575ebe0ea117d2b545e4cabd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
dc058ccddf2f19ed9dad56419975a880 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
e5ead1e06f18ea949c82be5f21eeb78b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
b758be03403ece0857553763b9cff1c8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
0c85a8563004b3b3b7d0c26e2e43c297 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
54896c5d430dea005dcc54f6a1c9c0f9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
0c3c9e9d7bb872c846738fd17f263b67 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.merge.summary
dca04c8e2de5906833f7d79d59afae6b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
bd1d81ceed8af314b50f280a2023803e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
8301e364149537e1db9c2dd72c22a2ce *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
18dd46b3680a2c9fe84f7b9bbc4e97e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
7bfa66de92a828e9dc2b8a29d4ba2034 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
5fc800bfbc90d5c33e05bfb3a0e61ce5 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
0941b9c927b0562f9d03327dd6755c0b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
b74b8eb512481460d049abf66e9dffe2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
9fcd395b10581051e49e0adaca75176d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf
8ff470cc054822b2fbbb1d94bc50856c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
dc83ff0dbc54ca10b5039ffce8a8563b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
0bf765981cf03504ed13412f9aa4cbcb *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
01df5a52b5337e3e0974b8ab3e762181 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
f1d783a755419141c306063e7a258589 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
d23eecd2ae5243e38b68a10458db47c9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
a6f2cae9196f00646e1c745a3b4b1517 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf
030a9bba42d383ac90e04b0f5401888d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp
0a898486d6b11493ce1650d67c252e3f *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html
e186e5ab4878e3ec4ddc3dd68b8a0b00 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml
a76f3111c6afd10cffc491d53a6ee9e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v
a25e97a0987b1a22454ed07935d50965 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v
2fd07b089395d59c0c701139307e0c93 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd
31466574541a3acd64cde9c5fd2c3911 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
214461226a28f4f47907b64488360071 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
3b0d5d10314c4ef3fd3a6b28687fdc6d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
d77cecc68d8b9527c901c1e757c6093b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
4a66b6432327dfba863ef759093e37a8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
0b28180bf8dd62256346db7ad4a4f664 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
f53f49683621fed81da576ba81b06323 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
188b64a36bf3fef4e725e00d445505eb *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
ab4b89200633a26113345c755b7eb1b1 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
c5d6d54c02fef8362456d983ebf4a67e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
e33ce2b676e5c1c6f4ceaa03b2df961a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
4448febf7c78c9cf1a6469cce349f0c0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
49f6c15dfde910def9b21721ede57285 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
f05596cb89dc6124841ddc088ea47516 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv
ac3bb34ee1c4b02fe8d65ab93a8ace47 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
3019fe55f1b1451dc462410e1488030d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
9b4e23387344a99c3f8fccab5010e8d3 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
c779064ba703da352335cef0337187f7 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
5d59d7b46840629c20a818b4eab93f6e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
9ad5b9c75ca641c50da03dba706bf7db *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
89ee72c60e2173286a7289194f2b7c4c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bd9c403401616dd50167e3aaa5603bbb *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
a037ba1bb007a088e8356e4521baae1c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
98845803baf867795f48706c9c60174d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
0faab33c4e7ff5b0ae23ea8d83e565ac *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
e1493f68133b2ca9d039a8321477f00e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
df5a665625160f6b461f09430495dff2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
7a18729614442d9a4d18bf568be790bb *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
e0d1a946d6f1fdaaada1be42be2339b0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
ae0aafa578922fbf6db5df505a6e419e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
00c8960f0422ce896cbbff54825a6160 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
c8a6e360558ecb865fa2f33a03d73c43 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
91dd9ddada59c5a40f4bf3abcc0b6ea4 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
ccdd4db5ce16d505484fb9ee96226ca2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
170bcdade376b54d7bdf2104508c1597 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
aa39daebf9f0372ac6aae1c77ad93ad7 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
e7ebddd14bdc0e596a53a3d09b77f7dd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
d56776be49000b9b78c2ebb4373d67e7 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
deeefa7aca6a990883ced79e7f6ed656 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
07c1fa9b862aab50e568d3cd94abaa88 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
fd044db660510498405f927d0db928f9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
45fe8b33a51b771107596436f9ffb3e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
839003900c2941fe36679755d913f48e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
c82226c7c4bbe24cf2e41975e3aa5f43 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
902f3dc47ec27c42d736a46d874548e6 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
982ca9f0789698dcb6fb15f7b36a7bb1 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
a4d3c51f04b9b5101ea6a4433d199922 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
2f1b2049b4055c548e5e0a7ac370445f *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
7b088debcc0825058783551298d862c9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
64dcd99af17aa0d6de6753b751282c68 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
047d973aa67d19a0b7205d08cd3ef9ac *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
a183093016eddbb57020549da259bdb8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
052c2c2a0c6126788f8ae90cac4bf12e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
a0959fe8327a1a174b44aacf296b9342 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
29777d08f40081c02b0aad5a391fae0b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
093ebce252fca2470e92776ae6fd141e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
a1f96507a3c9713dc2f2b7b716d01eed *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
96759c9a9044f0258f6ba05e11a12540 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
22d799ab764725e52e6e1b3dae4d1585 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
08131dc8aa58070f085e23df38b1428c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
b0f9f0d47b0486550d9af83014a754d9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
ad09e0b2d8f95e27fef20f7b514dde87 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
00e696ed51754af6e0d9b043034ddbc0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
0056423ffacd68e52ad2d250264aa7e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
50aab7dede56ddcaa0ab873c016b45ad *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
1d219f9b1ce37cc96871ef8e28c08bb1 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
e1a3e833ddd3225f7ffe299cae883c07 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
56e1fbb3d17ed6be523eba99b21b8add *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ffc4de3c4824cccc8bc037fac719d65e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
b20b709eba6721f1db727aa307c3e87b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
29b9546a0c963a5052657a4d46c9b2da *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
e7aef548a4d1e95add40fbf0b978bc18 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure.v
e9e3ed441c84a8bf67b7e98f54fa724b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
0364e8d65a0782bd69ba3017e416a52c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
53f455cd44c6ef9d2340677838ad1034 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
2efe6a4902e61ef774574c65cd37ad1d *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
4caf70409fbe547b39adef3294d589a8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
7288d2f64576c1a78cbe8fd411d6a8dd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
1afce4c8f579b215b961043cfdd2211f *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
ad9696c0a98b01b206f9fccd59cf302e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
c99905fcfa7fa745e9fb9b10cef7b48c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
90fc83fa405f6b0bd6713b11671260ea *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
14a55783c09a3488f30cdef97339cad8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv
7881e0938fd735072e3b209477944066 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
139b51ab92588f93ae69b1de88d271be *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
4570c52738bab9ed4027de084a72d6af *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
ba4bddccab5dfb2df30889101344c3ad *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
c59a18831464a0097c0598a8fe78d9f4 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
02ed6d2a3ce704715bf0d27299325ec0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
4ff91dd765caf477f3783a6a6c6c6345 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
f3558137c19ce605c5f64a0cb954b6e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv
dec33051c9b5ffa5f163881a88f7957b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
815d86600415a341a435f4759217c1e2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
56f00629be7e758a6b214b92a4d9b96c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
f2bd08beb7627f9c33bc7ba4e10e2c0a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
05f15c7a5a0e966822717933035ab8e1 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv
3b7cca1054b38609a34c86ab73964bbf *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
4b2cbfa7e017e61aaf56cc050d4984e8 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
6d8629c4c14adbdec4d0b7a4ff85d8f0 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
12a53f46225b25ecf5e6bbc7913aba8f *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
6036e07bcef4f11d4db4c1c83966351e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
85b73ddb9edb886fb1d0ae850584657b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
45a065d7efb040240d731292a9de570e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
1014f1b64ddf08a3f85039e473b94434 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
eacef14d61d17845ed2d97d51b9611dd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
386c14ba83c0e275c935e683a4629191 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
e9e97b38b292a5839001027c1fe2e178 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
3cfab2205ff3f2b84a820b4b5d0fc7b2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
73f98f983c2c4defaeed25b4ed60ffdc *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
3db17d6e0bcf4a270ee90b81f20277f2 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.0\uboot.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\14.1\uboot.stamp
580f668014681001a30ee04e9953441b *Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
7a7b6417eb8ec3fd5e56749475772659 *Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\main.c
d7dcd9a78cc09ecc9e481c8e8c079d71 *Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\Makefile
6203f13e8b081449db1b3ae5f14a1e64 *Demonstrations\SoC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
783a7d359e22bc11c836ba3fd91831ba *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt
d8b56edc59e8161a90665b3ef9068e73 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\generate_hps_qsys_header.sh
7778a365bc2bad5d805dc0aa793e655b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ghrd.v
83720437c71476e9a0bed1b9eee5b0cb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_all_pins.txt
26263db83e46224ce171b262176a72f0 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
40b0bb1f575ebe0ea117d2b545e4cabd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\Makefile
6fac6260f8bf98ebafef2e7725fcb85b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.done
bfc7e00b08dc28a26089752ac324863d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg
1a1ea762bdbbdf5c3dee4d547b04d3b8 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary
b73ef07065def910ec8ee01233e96d78 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.jdi
af04e0568d544904fd713f60c9eee481 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg
4b1c67c774c5884f7debf8735f4404a0 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.map.summary
0c3c9e9d7bb872c846738fd17f263b67 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.merge.summary
dca04c8e2de5906833f7d79d59afae6b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.pin
bd1d81ceed8af314b50f280a2023803e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qpf
bd03a7cfa83c096bb3693cd414c7ce51 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsf
b3f012a3f21b84942e95e08ca1dd3275 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qsys
8a27316bd82567f93d93a9583d94856e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.qws
7b72cbf8c236525233ddc8e303c792c9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sof
efac90814c5baca5b5135cfc659fd461 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
59212fdf56a08f423e1403ddb4e955ee *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary
9fcd395b10581051e49e0adaca75176d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf
8ff470cc054822b2fbbb1d94bc50856c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
ef8ab4197be0ecc91913aea5aa8ba57b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
5a805e6327c9d6d2a4f77b3e81cb4794 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
42f73519cb26e6f2209b12729f3a8528 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
f1d783a755419141c306063e7a258589 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
d23eecd2ae5243e38b68a10458db47c9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
3150bb307da5e71fcc3e01996e90b636 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
5fb9213c303b306e0e6dd72b76736b46 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
aa2be8f07c7d2ee1b93ee144fc52a29d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
5333d1fffdc8b4c684f0f106b2bddc12 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
532dce3abdb597361c3415344df04651 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
e6d0cc964bb3b61c3e74750a81554106 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
362ef53d9d4f59d0380faafa1cdd635f *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf
ab87ee898f090290852d088910adcaed *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp
20e22105f156f583d767a6ca66666572 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html
edc22b83bb3fa9b251e526c2818b5a73 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml
eb04a7ab9fd2401fe8c88633933cec99 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v
50c51d2d97c29316618337e6d060ac0e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v
57c6603f29e61e39cb4513cf77755931 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd
40b0c6933b11f10b7091cd7ac2da73dd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
3807363068851d21836d87426d99e361 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
465fb88e4bc6b3bb62463153339871bb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
0d10b91451bb24a17e6cbdd1bbffb78b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
b3a6693b0933b3c8809c6bb3e6cfd8b3 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
0b28180bf8dd62256346db7ad4a4f664 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
8dda188a5dc9467020ee2ac7c5f33cad *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
7ca9ebf5ee0927cc581c8ed8ca74d204 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
67699b6c36000fbac885df63cb99aa0c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
f53f49683621fed81da576ba81b06323 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
188b64a36bf3fef4e725e00d445505eb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
ab4b89200633a26113345c755b7eb1b1 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
c5d6d54c02fef8362456d983ebf4a67e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
e33ce2b676e5c1c6f4ceaa03b2df961a *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
e5e6c1159813cccbff6c321d78c4eeaf *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
4448febf7c78c9cf1a6469cce349f0c0 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
49f6c15dfde910def9b21721ede57285 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
f05596cb89dc6124841ddc088ea47516 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv
ac3bb34ee1c4b02fe8d65ab93a8ace47 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
3019fe55f1b1451dc462410e1488030d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
9b4e23387344a99c3f8fccab5010e8d3 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
c779064ba703da352335cef0337187f7 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
5d59d7b46840629c20a818b4eab93f6e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
afbebaf23b3c25e28e7a15ad0ff69a1c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
07a630509768de0aed01f3a406f94cf6 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
9ad5b9c75ca641c50da03dba706bf7db *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
89ee72c60e2173286a7289194f2b7c4c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
154e79e96efd9078fca7567956e70911 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
bd9c403401616dd50167e3aaa5603bbb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
a037ba1bb007a088e8356e4521baae1c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
98845803baf867795f48706c9c60174d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
0faab33c4e7ff5b0ae23ea8d83e565ac *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
e1493f68133b2ca9d039a8321477f00e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
df5a665625160f6b461f09430495dff2 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
7a18729614442d9a4d18bf568be790bb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
e0d1a946d6f1fdaaada1be42be2339b0 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
ae0aafa578922fbf6db5df505a6e419e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
00c8960f0422ce896cbbff54825a6160 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
c8a6e360558ecb865fa2f33a03d73c43 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
91dd9ddada59c5a40f4bf3abcc0b6ea4 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
ccdd4db5ce16d505484fb9ee96226ca2 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
170bcdade376b54d7bdf2104508c1597 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
aa39daebf9f0372ac6aae1c77ad93ad7 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
e7ebddd14bdc0e596a53a3d09b77f7dd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
d56776be49000b9b78c2ebb4373d67e7 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
deeefa7aca6a990883ced79e7f6ed656 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
07c1fa9b862aab50e568d3cd94abaa88 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
fd044db660510498405f927d0db928f9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
f7aa74d2a741d1752e58b51c62e42e4b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
49a6fda3fe9c3a686b6ad67a1785aab5 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
73cff5513fdf293b6c84ff126bccbbdf *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
839003900c2941fe36679755d913f48e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
c82226c7c4bbe24cf2e41975e3aa5f43 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
7d60e4679a5a29764a8844f6b9361c06 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
902f3dc47ec27c42d736a46d874548e6 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
dcd5f2f521c9ee1f1a0b8538abc5a2fd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
ab026152cd1f3d60512ea44d2d3bfddf *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
982ca9f0789698dcb6fb15f7b36a7bb1 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
a4d3c51f04b9b5101ea6a4433d199922 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
8a810403728ad5b94347a718d675144c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
2f1b2049b4055c548e5e0a7ac370445f *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
1a9d6ef40eb9a6f59dcac6dee1aa67df *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
64dcd99af17aa0d6de6753b751282c68 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
047d973aa67d19a0b7205d08cd3ef9ac *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
a183093016eddbb57020549da259bdb8 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
052c2c2a0c6126788f8ae90cac4bf12e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
a0959fe8327a1a174b44aacf296b9342 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
6fe72851e4644d9c6401ca73f45869ad *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
95fdbd1d770aa151467c067375408005 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
29777d08f40081c02b0aad5a391fae0b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
093ebce252fca2470e92776ae6fd141e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
ad04976b1ba0a5de47f6a5c717848c67 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
a1f96507a3c9713dc2f2b7b716d01eed *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
96759c9a9044f0258f6ba05e11a12540 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
d3d52a17af83c3f0bb4af7990fd1cf2d *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
08131dc8aa58070f085e23df38b1428c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
b0f9f0d47b0486550d9af83014a754d9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
ad09e0b2d8f95e27fef20f7b514dde87 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
2af57403397052d2c5712147c871a9fb *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
0056423ffacd68e52ad2d250264aa7e0 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
47d03a0161c26fbcffeec13ac5ae5db9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
1d219f9b1ce37cc96871ef8e28c08bb1 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
e1a3e833ddd3225f7ffe299cae883c07 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
56e1fbb3d17ed6be523eba99b21b8add *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
ffc4de3c4824cccc8bc037fac719d65e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
b20b709eba6721f1db727aa307c3e87b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
29b9546a0c963a5052657a4d46c9b2da *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
e7aef548a4d1e95add40fbf0b978bc18 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure.v
e9e3ed441c84a8bf67b7e98f54fa724b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.sv
0364e8d65a0782bd69ba3017e416a52c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.sv
53f455cd44c6ef9d2340677838ad1034 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.sv
3bb1c4a1bf873beac73f748ae8bb85fc *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
c41ffcfbaeb57b19b713e54fe492b722 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
ec85fbd2a6fa2f9211c6515066b523ae *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
104db687d47ab6ded0d2d0556b5f3766 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
070c08caa3a3c1448425d4128467476e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
ecd14ed7af506d91791942b2684d596c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
880861b779665e25526cf8c1aa7d2c2f *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
7881e0938fd735072e3b209477944066 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
c3b618b9a528fc79cfd1279ba07c3603 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
98dc676b37f4d6acd4217d1e128e7661 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
2ec6ce8e1af24b999e10668b0e46b821 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
433ef3829315bf356f0cfb3aeb8c5d1b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
f488dcc37573a5867e65916539656357 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
a37e1bed4bda61bb00784e9701f9fb3c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
dec33051c9b5ffa5f163881a88f7957b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
5dacaab842abf046c80bb832ef6ca9e7 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
31e57d241c4b19c8952b30c0e9203990 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
470f451c238607af55417a0a2c10a710 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
3b7cca1054b38609a34c86ab73964bbf *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
04c76d647ee0b327049bd72c0246dee4 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
2507d00d65ae19b74719ddbaa40f15a5 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
59d1bdefba45f95cef1a53d928c8b3ca *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
4d86614517ca164c7645b9346dbacb8c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
85b73ddb9edb886fb1d0ae850584657b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
45a065d7efb040240d731292a9de570e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
1014f1b64ddf08a3f85039e473b94434 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
eacef14d61d17845ed2d97d51b9611dd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
386c14ba83c0e275c935e683a4629191 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
e9e97b38b292a5839001027c1fe2e178 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
bc67ba859f32b58a24d8710afc6fe7b9 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
3cfab2205ff3f2b84a820b4b5d0fc7b2 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
23c6f8d2d319cd822df0bbbf39cbdc08 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
71a54f416a79b6d32a82665b3384df3c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
d3c30619ee82026f63003ef926dcb16e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
dc28576ab373307771162503aeea722b *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
a65e62f6d01a2cb9bd4b6a44d11bf13a *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
5479587ee14f2c760c3e8ab8a8d8cb5e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
eb72ae53fedafddbc4039da6d96de9dd *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
1a1c15f1d598855245aa80329f047330 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
84c584511788fd16b81c3e9260a6f444 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
07cc6abb1cc2551d2bee3e05b28a700a *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
110775a51b681859cbb7075e7a5ad42c *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
cad865cd6b52a4a6e471b0a7c4251580 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
bc84b4fad31f6821c0b41c6a46218890 *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.0\uboot.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\preloader.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\qsys.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\quartus_pin_assignments.stamp
d41d8cd98f00b204e9800998ecf8427e *Demonstrations\SoC_FPGA\my_first_hps-fpga_base\stamp\14.1\uboot.stamp
af749ccb1a246c5ec45dcc03be770259 *Manual\DE0-Nano-SoC_Getting_Started_Guide.pdf
09dafc5235f69779313b761658f21266 *Manual\DE0-Nano-SoC_My_First_FPGA.pdf
06e4e7b5c094cb340c2e248a546813b4 *Manual\DE0-Nano-SoC_My_First_HPS-Fpga.pdf
5f23fe52f6a7df3964023d09376c9d42 *Manual\DE0-Nano-SoC_My_First_HPS.pdf
803c7c1461738fdd1baf2c8970efb6f0 *Manual\DE0-Nano-SoC_User_manual.pdf
641ef3d3f7d07591bdfc19b5085c5e6b *Manual\Learning_Loadmap.pdf
74a46957385c5389ad8cabd4b006e1ca *Manual\Quick_Start_Guide.pdf
4943ecbd2eb0e3086b71523a1b53cf9e *Schematic\de0-nano-soc.pdf
cb25b12bb33b33cd2c759b41efab9f36 *Schematic\de0-nano-soc_mechanism.pdf
