// Seed: 1654321282
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    output tri id_5,
    input wand id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11
);
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input logic id_3,
    input wor id_4,
    output wire id_5
    , id_8,
    output logic id_6
);
  initial begin : LABEL_0
    id_6 <= ((1) - 1 ? id_3 : id_3);
    #1 $display(1);
  end
  xor primCall (id_5, id_0, id_4, id_2, id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_5,
      id_5,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_14 = 0;
endmodule
