# do Teste.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:35 on Jan 09,2020
# vlog -work work Teste.vo 
# -- Compiling module Teste
# 
# Top level modules:
# 	Teste
# End time: 19:47:35 on Jan 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:35 on Jan 09,2020
# vlog -work work Teste.vwf.vt 
# -- Compiling module Teste_vlg_vec_tst
# 
# Top level modules:
# 	Teste_vlg_vec_tst
# End time: 19:47:35 on Jan 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Teste_vlg_vec_tst 
# Start time: 19:47:35 on Jan 09,2020
# Loading work.Teste_vlg_vec_tst
# Loading work.Teste
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : Teste.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /Teste_vlg_vec_tst
# End time: 19:47:35 on Jan 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
