Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 23 23:14:28 2025
| Host         : LAPTOP-7P8LB6PD running 64-bit major release  (build 9200)
| Command      : report_utilization -file soc_wrapper_utilization_placed.rpt -pb soc_wrapper_utilization_placed.pb
| Design       : soc_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 41915 |     0 |    230400 | 18.19 |
|   LUT as Logic             | 41765 |     0 |    230400 | 18.13 |
|   LUT as Memory            |   150 |     0 |    101760 |  0.15 |
|     LUT as Distributed RAM |    64 |     0 |           |       |
|     LUT as Shift Register  |    86 |     0 |           |       |
| CLB Registers              | 19964 |     0 |    460800 |  4.33 |
|   Register as Flip Flop    | 19963 |     0 |    460800 |  4.33 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    460800 | <0.01 |
| CARRY8                     |   596 |     0 |     28800 |  2.07 |
| F7 Muxes                   |  1775 |     0 |    115200 |  1.54 |
| F8 Muxes                   |   128 |     0 |     57600 |  0.22 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 68    |          Yes |         Set |            - |
| 19649 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7483 |     0 |     28800 | 25.98 |
|   CLBL                                     |  3743 |     0 |           |       |
|   CLBM                                     |  3740 |     0 |           |       |
| LUT as Logic                               | 41765 |     0 |    230400 | 18.13 |
|   using O5 output only                     |   107 |       |           |       |
|   using O6 output only                     | 35702 |       |           |       |
|   using O5 and O6                          |  5956 |       |           |       |
| LUT as Memory                              |   150 |     0 |    101760 |  0.15 |
|   LUT as Distributed RAM                   |    64 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    64 |       |           |       |
|   LUT as Shift Register                    |    86 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    52 |       |           |       |
|     using O5 and O6                        |    34 |       |           |       |
| CLB Registers                              | 19964 |     0 |    460800 |  4.33 |
|   Register driven from within the CLB      |  3903 |       |           |       |
|   Register driven from outside the CLB     | 16061 |       |           |       |
|     LUT in front of the register is unused |  6514 |       |           |       |
|     LUT in front of the register is used   |  9547 |       |           |       |
| Unique Control Sets                        |   503 |       |     57600 |  0.87 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   64 |     0 |       312 | 20.51 |
|   RAMB36/FIFO*    |   64 |     0 |       312 | 20.51 |
|     RAMB36E2 only |   64 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  162 |     0 |      1728 |  9.38 |
|   DSP48E2 only |  162 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    7 |     3 |       360 |  1.94 |
| HPIOB_M          |    2 |     1 |       144 |  1.39 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       144 |  0.69 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    2 |     0 |        24 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     1 |        24 |  8.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       544 |  0.92 |
|   BUFGCE             |    5 |     0 |       208 |  2.40 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| LUT6       | 22419 |                 CLB |
| FDRE       | 19649 |            Register |
| LUT3       |  9200 |                 CLB |
| LUT5       |  6786 |                 CLB |
| LUT4       |  6602 |                 CLB |
| LUT2       |  2648 |                 CLB |
| MUXF7      |  1775 |                 CLB |
| CARRY8     |   596 |                 CLB |
| FDCE       |   240 |            Register |
| DSP48E2    |   162 |          Arithmetic |
| MUXF8      |   128 |                 CLB |
| SRL16E     |   113 |                 CLB |
| RAMD32     |    96 |                 CLB |
| FDSE       |    68 |            Register |
| LUT1       |    66 |                 CLB |
| RAMB36E2   |    64 |           Block Ram |
| RAMS32     |    32 |                 CLB |
| SRLC16E    |     7 |                 CLB |
| FDPE       |     6 |            Register |
| BUFGCE     |     5 |               Clock |
| OBUF       |     4 |                 I/O |
| INBUF      |     3 |                 I/O |
| IBUFCTRL   |     3 |              Others |
| MMCME4_ADV |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
| AND2B1L    |     1 |              Others |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| soc_xbar_26                  |    1 |
| soc_xbar_12                  |    1 |
| soc_rst_clk_wiz_1_100M_2     |    1 |
| soc_microblaze_0_1           |    1 |
| soc_mdm_1_2                  |    1 |
| soc_lmb_bram_2               |    1 |
| soc_ilmb_v10_2               |    1 |
| soc_ilmb_bram_if_cntlr_2     |    1 |
| soc_hardware_accelerator_0_6 |    1 |
| soc_dlmb_v10_2               |    1 |
| soc_dlmb_bram_if_cntlr_2     |    1 |
| soc_clk_wiz_1_2              |    1 |
| soc_axi_uartlite_0_4         |    1 |
| soc_axi_intc_0_1             |    1 |
| soc_axi_bram_ctrl_0_bram_7   |    1 |
| soc_axi_bram_ctrl_0_8        |    1 |
+------------------------------+------+


