Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 30 19:53:55 2024
| Host         : LAPTOP-KN9N3SBV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ExecutionUnit_timing_summary_routed.rpt -rpx ExecutionUnit_timing_summary_routed.rpx
| Design       : ExecutionUnit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UD (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CU/CM01/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CM01/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CM01/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CM01/COUNT_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CU/CM10/COUNT_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CU/CM10/COUNT_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CU/CM10/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CU/CS01/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS01/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS01/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS01/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CU/CS10/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS10/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS10/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CU/CS10/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FD1/TEMP_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SSD/refresh_counter_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SSD/refresh_counter_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                   71        0.254        0.000                      0                   71        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.997        0.000                      0                   71        0.254        0.000                      0                   71        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.629ns (49.524%)  route 1.660ns (50.476%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.835     8.438    FD1/clear
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.678    14.435    FD1/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.629ns (49.524%)  route 1.660ns (50.476%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.835     8.438    FD1/clear
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.678    14.435    FD1/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.629ns (49.524%)  route 1.660ns (50.476%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.835     8.438    FD1/clear
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.678    14.435    FD1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.629ns (49.524%)  route 1.660ns (50.476%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.835     8.438    FD1/clear
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.678    14.435    FD1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.629ns (51.111%)  route 1.558ns (48.889%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.335    FD1/clear
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.629ns (51.111%)  route 1.558ns (48.889%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.335    FD1/clear
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.629ns (51.111%)  route 1.558ns (48.889%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.335    FD1/clear
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.629ns (51.111%)  route 1.558ns (48.889%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.335    FD1/clear
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.629ns (51.909%)  route 1.509ns (48.091%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.684     8.286    FD1/clear
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.629ns (51.909%)  route 1.509ns (48.091%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.627     5.148    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.825     6.430    FD1/COUNT_reg[3]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.554    FD1/geqOp_carry_i_3_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.104 r  FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    FD1/geqOp_carry_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    FD1/geqOp_carry__0_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.332    FD1/geqOp_carry__1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.603 r  FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.684     8.286    FD1/clear
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    FD1/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.678    14.410    FD1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    SSD/refresh_counter_reg_n_0_[2]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  SSD/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SSD/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    SSD/CLK_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  SSD/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    SSD/refresh_counter_reg_n_0_[6]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  SSD/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SSD/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  SSD/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    SSD/CLK_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  SSD/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    SSD/CLK_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  SSD/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    SSD/refresh_counter_reg_n_0_[10]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  SSD/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SSD/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  SSD/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    SSD/CLK_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  SSD/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    FD1/CLK_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  FD1/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FD1/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.133     1.742    FD1/COUNT_reg[14]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  FD1/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    FD1/COUNT_reg[12]_i_1_n_5
    SLICE_X62Y21         FDRE                                         r  FD1/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    FD1/CLK_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  FD1/COUNT_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    FD1/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    FD1/CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  FD1/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FD1/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.134     1.743    FD1/COUNT_reg[18]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  FD1/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    FD1/COUNT_reg[16]_i_1_n_5
    SLICE_X62Y22         FDRE                                         r  FD1/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    FD1/CLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  FD1/COUNT_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    FD1/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    FD1/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  FD1/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FD1/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.134     1.741    FD1/COUNT_reg[22]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  FD1/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    FD1/COUNT_reg[20]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  FD1/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    FD1/CLK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  FD1/COUNT_reg[22]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    FD1/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  FD1/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.134     1.745    FD1/COUNT_reg[6]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  FD1/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    FD1/COUNT_reg[4]_i_1_n_5
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    FD1/CLK_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  FD1/COUNT_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    FD1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    FD1/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FD1/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.744    FD1/COUNT_reg[10]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  FD1/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    FD1/COUNT_reg[8]_i_1_n_5
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.982    FD1/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  FD1/COUNT_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    FD1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 FD1/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FD1/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  FD1/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.134     1.746    FD1/COUNT_reg[2]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  FD1/COUNT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    FD1/COUNT_reg[0]_i_1_n_5
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     1.984    FD1/CLK_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  FD1/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    FD1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SSD/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    SSD/refresh_counter_reg_n_0_[2]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  SSD/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    SSD/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    SSD/CLK_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  SSD/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   FD1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   FD1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   FD1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FD1/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FD1/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FD1/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FD1/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   FD1/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   FD1/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   FD1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FD1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   FD1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FD1/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   FD1/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   FD1/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   FD1/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   FD1/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   FD1/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   FD1/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   FD1/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   FD1/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   FD1/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   FD1/COUNT_reg[25]/C



