- status: 0 - openlane design prep
  runtime_s: 2.53
  runtime_ts: 0h0m2s531ms
- status: 1 - synthesis - yosys
  runtime_s: 13.23
  runtime_ts: 0h0m13s233ms
- status: 2 - sta - openroad
  runtime_s: 1.1
  runtime_ts: 0h0m1s96ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s843ms
- status: 4 - io_place - openlane
  runtime_s: 0.54
  runtime_ts: 0h0m0s537ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s732ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s960ms
- status: 7 - global placement - openroad
  runtime_s: 9.36
  runtime_ts: 0h0m9s355ms
- status: 8 - sta - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s217ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.13
  runtime_ts: 0h0m2s133ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.95
  runtime_ts: 0h0m0s947ms
- status: 11 - sta - openroad
  runtime_s: 1.24
  runtime_ts: 0h0m1s238ms
- status: 12 - cts - openroad
  runtime_s: 44.91
  runtime_ts: 0h0m44s906ms
- status: 13 - sta - openroad
  runtime_s: 1.25
  runtime_ts: 0h0m1s254ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.72
  runtime_ts: 0h0m1s722ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 23.34
  runtime_ts: 0h0m23s335ms
- status: 16 - sta - openroad
  runtime_s: 1.3
  runtime_ts: 0h0m1s296ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 2.0
  runtime_ts: 0h0m1s999ms
- status: 18 - sta - openroad
  runtime_s: 1.3
  runtime_ts: 0h0m1s296ms
- status: 20 - write verilog - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s731ms
- status: 21 - sta - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s312ms
- status: 21 - global routing - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s312ms
- status: 22 - fill insertion - openroad
  runtime_s: 1.2
  runtime_ts: 0h0m1s197ms
- status: 23 - detailed_routing - openroad
  runtime_s: 440.64
  runtime_ts: 0h7m20s637ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.77
  runtime_ts: 0h0m0s765ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 2.46
  runtime_ts: 0h0m2s459ms
- status: 26 - sta - openroad
  runtime_s: 12.89
  runtime_ts: 0h0m12s890ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 2.46
  runtime_ts: 0h0m2s456ms
- status: 28 - sta - openroad
  runtime_s: 13.86
  runtime_ts: 0h0m13s862ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 2.45
  runtime_ts: 0h0m2s451ms
- status: 30 - sta - openroad
  runtime_s: 13.62
  runtime_ts: 0h0m13s621ms
- status: 31 - sta - openroad
  runtime_s: 4.06
  runtime_ts: 0h0m4s64ms
- status: 32 - ir drop report - openroad
  runtime_s: 1.45
  runtime_ts: 0h0m1s445ms
- status: 33 - gdsii - magic
  runtime_s: 15.29
  runtime_ts: 0h0m15s285ms
- status: 34 - gdsii - klayout
  runtime_s: 1.34
  runtime_ts: 0h0m1s345ms
- status: 35 - xor - klayout
  runtime_s: 12.3
  runtime_ts: 0h0m12s298ms
- status: 36 - spice extraction - magic
  runtime_s: 16.32
  runtime_ts: 0h0m16s324ms
- status: 38 - write verilog - openroad
  runtime_s: 1.18
  runtime_ts: 0h0m1s181ms
- status: 38 - write powered verilog - openlane
  runtime_s: 1.33
  runtime_ts: 0h0m1s332ms
- status: 39 - lvs - netgen
  runtime_s: 1.63
  runtime_ts: 0h0m1s631ms
- status: 40 - drc - magic
  runtime_s: 67.76
  runtime_ts: 0h1m7s762ms
- status: 41 - antenna check - openroad
  runtime_s: 1.34
  runtime_ts: 0h0m1s340ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.45
  runtime_ts: 0h0m0s446ms
---
- status: routed
  runtime_s: 561.0
  runtime_ts: 0h9m21s0ms
- status: flow completed
  runtime_s: 736.0
  runtime_ts: 0h12m16s0ms
