\hypertarget{structRswdt}{}\section{Rswdt Struct Reference}
\label{structRswdt}\index{Rswdt@{Rswdt}}


\mbox{\hyperlink{structRswdt}{Rswdt}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+rswdt.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structRswdt_ada77f6d1aaee3447397c1a11d514c118}\label{structRswdt_ada77f6d1aaee3447397c1a11d514c118}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structRswdt_ada77f6d1aaee3447397c1a11d514c118}{R\+S\+W\+D\+T\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRswdt}{Rswdt}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRswdt_a72816692da9d06219e8df3fad4dc517d}\label{structRswdt_a72816692da9d06219e8df3fad4dc517d}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRswdt_a72816692da9d06219e8df3fad4dc517d}{R\+S\+W\+D\+T\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRswdt}{Rswdt}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRswdt_a031e44c611ad614ea224c82e099b4708}\label{structRswdt_a031e44c611ad614ea224c82e099b4708}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRswdt_a031e44c611ad614ea224c82e099b4708}{R\+S\+W\+D\+T\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRswdt}{Rswdt}} Offset\+: 0x08) Status Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structRswdt}{Rswdt}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+rswdt.\+h\end{DoxyCompactItemize}
