

================================================================
== Vitis HLS Report for 'cipher'
================================================================
* Date:           Fri Aug 29 16:37:30 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_eval
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_159   |cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2   |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_cipher_Pipeline_VITIS_LOOP_136_1_fu_167                  |cipher_Pipeline_VITIS_LOOP_136_1                  |      173|      173|  1.730 us|  1.730 us|  173|  173|       no|
        |grp_cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2_fu_177   |cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2   |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22_fu_185  |cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      360|     1929|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      474|    -|
|Register             |        -|     -|       87|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      447|     2403|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |grp_cipher_Pipeline_VITIS_LOOP_136_1_fu_167                  |cipher_Pipeline_VITIS_LOOP_136_1                  |        0|   0|  292|  1436|    0|
    |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_159   |cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2   |        0|   0|   18|   151|    0|
    |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22_fu_185  |cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22  |        0|   0|   18|   166|    0|
    |grp_cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2_fu_177   |cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2   |        0|   0|   32|   176|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        0|   0|  360|  1929|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |RoundKey_address0  |  20|          4|    8|         32|
    |RoundKey_ce0       |  20|          4|    1|          4|
    |RoundKey_ce1       |   9|          2|    1|          2|
    |ap_NS_fsm          |  97|         20|    1|         20|
    |state_address0     |  65|         16|    4|         64|
    |state_address1     |  65|         16|    4|         64|
    |state_ce0          |  31|          6|    1|          6|
    |state_ce1          |  31|          6|    1|          6|
    |state_d0           |  54|         10|    8|         80|
    |state_d1           |  37|          7|    8|         56|
    |state_we0          |  31|          6|    1|          6|
    |state_we1          |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 474|        100|   39|        343|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  19|   0|   19|          0|
    |grp_cipher_Pipeline_VITIS_LOOP_136_1_fu_167_ap_start_reg                  |   1|   0|    1|          0|
    |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |grp_cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_159_ap_start_reg   |   1|   0|    1|          0|
    |grp_cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2_fu_177_ap_start_reg   |   1|   0|    1|          0|
    |reg_193                                                                   |   8|   0|    8|          0|
    |reg_198                                                                   |   8|   0|    8|          0|
    |state_load_10_reg_288                                                     |   8|   0|    8|          0|
    |state_load_4_reg_233                                                      |   8|   0|    8|          0|
    |state_load_6_reg_253                                                      |   8|   0|    8|          0|
    |state_load_8_reg_273                                                      |   8|   0|    8|          0|
    |temp_4_reg_248                                                            |   8|   0|    8|          0|
    |temp_5_reg_268                                                            |   8|   0|    8|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  87|   0|   87|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        cipher|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        cipher|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        cipher|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        cipher|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        cipher|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        cipher|  return value|
|state_address0     |  out|    4|   ap_memory|         state|         array|
|state_ce0          |  out|    1|   ap_memory|         state|         array|
|state_we0          |  out|    1|   ap_memory|         state|         array|
|state_d0           |  out|    8|   ap_memory|         state|         array|
|state_q0           |   in|    8|   ap_memory|         state|         array|
|state_address1     |  out|    4|   ap_memory|         state|         array|
|state_ce1          |  out|    1|   ap_memory|         state|         array|
|state_we1          |  out|    1|   ap_memory|         state|         array|
|state_d1           |  out|    8|   ap_memory|         state|         array|
|state_q1           |   in|    8|   ap_memory|         state|         array|
|RoundKey_address0  |  out|    8|   ap_memory|      RoundKey|         array|
|RoundKey_ce0       |  out|    1|   ap_memory|      RoundKey|         array|
|RoundKey_q0        |   in|    8|   ap_memory|      RoundKey|         array|
|RoundKey_address1  |  out|    8|   ap_memory|      RoundKey|         array|
|RoundKey_ce1       |  out|    1|   ap_memory|      RoundKey|         array|
|RoundKey_q1        |   in|    8|   ap_memory|      RoundKey|         array|
+-------------------+-----+-----+------------+--------------+--------------+

