module dff_en_2seg
	( 
	input wire clk, reset, 
	input wire en, 
	input wire d, 
	output reg q
	);

	// Signal Declaration
	reg r_reg, r next;
	
	// body
	
	/* - DFF Logic Begin - */
	always @(posedge clk, posedge reset)
		 if (reset)
			r_reg <= 1'b0;
		else
			r_reg <= r_next;
	/* - DFF Logic End - */

	/* - Next-state Enable Logic Begin - */
	always @*
		if (en)
			r_next = d;
		else
			r_next = r_reg;
	/* - Next-state Enable Logic End - */

	// output logic
	always @*
		q <= r_reg;
		
endmodule
