Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 26 12:49:25 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mopshub_board_v2_wrapper_timing_summary_routed.rpt -pb mopshub_board_v2_wrapper_timing_summary_routed.pb -rpx mopshub_board_v2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mopshub_board_v2_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (21)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: shift_clk_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.899     -201.288                    258                54516        0.049        0.000                      0                54500        0.000        0.000                       0                 20077  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_ext_clk_p                                                                               {0.000 6.250}        12.500          80.000          
  clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                   {0.000 12.500}       25.000          40.000          
  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 3.125}        6.250           160.000         
  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
  clkfbout_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
clk_sys                                                                                     {0.000 12.500}       25.000          40.000          
  clk_40_mopshub_board_v2_clk_wiz_s_0                                                       {0.000 12.500}       25.000          40.000          
    clk_100_mopshub_board_v2_clk_wiz_0_0                                                    {0.000 5.000}        10.000          100.000         
    clkfbout_mopshub_board_v2_clk_wiz_0_0                                                   {0.000 12.500}       25.000          40.000          
  clk_m_mopshub_board_v2_clk_wiz_s_0                                                        {0.000 6.250}        12.500          80.000          
  clk_uart_mopshub_board_v2_clk_wiz_s_0                                                     {0.000 43.382}       86.765          11.525          
  clkfbout_mopshub_board_v2_clk_wiz_s_0                                                     {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ext_clk_p                                                                                                                                                                                                                                 3.250        0.000                       0                     1  
  clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                        15.348        0.000                      0                 3598        0.105        0.000                      0                 3598       12.000        0.000                       0                   546  
  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0                                                          4.712        0.000                      0                    8        0.121        0.000                      0                    8        2.625        0.000                       0                    13  
  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0                                                         10.920        0.000                      0                    8        0.121        0.000                      0                    8        5.750        0.000                       0                    12  
  clkfbout_mopshub_board_v2_clk_wiz_s1_0                                                                                                                                                                                                     10.908        0.000                       0                     3  
clk_sys                                                                                                                                                                                                                                       7.500        0.000                       0                     1  
  clk_40_mopshub_board_v2_clk_wiz_s_0                                                             3.754        0.000                      0                46042        0.049        0.000                      0                46042        7.500        0.000                       0                 18236  
    clk_100_mopshub_board_v2_clk_wiz_0_0                                                          1.665        0.000                      0                 2089        0.083        0.000                      0                 2089        0.000        0.000                       0                   582  
    clkfbout_mopshub_board_v2_clk_wiz_0_0                                                                                                                                                                                                    23.751        0.000                       0                     2  
  clk_m_mopshub_board_v2_clk_wiz_s_0                                                                                                                                                                                                         10.908        0.000                       0                     3  
  clk_uart_mopshub_board_v2_clk_wiz_s_0                                                          81.820        0.000                      0                  431        0.062        0.000                      0                  431       42.882        0.000                       0                   188  
  clkfbout_mopshub_board_v2_clk_wiz_s_0                                                                                                                                                                                                      23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.046        0.000                      0                  933        0.094        0.000                      0                  933       15.370        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                          17.726        0.000                      0                  131        0.090        0.000                      0                  131  
clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                     clk_40_mopshub_board_v2_clk_wiz_s_0                                                              20.863        0.000                      0                  101        0.075        0.000                      0                  101  
clk_100_mopshub_board_v2_clk_wiz_0_0                                                        clk_40_mopshub_board_v2_clk_wiz_s_0                                                              -0.547       -5.995                     14                   14        1.305        0.000                      0                   14  
clk_uart_mopshub_board_v2_clk_wiz_s_0                                                       clk_40_mopshub_board_v2_clk_wiz_s_0                                                              -0.651      -21.898                     41                   41        0.059        0.000                      0                   41  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_40_mopshub_board_v2_clk_wiz_s_0                                                              32.019        0.000                      0                    8                                                                        
clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_uart_mopshub_board_v2_clk_wiz_s_0                                                            -1.899     -173.396                    203                  203        0.061        0.000                      0                  203  
clk_40_mopshub_board_v2_clk_wiz_s_0                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.833        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_40_mopshub_board_v2_clk_wiz_s_0                                                              16.171        0.000                      0                  905        0.256        0.000                      0                  905  
**async_default**                                                                           clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                          18.215        0.000                      0                   11        2.463        0.000                      0                   11  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.958        0.000                      0                  100        0.330        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_clk_p
  To Clock:  clk_ext_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_clk_p
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_ext_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 0.507ns (5.671%)  route 8.433ns (94.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 23.293 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.396    -1.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X93Y131        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.951 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.070     1.119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/wrst_n_1
    SLICE_X120Y127       LUT5 (Prop_lut5_I4_O)        0.128     1.247 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/mem_reg_4_0_i_2__0/O
                         net (fo=21, routed)          6.363     7.610    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_1
    RAMB36_X4Y28         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.321    23.293    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X4Y28         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_7/CLKBWRCLK
                         clock pessimism              0.309    23.602    
                         clock uncertainty           -0.094    23.508    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550    22.958    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_7
  -------------------------------------------------------------------
                         required time                         22.958    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.775ns (9.040%)  route 7.798ns (90.960%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 23.368 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.396    -1.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X93Y131        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.951 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.070     1.119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/wrst_n_1
    SLICE_X120Y127       LUT5 (Prop_lut5_I4_O)        0.128     1.247 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/mem_reg_4_0_i_2__0/O
                         net (fo=21, routed)          4.520     5.767    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_1
    SLICE_X124Y162       LUT3 (Prop_lut3_I2_O)        0.268     6.035 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_ENBWREN_cooolgate_en_gate_146/O
                         net (fo=1, routed)           1.209     7.243    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_ENBWREN_cooolgate_en_sig_78
    RAMB36_X8Y33         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.397    23.368    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X8Y33         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0/CLKBWRCLK
                         clock pessimism              0.303    23.671    
                         clock uncertainty           -0.094    23.577    
    RAMB36_X8Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    23.190    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 0.379ns (4.576%)  route 7.903ns (95.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.372    -1.354    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y122        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.379    -0.975 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/Q
                         net (fo=20, routed)          7.903     6.928    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/ADDRARDADDR[12]
    RAMB36_X5Y36         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y36         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8/CLKARDCLK
                         clock pessimism              0.303    23.583    
                         clock uncertainty           -0.094    23.489    
    RAMB36_X5Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    22.999    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.084ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 0.379ns (4.495%)  route 8.052ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.378    -1.348    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.379    -0.969 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/Q
                         net (fo=24, routed)          8.052     7.083    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_2_0[0]
    RAMB36_X6Y15         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.470    23.441    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y15         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/CLKARDCLK
                         clock pessimism              0.309    23.750    
                         clock uncertainty           -0.094    23.656    
    RAMB36_X6Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.490    23.166    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4
  -------------------------------------------------------------------
                         required time                         23.166    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 16.084    

Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.795ns (9.743%)  route 7.365ns (90.257%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 23.299 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.396    -1.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X93Y131        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.951 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.070     1.119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/wrst_n_1
    SLICE_X120Y127       LUT5 (Prop_lut5_I4_O)        0.128     1.247 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/mem_reg_4_0_i_2__0/O
                         net (fo=21, routed)          4.520     5.767    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_1
    SLICE_X124Y162       LUT3 (Prop_lut3_I2_O)        0.288     6.055 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4_ENBWREN_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.775     6.830    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4_ENBWREN_cooolgate_en_sig_82
    RAMB36_X6Y32         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.328    23.299    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y32         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4/CLKBWRCLK
                         clock pessimism              0.303    23.602    
                         clock uncertainty           -0.094    23.508    
    RAMB36_X6Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    22.962    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_4
  -------------------------------------------------------------------
                         required time                         22.962    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.241ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.379ns (4.582%)  route 7.892ns (95.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.378    -1.348    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.379    -0.969 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[0]_rep/Q
                         net (fo=24, routed)          7.892     6.923    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_2_0[0]
    RAMB36_X6Y14         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.468    23.439    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y14         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/CLKARDCLK
                         clock pessimism              0.309    23.748    
                         clock uncertainty           -0.094    23.654    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.490    23.164    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4
  -------------------------------------------------------------------
                         required time                         23.164    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 16.241    

Slack (MET) :             16.358ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_8/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 0.379ns (4.744%)  route 7.610ns (95.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 23.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.372    -1.354    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y122        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.379    -0.975 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[12]_rep/Q
                         net (fo=20, routed)          7.610     6.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/ADDRARDADDR[12]
    RAMB36_X5Y35         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_8/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.303    23.274    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y35         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_8/CLKARDCLK
                         clock pessimism              0.303    23.577    
                         clock uncertainty           -0.094    23.483    
    RAMB36_X5Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    22.993    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_8
  -------------------------------------------------------------------
                         required time                         22.993    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 16.358    

Slack (MET) :             16.466ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.379ns (4.709%)  route 7.669ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.378    -1.348    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.379    -0.969 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/Q
                         net (fo=24, routed)          7.669     6.700    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_2_0[4]
    RAMB36_X6Y15         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.470    23.441    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y15         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4/CLKARDCLK
                         clock pessimism              0.309    23.750    
                         clock uncertainty           -0.094    23.656    
    RAMB36_X6Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    23.166    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4
  -------------------------------------------------------------------
                         required time                         23.166    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 16.466    

Slack (MET) :             16.757ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 0.379ns (4.887%)  route 7.376ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.378    -1.348    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X87Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.379    -0.969 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]_rep/Q
                         net (fo=24, routed)          7.376     6.407    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_2_0[4]
    RAMB36_X6Y14         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.468    23.439    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y14         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4/CLKARDCLK
                         clock pessimism              0.309    23.748    
                         clock uncertainty           -0.094    23.654    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    23.164    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_4
  -------------------------------------------------------------------
                         required time                         23.164    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 16.757    

Slack (MET) :             16.785ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 0.775ns (10.239%)  route 6.794ns (89.761%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 23.360 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.396    -1.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X93Y131        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.951 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.070     1.119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/wrst_n_1
    SLICE_X120Y127       LUT5 (Prop_lut5_I4_O)        0.128     1.247 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/mem_reg_4_0_i_2__0/O
                         net (fo=21, routed)          3.684     4.931    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_0_1
    SLICE_X140Y167       LUT3 (Prop_lut3_I2_O)        0.268     5.199 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3_ENBWREN_cooolgate_en_gate_152/O
                         net (fo=1, routed)           1.040     6.239    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3_ENBWREN_cooolgate_en_sig_81
    RAMB36_X8Y35         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.389    23.360    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X8Y35         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/CLKBWRCLK
                         clock pessimism              0.303    23.663    
                         clock uncertainty           -0.094    23.569    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    23.023    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3
  -------------------------------------------------------------------
                         required time                         23.023    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 16.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.584    -0.580    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X129Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/Q
                         net (fo=1, routed)           0.053    -0.386    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/Q[0]
    SLICE_X128Y128       LUT4 (Prop_lut4_I1_O)        0.045    -0.341 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r[0]_i_1_n_0
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                         clock pessimism              0.415    -0.567    
    SLICE_X128Y128       FDRE (Hold_fdre_C_D)         0.121    -0.446    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.810    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1[0]
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.991ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.575    -0.589    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X97Y132        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/Q
                         net (fo=11, routed)          0.102    -0.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/p_0_in
    SLICE_X96Y132        LUT5 (Prop_lut5_I0_O)        0.045    -0.301 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1_n_0
    SLICE_X96Y132        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.844    -0.991    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X96Y132        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                         clock pessimism              0.415    -0.576    
    SLICE_X96Y132        FDRE (Hold_fdre_C_D)         0.121    -0.455    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.584    -0.580    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y127       FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.329    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[4]
    SLICE_X129Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X129Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/C
                         clock pessimism              0.416    -0.566    
    SLICE_X129Y128       FDRE (Hold_fdre_C_D)         0.070    -0.496    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.585    -0.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y129       FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.327    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[2]
    SLICE_X126Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X126Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[2]/C
                         clock pessimism              0.416    -0.566    
    SLICE_X126Y128       FDRE (Hold_fdre_C_D)         0.070    -0.496    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.584    -0.580    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y127       FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.329    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[6]
    SLICE_X129Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X129Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/C
                         clock pessimism              0.416    -0.566    
    SLICE_X129Y128       FDRE (Hold_fdre_C_D)         0.066    -0.500    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.584    -0.580    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y128       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y128       FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.320    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[5]
    SLICE_X126Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X126Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/C
                         clock pessimism              0.415    -0.567    
    SLICE_X126Y128       FDRE (Hold_fdre_C_D)         0.075    -0.492    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.582    -0.582    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X114Y122       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.329    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[1]
    SLICE_X114Y122       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.850    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X114Y122       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism              0.403    -0.582    
    SLICE_X114Y122       FDRE (Hold_fdre_C_D)         0.070    -0.512    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.988ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.579    -0.585    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X110Y123       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.332    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[4]
    SLICE_X110Y123       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.847    -0.988    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X110Y123       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/C
                         clock pessimism              0.403    -0.585    
    SLICE_X110Y123       FDRE (Hold_fdre_C_D)         0.070    -0.515    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.585    -0.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X114Y131       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.326    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[16]
    SLICE_X114Y131       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X114Y131       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[16]/C
                         clock pessimism              0.402    -0.579    
    SLICE_X114Y131       FDRE (Hold_fdre_C_D)         0.070    -0.509    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y31     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y15     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X4Y36     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X2Y31     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X8Y17     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X7Y23     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_2_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X8Y27     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X7Y37     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X5Y28     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X4Y13     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y121    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X94Y122    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y122    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y121    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y121    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y122    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y122    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y121    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X121Y124   mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X120Y125   mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y119    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[11]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[11]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y136   mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[14]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y136   mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[14]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y136   mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[14]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[14]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[14]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.924%)  route 0.446ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 3.145 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.446    -1.538    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.452     3.145    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.227     3.372    
                         clock uncertainty           -0.073     3.298    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     3.173    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.373%)  route 0.493ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.493    -1.522    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.208     3.605    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.747%)  route 0.466ns (57.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.466    -1.549    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.207     3.606    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.242%)  route 0.497ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.497    -1.487    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.024     3.789    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.488    -1.496    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.027     3.786    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.727    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.181     3.632    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.897    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.209     3.604    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.840    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.032     3.781    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.819    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.834    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.771    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -0.998    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.677    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -0.939    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.371%)  route 0.226ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.226    -0.647    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -0.937    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.205    -0.669    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.859%)  route 0.210ns (62.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.677    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.043%)  route 0.227ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.227    -0.660    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         6.250       4.658      BUFHCE_X0Y26     mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v2_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v2_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.379ns (44.427%)  route 0.474ns (55.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 9.395 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.474    -1.505    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.452     9.395    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.227     9.622    
                         clock uncertainty           -0.082     9.540    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     9.415    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.183%)  route 0.458ns (56.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.458    -1.553    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.207     9.852    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                 11.405    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.064%)  route 0.522ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.522    -1.458    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.027    10.032    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.367    -1.643    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.208     9.851    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.528ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.741%)  route 0.487ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.487    -1.492    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.024    10.035    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                 11.528    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.722    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.181     9.878    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.892    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.209     9.850    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.835    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.032    10.027    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 11.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.818    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.075    -0.939    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.833    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.770    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.017    -0.997    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.197    -0.675    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.078    -0.936    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.936    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.230    -0.643    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.076    -0.938    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.105%)  route 0.162ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.724    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.141%)  route 0.191ns (59.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.191    -0.695    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.307%)  route 0.227ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.227    -0.646    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         12.500      10.908     BUFGCTRL_X0Y1    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         12.500      10.908     BUFHCE_X0Y25     mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         12.500      11.029     OLOGIC_X1Y134    mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         12.500      10.908     BUFGCTRL_X0Y6    mopshub_board_v2_i/clk_wiz_s1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.599ns (7.020%)  route 7.934ns (92.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 11.333 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.348     5.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     6.020 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__11/O
                         net (fo=125, routed)         1.182     7.203    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X18Y172        LUT2 (Prop_lut2_I0_O)        0.115     7.318 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__81/O
                         net (fo=1, routed)           0.403     7.721    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.359    11.333    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.728    
                         clock uncertainty           -0.087    11.642    
    SLICE_X18Y175        FDRE (Setup_fdre_C_D)       -0.167    11.475    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.799ns (9.831%)  route 7.329ns (90.169%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 11.336 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         4.371     3.938    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X49Y200        LUT6 (Prop_lut6_I0_O)        0.105     4.043 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__94/O
                         net (fo=2, routed)           0.597     4.640    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X47Y201        LUT2 (Prop_lut2_I0_O)        0.105     4.745 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.648     5.393    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X48Y209        LUT6 (Prop_lut6_I0_O)        0.105     5.498 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          1.712     7.211    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X36Y197        LUT3 (Prop_lut3_I1_O)        0.105     7.316 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/edged_i_1__2/O
                         net (fo=1, routed)           0.000     7.316    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X36Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.362    11.336    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X36Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.731    
                         clock uncertainty           -0.087    11.645    
    SLICE_X36Y197        FDRE (Setup_fdre_C_D)        0.076    11.721    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 0.799ns (9.726%)  route 7.416ns (90.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 11.512 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         5.826     5.394    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X16Y201        LUT6 (Prop_lut6_I0_O)        0.105     5.499 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__92/O
                         net (fo=2, routed)           0.628     6.127    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X17Y206        LUT2 (Prop_lut2_I0_O)        0.105     6.232 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__1/O
                         net (fo=3, routed)           0.443     6.675    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X16Y208        LUT6 (Prop_lut6_I0_O)        0.105     6.780 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/edged_i_3__7/O
                         net (fo=33, routed)          0.517     7.298    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X14Y211        LUT4 (Prop_lut4_I1_O)        0.105     7.403 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__5/O
                         net (fo=1, routed)           0.000     7.403    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__5_n_0
    SLICE_X14Y211        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.538    11.512    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X14Y211        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.336    11.848    
                         clock uncertainty           -0.087    11.761    
    SLICE_X14Y211        FDRE (Setup_fdre_C_D)        0.080    11.841    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 0.799ns (9.753%)  route 7.393ns (90.247%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 11.512 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         5.826     5.394    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X16Y201        LUT6 (Prop_lut6_I0_O)        0.105     5.499 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__92/O
                         net (fo=2, routed)           0.628     6.127    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X17Y206        LUT2 (Prop_lut2_I0_O)        0.105     6.232 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__1/O
                         net (fo=3, routed)           0.443     6.675    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X16Y208        LUT6 (Prop_lut6_I0_O)        0.105     6.780 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/edged_i_3__7/O
                         net (fo=33, routed)          0.495     7.276    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X14Y211        LUT3 (Prop_lut3_I1_O)        0.105     7.381 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/edged_i_1__10/O
                         net (fo=1, routed)           0.000     7.381    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X14Y211        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.538    11.512    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X14Y211        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.336    11.848    
                         clock uncertainty           -0.087    11.761    
    SLICE_X14Y211        FDRE (Setup_fdre_C_D)        0.076    11.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.592ns (7.811%)  route 6.987ns (92.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 11.515 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         5.840     5.408    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X16Y201        LUT6 (Prop_lut6_I0_O)        0.105     5.513 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__12/O
                         net (fo=125, routed)         0.715     6.228    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X17Y206        LUT2 (Prop_lut2_I0_O)        0.108     6.336 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__75/O
                         net (fo=1, routed)           0.432     6.767    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X16Y206        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.541    11.515    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X16Y206        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.336    11.851    
                         clock uncertainty           -0.087    11.764    
    SLICE_X16Y206        FDRE (Setup_fdre_C_D)       -0.178    11.586    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 0.589ns (7.798%)  route 6.964ns (92.202%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 11.333 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.348     5.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     6.020 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__11/O
                         net (fo=125, routed)         0.616     6.636    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.105     6.741 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__9/O
                         net (fo=1, routed)           0.000     6.741    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/enable_i_reg_0
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.359    11.333    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.728    
                         clock uncertainty           -0.087    11.642    
    SLICE_X18Y175        FDRE (Setup_fdre_C_D)        0.080    11.722    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.589ns (7.806%)  route 6.957ns (92.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 11.333 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.348     5.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     6.020 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__11/O
                         net (fo=125, routed)         0.609     6.629    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X18Y175        LUT2 (Prop_lut2_I0_O)        0.105     6.734 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__82/O
                         net (fo=1, routed)           0.000     6.734    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/edged_reg_0
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.359    11.333    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.728    
                         clock uncertainty           -0.087    11.642    
    SLICE_X18Y175        FDRE (Setup_fdre_C_D)        0.076    11.718    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.589ns (7.806%)  route 6.957ns (92.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 11.333 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.348     5.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     6.020 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__11/O
                         net (fo=125, routed)         0.609     6.629    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X18Y175        LUT5 (Prop_lut5_I3_O)        0.105     6.734 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__50/O
                         net (fo=1, routed)           0.000     6.734    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg_0
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.359    11.333    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X18Y175        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.728    
                         clock uncertainty           -0.087    11.642    
    SLICE_X18Y175        FDRE (Setup_fdre_C_D)        0.110    11.752    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.799ns (10.646%)  route 6.706ns (89.354%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 11.336 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         4.371     3.938    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X49Y200        LUT6 (Prop_lut6_I0_O)        0.105     4.043 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__94/O
                         net (fo=2, routed)           0.597     4.640    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X47Y201        LUT2 (Prop_lut2_I0_O)        0.105     4.745 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.648     5.393    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X48Y209        LUT6 (Prop_lut6_I0_O)        0.105     5.498 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          1.090     6.588    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X36Y197        LUT4 (Prop_lut4_I1_O)        0.105     6.693 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1/O
                         net (fo=1, routed)           0.000     6.693    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1_n_0
    SLICE_X36Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.362    11.336    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X36Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.395    11.731    
                         clock uncertainty           -0.087    11.645    
    SLICE_X36Y197        FDRE (Setup_fdre_C_D)        0.080    11.725    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.589ns (8.010%)  route 6.765ns (91.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 11.515 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         5.840     5.408    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X16Y201        LUT6 (Prop_lut6_I0_O)        0.105     5.513 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__12/O
                         net (fo=125, routed)         0.924     6.437    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X16Y206        LUT2 (Prop_lut2_I0_O)        0.105     6.542 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__76/O
                         net (fo=1, routed)           0.000     6.542    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/edged_reg_0
    SLICE_X16Y206        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.541    11.515    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X16Y206        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.336    11.851    
                         clock uncertainty           -0.087    11.764    
    SLICE_X16Y206        FDRE (Setup_fdre_C_D)        0.076    11.840    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  5.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.138%)  route 0.146ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.587    -0.715    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  <hidden>
                         net (fo=1, routed)           0.146    -0.428    <hidden>
    RAMB18_X2Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.896    -0.919    <hidden>
    RAMB18_X2Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.259    -0.660    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.477    <hidden>
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.688    -0.613    <hidden>
    SLICE_X22Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  <hidden>
                         net (fo=1, routed)           0.103    -0.347    <hidden>
    RAMB18_X1Y34         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.004    -0.811    <hidden>
    RAMB18_X1Y34         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.255    -0.557    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.402    <hidden>
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.812%)  route 0.141ns (43.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.712    -0.590    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[6].reg_i/clk_40
    SLICE_X15Y200        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y200        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.141    -0.307    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[14].reg_i/q_out_6
    SLICE_X15Y199        LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[14].reg_i/q_i_i_1__1957/O
                         net (fo=1, routed)           0.000    -0.262    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_i_reg_1
    SLICE_X15Y199        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.896    -0.920    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/clk_40
    SLICE_X15Y199        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_i_reg/C
                         clock pessimism              0.509    -0.411    
    SLICE_X15Y199        FDRE (Hold_fdre_C_D)         0.092    -0.319    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.386ns (83.190%)  route 0.078ns (16.810%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.592    -0.710    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/clk_40
    SLICE_X104Y149       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/Q
                         net (fo=4, routed)           0.077    -0.469    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/Q[0]
    SLICE_X104Y149       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.300 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.299    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry_n_0
    SLICE_X104Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.246 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.246    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter__0[4]
    SLICE_X104Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.857    -0.959    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/clk_40
    SLICE_X104Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[4]/C
                         clock pessimism              0.514    -0.445    
    SLICE_X104Y150       FDRE (Hold_fdre_C_D)         0.134    -0.311    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[80].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.204%)  route 0.216ns (50.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.560    -0.742    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[80].reg_i/clk_40
    SLICE_X84Y189        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[80].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y189        FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[80].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.216    -0.362    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/IOControl/tarbit2/q_i_80
    SLICE_X83Y192        LUT5 (Prop_lut5_I0_O)        0.045    -0.317 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/IOControl/tarbit2/q_i_i_1__1100/O
                         net (fo=1, routed)           0.000    -0.317    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/q_i_reg_1
    SLICE_X83Y192        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.830    -0.986    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/clk_40
    SLICE_X83Y192        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/q_i_reg/C
                         clock pessimism              0.509    -0.477    
    SLICE_X83Y192        FDRE (Hold_fdre_C_D)         0.091    -0.386    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[81].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit1/register_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.227ns (51.042%)  route 0.218ns (48.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit1/clk_40
    SLICE_X85Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit1/register_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit1/register_i_reg[6]/Q
                         net (fo=4, routed)           0.218    -0.393    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit2/q_i_reg_12[1]
    SLICE_X81Y148        LUT5 (Prop_lut5_I4_O)        0.099    -0.294 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/tarbit2/q_i_i_1__1709/O
                         net (fo=1, routed)           0.000    -0.294    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/q_i_reg_1
    SLICE_X81Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.840    -0.976    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/clk_40
    SLICE_X81Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/q_i_reg/C
                         clock pessimism              0.514    -0.462    
    SLICE_X81Y148        FDRE (Hold_fdre_C_D)         0.092    -0.370    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/transhift/genblk1[72].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.753%)  route 0.249ns (57.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.561    -0.741    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/clk_40
    SLICE_X85Y192        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.249    -0.351    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/q_i_7
    SLICE_X79Y192        LUT3 (Prop_lut3_I0_O)        0.045    -0.306 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[7].reg_i/q_i_i_1__1171/O
                         net (fo=1, routed)           0.000    -0.306    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/q_i_reg_2
    SLICE_X79Y192        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.831    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/clk_40
    SLICE_X79Y192        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/q_i_reg/C
                         clock pessimism              0.509    -0.475    
    SLICE_X79Y192        FDRE (Hold_fdre_C_D)         0.092    -0.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/genblk1[8].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[38].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.708    -0.594    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[38].reg_i/clk_40
    SLICE_X21Y203        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[38].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y203        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[38].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.188    -0.265    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[15]_0[6]
    SLICE_X21Y199        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.893    -0.923    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/clk_40
    SLICE_X21Y199        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[6]/C
                         clock pessimism              0.509    -0.414    
    SLICE_X21Y199        FDRE (Hold_fdre_C_D)         0.072    -0.342    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.399ns (83.648%)  route 0.078ns (16.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.592    -0.710    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/clk_40
    SLICE_X104Y149       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[0]/Q
                         net (fo=4, routed)           0.077    -0.469    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/Q[0]
    SLICE_X104Y149       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.300 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.299    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry_n_0
    SLICE_X104Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.233 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.233    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter__0[6]
    SLICE_X104Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.857    -0.959    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/clk_40
    SLICE_X104Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[6]/C
                         clock pessimism              0.514    -0.445    
    SLICE_X104Y150       FDRE (Hold_fdre_C_D)         0.134    -0.311    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/FaultConfinement/tec_count/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mux16_1_16bit/data_out_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/b4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.793%)  route 0.270ns (62.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.570    -0.732    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mux16_1_16bit/clk_40
    SLICE_X76Y152        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mux16_1_16bit/data_out_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.568 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mux16_1_16bit/data_out_r_reg[7]/Q
                         net (fo=4, routed)           0.270    -0.298    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/id_reg[10]_1[7]
    SLICE_X75Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/b4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/clk_40
    SLICE_X75Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/b4_reg[7]/C
                         clock pessimism              0.514    -0.455    
    SLICE_X75Y143        FDRE (Hold_fdre_C_D)         0.078    -0.377    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/rec_data_buf0/b4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X2Y42     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X2Y42     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y34     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y34     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y31     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y15     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X4Y36     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X2Y31     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X8Y17     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y92     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y92     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y92     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y92     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y93     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y93     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y93     <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X40Y93     <hidden>
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X70Y103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 4.018ns (49.496%)  route 4.100ns (50.504%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.959     6.674    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X23Y114        LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.253     8.033    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA0
    SLICE_X36Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     8.152 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.316     8.468    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.271     8.739 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.732     9.471    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.288     9.759 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.252    10.010    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I5_O)        0.283    10.293 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.588    10.881    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X43Y123        LUT5 (Prop_lut5_I1_O)        0.105    10.986 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.986    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.443 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.708 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.708    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[5]
    SLICE_X43Y124        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.287    12.780    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X43Y124        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/C
                         clock pessimism              0.632    13.411    
                         clock uncertainty           -0.097    13.314    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.059    13.373    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 3.934ns (48.968%)  route 4.100ns (51.032%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.959     6.674    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X23Y114        LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.253     8.033    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA0
    SLICE_X36Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     8.152 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.316     8.468    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.271     8.739 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.732     9.471    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.288     9.759 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.252    10.010    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I5_O)        0.283    10.293 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.588    10.881    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X43Y123        LUT5 (Prop_lut5_I1_O)        0.105    10.986 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.986    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.443 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.624 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.624    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[4]
    SLICE_X43Y124        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.287    12.780    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X43Y124        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/C
                         clock pessimism              0.632    13.411    
                         clock uncertainty           -0.097    13.314    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.059    13.373    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 3.387ns (44.156%)  route 4.284ns (55.844%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.592    11.261    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X38Y113        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.371    12.864    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X38Y113        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                         clock pessimism              0.632    13.495    
                         clock uncertainty           -0.097    13.398    
    SLICE_X38Y113        FDRE (Setup_fdre_C_CE)      -0.331    13.067    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 3.387ns (44.304%)  route 4.258ns (55.696%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.566    11.235    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.370    12.863    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                         clock pessimism              0.632    13.494    
                         clock uncertainty           -0.097    13.397    
    SLICE_X41Y114        FDRE (Setup_fdre_C_CE)      -0.331    13.066    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 3.387ns (44.304%)  route 4.258ns (55.696%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.566    11.235    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.370    12.863    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                         clock pessimism              0.632    13.494    
                         clock uncertainty           -0.097    13.397    
    SLICE_X41Y114        FDRE (Setup_fdre_C_CE)      -0.331    13.066    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 3.387ns (44.430%)  route 4.236ns (55.570%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 12.861 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.544    11.213    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X39Y117        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.368    12.861    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X39Y117        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                         clock pessimism              0.632    13.492    
                         clock uncertainty           -0.097    13.395    
    SLICE_X39Y117        FDRE (Setup_fdre_C_CE)      -0.331    13.064    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 3.826ns (48.273%)  route 4.100ns (51.727%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.959     6.674    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X23Y114        LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.253     8.033    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA0
    SLICE_X36Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     8.152 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.316     8.468    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.271     8.739 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.732     9.471    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.288     9.759 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.252    10.010    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I5_O)        0.283    10.293 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.588    10.881    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X43Y123        LUT5 (Prop_lut5_I1_O)        0.105    10.986 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.986    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    11.516 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/O[3]
                         net (fo=1, routed)           0.000    11.516    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[3]
    SLICE_X43Y123        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.288    12.781    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X43Y123        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/C
                         clock pessimism              0.632    13.412    
                         clock uncertainty           -0.097    13.315    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.059    13.374    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.387ns (44.310%)  route 4.257ns (55.690%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.565    11.234    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.369    12.862    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                         clock pessimism              0.632    13.493    
                         clock uncertainty           -0.097    13.396    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.299    13.097    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.387ns (44.310%)  route 4.257ns (55.690%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.565    11.234    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.369    12.862    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                         clock pessimism              0.632    13.493    
                         clock uncertainty           -0.097    13.396    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.299    13.097    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.387ns (44.310%)  route 4.257ns (55.690%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    -0.389    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.531     3.590    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y45         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.715 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.818     6.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X23Y114        LUT3 (Prop_lut3_I0_O)        0.123     6.656 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          1.308     7.964    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X36Y118        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.297     8.261 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.316     8.577    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.270     8.847 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.888     9.735    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X37Y121        LUT3 (Prop_lut3_I1_O)        0.293    10.028 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.362    10.390    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X37Y121        LUT5 (Prop_lut5_I2_O)        0.279    10.669 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.565    11.234    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.689     9.163    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.369    12.862    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                         clock pessimism              0.632    13.493    
                         clock uncertainty           -0.097    13.396    
    SLICE_X40Y116        FDRE (Setup_fdre_C_CE)      -0.299    13.097    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.826%)  route 0.181ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/Q
                         net (fo=5, routed)           0.181     1.375    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/address[1]
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.826%)  route 0.181ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/Q
                         net (fo=5, routed)           0.181     1.375    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/address[1]
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y45         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.490%)  route 0.183ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/Q
                         net (fo=5, routed)           0.183     1.378    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/address[2]
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.490%)  route 0.183ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/Q
                         net (fo=5, routed)           0.183     1.378    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/address[2]
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y45         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.173%)  route 0.186ns (56.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/Q
                         net (fo=5, routed)           0.186     1.380    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/address[4]
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y44         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.173%)  route 0.186ns (56.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.621     1.053    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X23Y112        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     1.194 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_4/Q
                         net (fo=5, routed)           0.186     1.380    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/address[4]
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.932     1.211    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y45         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism             -0.102     1.109    
    RAMB18_X1Y45         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.292    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.575%)  route 0.279ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X37Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.184 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/Q
                         net (fo=12, routed)          0.279     1.463    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/A0
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.882     1.160    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/WCLK
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
                         clock pessimism             -0.102     1.058    
    SLICE_X36Y115        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.368    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.575%)  route 0.279ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X37Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.184 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/Q
                         net (fo=12, routed)          0.279     1.463    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/A0
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.882     1.160    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/WCLK
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/CLK
                         clock pessimism             -0.102     1.058    
    SLICE_X36Y115        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.368    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.960%)  route 0.287ns (67.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X37Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.184 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.287     1.471    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/A1
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.882     1.160    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/WCLK
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
                         clock pessimism             -0.102     1.058    
    SLICE_X36Y115        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.367    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.960%)  route 0.287ns (67.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X37Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.184 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.287     1.471    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/A1
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.024    -0.792    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.882     1.160    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/WCLK
    SLICE_X36Y115        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/CLK
                         clock pessimism             -0.102     1.058    
    SLICE_X36Y115        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.367    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_mopshub_board_v2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[2].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[2].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[3].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[3].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y25     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y112    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y112    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y112    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y112    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y115    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y115    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_6/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_7/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y118    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y113    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_m_mopshub_board_v2_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y17   mopshub_board_v2_i/clk_wiz_s/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y110    mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_output_diff_clk_wrapper0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       81.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.820ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.103ns (43.639%)  route 2.716ns (56.361%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 85.505 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.380    -0.816    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=12, routed)          1.420     0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/out[0]
    SLICE_X84Y112        LUT3 (Prop_lut3_I0_O)        0.105     1.088 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.088    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.511 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.768 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.667     2.435    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[5]
    SLICE_X85Y114        LUT5 (Prop_lut5_I4_O)        0.245     2.680 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_7/O
                         net (fo=1, routed)           0.629     3.309    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_7_n_0
    SLICE_X83Y114        LUT4 (Prop_lut4_I0_O)        0.105     3.414 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_3/O
                         net (fo=1, routed)           0.000     3.414    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_3_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.871 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry/CO[3]
                         net (fo=1, routed)           0.000     3.871    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.003 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val
    SLICE_X83Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.267    85.505    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                         clock pessimism              0.397    85.902    
                         clock uncertainty           -0.125    85.777    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.046    85.823    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg
  -------------------------------------------------------------------
                         required time                         85.823    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                 81.820    

Slack (MET) :             81.830ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.533ns (33.821%)  route 3.000ns (66.179%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 85.507 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.380    -0.816    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=12, routed)          1.420     0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/out[0]
    SLICE_X84Y112        LUT3 (Prop_lut3_I0_O)        0.105     1.088 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.088    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.511 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.611    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.711 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.711    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.889 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_1/O[0]
                         net (fo=4, routed)           0.678     2.567    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[12]
    SLICE_X84Y116        LUT2 (Prop_lut2_I0_O)        0.248     2.815 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[12]_i_1/O
                         net (fo=1, routed)           0.902     3.716    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[12]
    SLICE_X83Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.269    85.507    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
                         clock pessimism              0.397    85.904    
                         clock uncertainty           -0.125    85.779    
    SLICE_X83Y113        FDRE (Setup_fdre_C_D)       -0.233    85.546    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]
  -------------------------------------------------------------------
                         required time                         85.546    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 81.830    

Slack (MET) :             82.101ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.215ns (26.716%)  route 3.333ns (73.284%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 85.516 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y120        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.378 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.709     0.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X75Y120        LUT6 (Prop_lut6_I4_O)        0.105     0.435 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.507     0.942    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X75Y119        LUT4 (Prop_lut4_I3_O)        0.127     1.069 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.717     1.786    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X76Y118        LUT4 (Prop_lut4_I0_O)        0.282     2.068 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          1.400     3.468    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X77Y118        LUT6 (Prop_lut6_I4_O)        0.268     3.736 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     3.736    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_1_n_0
    SLICE_X77Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.278    85.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X77Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main_reg[0]/C
                         clock pessimism              0.414    85.930    
                         clock uncertainty           -0.125    85.805    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.032    85.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         85.837    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 82.101    

Slack (MET) :             82.107ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.215ns (26.763%)  route 3.325ns (73.237%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 85.516 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y120        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.378 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.709     0.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X75Y120        LUT6 (Prop_lut6_I4_O)        0.105     0.435 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.507     0.942    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X75Y119        LUT4 (Prop_lut4_I3_O)        0.127     1.069 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.717     1.786    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X76Y118        LUT4 (Prop_lut4_I0_O)        0.282     2.068 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          1.392     3.460    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X77Y118        LUT6 (Prop_lut6_I1_O)        0.268     3.728 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     3.728    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1_n_0
    SLICE_X77Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.278    85.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X77Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/C
                         clock pessimism              0.414    85.930    
                         clock uncertainty           -0.125    85.805    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.030    85.835    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         85.835    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 82.107    

Slack (MET) :             82.153ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.215ns (26.763%)  route 3.325ns (73.237%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 85.516 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y120        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.378 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.709     0.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X75Y120        LUT6 (Prop_lut6_I4_O)        0.105     0.435 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.507     0.942    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X75Y119        LUT4 (Prop_lut4_I3_O)        0.127     1.069 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.717     1.786    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X76Y118        LUT4 (Prop_lut4_I0_O)        0.282     2.068 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          1.392     3.460    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X76Y118        LUT5 (Prop_lut5_I1_O)        0.268     3.728 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     3.728    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[1]_i_1_n_0
    SLICE_X76Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.278    85.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.414    85.930    
                         clock uncertainty           -0.125    85.805    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)        0.076    85.881    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         85.881    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 82.153    

Slack (MET) :             82.288ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.215ns (27.600%)  route 3.187ns (72.400%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 85.518 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y120        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.378 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.709     0.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X75Y120        LUT6 (Prop_lut6_I4_O)        0.105     0.435 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.507     0.942    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X75Y119        LUT4 (Prop_lut4_I3_O)        0.127     1.069 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.717     1.786    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X76Y118        LUT4 (Prop_lut4_I0_O)        0.282     2.068 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          1.254     3.323    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X76Y116        LUT6 (Prop_lut6_I4_O)        0.268     3.591 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     3.591    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1_n_0
    SLICE_X76Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.280    85.518    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/C
                         clock pessimism              0.414    85.932    
                         clock uncertainty           -0.125    85.807    
    SLICE_X76Y116        FDRE (Setup_fdre_C_D)        0.072    85.879    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         85.879    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 82.288    

Slack (MET) :             82.328ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.215ns (27.861%)  route 3.146ns (72.139%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 85.516 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y120        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.378 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.709     0.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X75Y120        LUT6 (Prop_lut6_I4_O)        0.105     0.435 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.507     0.942    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X75Y119        LUT4 (Prop_lut4_I3_O)        0.127     1.069 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.717     1.786    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X76Y118        LUT4 (Prop_lut4_I0_O)        0.282     2.068 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          1.213     3.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X76Y118        LUT6 (Prop_lut6_I1_O)        0.268     3.549 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     3.549    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1_n_0
    SLICE_X76Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.278    85.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X76Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/C
                         clock pessimism              0.414    85.930    
                         clock uncertainty           -0.125    85.805    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)        0.072    85.877    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         85.877    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 82.328    

Slack (MET) :             82.330ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.853ns (19.890%)  route 3.436ns (80.110%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 85.516 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.396    -0.800    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X72Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[0]/Q
                         net (fo=6, routed)           0.682     0.315    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[0]
    SLICE_X72Y115        LUT2 (Prop_lut2_I1_O)        0.105     0.420 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count[6]_i_4/O
                         net (fo=3, routed)           0.498     0.918    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count[6]_i_4_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.023 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=12, routed)          1.354     2.378    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X84Y100        LUT4 (Prop_lut4_I3_O)        0.105     2.483 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[1]_i_2/O
                         net (fo=1, routed)           0.900     3.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index
    SLICE_X78Y100        LUT6 (Prop_lut6_I4_O)        0.105     3.488 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     3.488    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[1]_i_1_n_0
    SLICE_X78Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.278    85.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X78Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.397    85.913    
                         clock uncertainty           -0.125    85.788    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.030    85.818    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         85.818    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                 82.330    

Slack (MET) :             82.362ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.522ns (37.582%)  route 2.528ns (62.418%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 85.509 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.380    -0.816    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=12, routed)          1.420     0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/out[0]
    SLICE_X84Y112        LUT3 (Prop_lut3_I0_O)        0.105     1.088 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.088    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.511 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.611    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.868 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2/O[1]
                         net (fo=4, routed)           0.698     2.566    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[9]
    SLICE_X84Y116        LUT2 (Prop_lut2_I0_O)        0.258     2.824 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[9]_i_1/O
                         net (fo=1, routed)           0.409     3.233    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[9]
    SLICE_X81Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.271    85.509    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
                         clock pessimism              0.413    85.922    
                         clock uncertainty           -0.125    85.797    
    SLICE_X81Y117        FDRE (Setup_fdre_C_D)       -0.202    85.595    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         85.595    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                 82.362    

Slack (MET) :             82.375ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.290ns (30.182%)  route 2.984ns (69.818%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 85.512 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.377    -0.819    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y119        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.379    -0.440 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/Q
                         net (fo=10, routed)          2.075     1.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/out[13]
    SLICE_X84Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.639     2.274 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_1/O[3]
                         net (fo=4, routed)           0.909     3.183    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/O[0]
    SLICE_X84Y116        LUT2 (Prop_lut2_I1_O)        0.272     3.455 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[14]_i_1/O
                         net (fo=1, routed)           0.000     3.455    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[14]
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.274    85.512    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/C
                         clock pessimism              0.337    85.849    
                         clock uncertainty           -0.125    85.724    
    SLICE_X84Y116        FDRE (Setup_fdre_C_D)        0.106    85.830    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]
  -------------------------------------------------------------------
                         required time                         85.830    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 82.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.127%)  route 0.217ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/Q
                         net (fo=1, routed)           0.217    -0.393    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr[12]
    SLICE_X81Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.834    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[12]/C
                         clock pessimism              0.509    -0.473    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.018    -0.455    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.205%)  route 0.216ns (62.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.394    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr[13]
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.831    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/C
                         clock pessimism              0.509    -0.476    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.005    -0.471    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.323%)  route 0.215ns (62.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X81Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.395    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[7]
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.833    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[7]/C
                         clock pessimism              0.509    -0.474    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)        -0.007    -0.481    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.467%)  route 0.243ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/Q
                         net (fo=1, routed)           0.243    -0.368    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr[3]
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.833    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism              0.509    -0.474    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.017    -0.457    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.870%)  route 0.281ns (63.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X84Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.574 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/Q
                         net (fo=1, routed)           0.281    -0.293    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[0]
    SLICE_X83Y101        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X83Y101        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism              0.509    -0.469    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.066    -0.403    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.321ns (67.456%)  route 0.155ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/Q
                         net (fo=1, routed)           0.155    -0.442    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg_n_0_[15]
    SLICE_X83Y113        LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rempty_val_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.397    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/S[0]
    SLICE_X83Y113        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.262 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.262    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry__0_n_2
    SLICE_X83Y113        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.832    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X83Y113        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                         clock pessimism              0.509    -0.475    
    SLICE_X83Y113        FDSE (Hold_fdse_C_D)         0.100    -0.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.083%)  route 0.248ns (65.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[15]/Q
                         net (fo=1, routed)           0.248    -0.363    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[15]
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.833    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/C
                         clock pessimism              0.509    -0.474    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)        -0.006    -0.480    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.700%)  route 0.318ns (69.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.567    -0.735    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/Q
                         net (fo=1, routed)           0.318    -0.276    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr[9]
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.833    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X87Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[9]/C
                         clock pessimism              0.509    -0.474    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.078    -0.396    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.469%)  route 0.266ns (67.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.567    -0.735    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.607 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/Q
                         net (fo=1, routed)           0.266    -0.341    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[2]
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.831    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/C
                         clock pessimism              0.509    -0.476    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.012    -0.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.627%)  route 0.277ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X81Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/Q
                         net (fo=1, routed)           0.277    -0.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[5]
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.831    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/C
                         clock pessimism              0.509    -0.476    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.017    -0.459    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 43.382 }
Period(ns):         86.765
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y19     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y20     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.765      84.595     RAMB36_X5Y20     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X5Y24     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y26     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X5Y23     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X5Y22     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y25     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y23     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.765      84.595     RAMB36_X4Y22     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       86.765      126.595    MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDSE/C              n/a            0.500         43.382      42.882     SLICE_X83Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X83Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X80Y116    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X85Y117    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X85Y117    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y114    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y114    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y114    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X81Y114    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         43.382      42.882     SLICE_X83Y113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.382      42.882     SLICE_X87Y114    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y19   mopshub_board_v2_i/clk_wiz_s/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.845ns (31.234%)  route 4.062ns (68.766%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 36.715 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.872     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y120        LUT3 (Prop_lut3_I1_O)        0.275    10.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.093    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X50Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.292    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.429    37.144    
                         clock uncertainty           -0.035    37.109    
    SLICE_X50Y120        FDRE (Setup_fdre_C_D)        0.030    37.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                 27.046    

Slack (MET) :             27.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.845ns (31.827%)  route 3.952ns (68.173%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.762     9.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y119        LUT3 (Prop_lut3_I1_O)        0.275     9.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X50Y119        FDRE (Setup_fdre_C_D)        0.030    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 27.157    

Slack (MET) :             27.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.845ns (31.870%)  route 3.944ns (68.130%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.755     9.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y119        LUT3 (Prop_lut3_I1_O)        0.275     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X50Y119        FDRE (Setup_fdre_C_D)        0.032    37.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.142    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 27.166    

Slack (MET) :             27.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.845ns (32.176%)  route 3.889ns (67.824%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.700     9.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y119        LUT6 (Prop_lut6_I2_O)        0.275     9.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.470    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.072    37.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 27.302    

Slack (MET) :             27.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.845ns (32.695%)  route 3.798ns (67.305%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.608     9.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y119        LUT3 (Prop_lut3_I1_O)        0.275     9.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X50Y119        FDRE (Setup_fdre_C_D)        0.032    37.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.142    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 27.313    

Slack (MET) :             27.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.845ns (33.813%)  route 3.611ns (66.187%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.422     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y119        LUT3 (Prop_lut3_I1_O)        0.275     9.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X50Y119        FDRE (Setup_fdre_C_D)        0.033    37.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.143    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 27.500    

Slack (MET) :             27.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.845ns (34.734%)  route 3.467ns (65.266%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 36.715 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.924     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X49Y120        LUT5 (Prop_lut5_I1_O)        0.115     8.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.277     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y120        LUT3 (Prop_lut3_I1_O)        0.275     9.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X50Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.292    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.429    37.144    
                         clock uncertainty           -0.035    37.109    
    SLICE_X50Y120        FDRE (Setup_fdre_C_D)        0.032    37.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                 27.643    

Slack (MET) :             27.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.560ns (31.033%)  route 3.467ns (68.967%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 36.715 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.398     4.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.306     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y118        LUT4 (Prop_lut4_I2_O)        0.245     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.959     7.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X46Y120        LUT6 (Prop_lut6_I3_O)        0.268     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.201     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I2_O)        0.105     9.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.292    36.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.429    37.144    
                         clock uncertainty           -0.035    37.109    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.072    37.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 27.968    

Slack (MET) :             27.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.643ns (14.265%)  route 3.864ns (85.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 36.713 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X60Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.968     6.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I0_O)        0.105     6.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.750     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.146     8.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.429    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X70Y106        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 27.978    

Slack (MET) :             27.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.643ns (14.265%)  route 3.864ns (85.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 36.713 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X60Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.968     6.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X72Y108        LUT6 (Prop_lut6_I0_O)        0.105     6.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.750     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.146     8.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.429    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X70Y106        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 27.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDCE (Prop_fdce_C_Q)         0.141     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.117     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.848     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X70Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.451     2.073    
    SLICE_X70Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X71Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.141     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.053     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[14]
    SLICE_X70Y105        LUT5 (Prop_lut5_I3_O)        0.045     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.848     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.454     2.070    
    SLICE_X70Y105        FDCE (Hold_fdce_C_D)         0.121     2.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDPE (Prop_fdpe_C_Q)         0.141     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X77Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.915     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.470     2.120    
    SLICE_X77Y99         FDPE (Hold_fdpe_C_D)         0.075     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.466     2.055    
    SLICE_X75Y106        FDCE (Hold_fdce_C_D)         0.075     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.141     2.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X81Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.467     2.046    
    SLICE_X81Y106        FDPE (Hold_fdpe_C_D)         0.075     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.464     2.057    
    SLICE_X51Y120        FDRE (Hold_fdre_C_D)         0.075     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.466     2.055    
    SLICE_X75Y106        FDCE (Hold_fdce_C_D)         0.071     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDCE (Prop_fdce_C_Q)         0.141     2.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.467     2.046    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.071     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDCE (Prop_fdce_C_Q)         0.141     2.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.467     2.046    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.075     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.580     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X63Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     2.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.067     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X63Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.851     2.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X63Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                         clock pessimism             -0.467     2.060    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.078     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X72Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.726ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.538ns (9.518%)  route 5.115ns (90.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 23.281 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.770     4.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.310    23.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                         clock pessimism              0.000    23.281    
                         clock uncertainty           -0.351    22.931    
    SLICE_X127Y130       FDSE (Setup_fdse_C_S)       -0.352    22.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.579    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 17.726    

Slack (MET) :             17.726ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.538ns (9.518%)  route 5.115ns (90.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 23.281 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.770     4.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.310    23.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/C
                         clock pessimism              0.000    23.281    
                         clock uncertainty           -0.351    22.931    
    SLICE_X127Y130       FDSE (Setup_fdse_C_S)       -0.352    22.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.579    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 17.726    

Slack (MET) :             17.726ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.538ns (9.518%)  route 5.115ns (90.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 23.281 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.770     4.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.310    23.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y130       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                         clock pessimism              0.000    23.281    
                         clock uncertainty           -0.351    22.931    
    SLICE_X127Y130       FDSE (Setup_fdse_C_S)       -0.352    22.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.579    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 17.726    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.538ns (9.920%)  route 4.885ns (90.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 23.278 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.541     4.623    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.307    23.278    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/C
                         clock pessimism              0.000    23.278    
                         clock uncertainty           -0.351    22.928    
    SLICE_X127Y127       FDSE (Setup_fdse_C_S)       -0.352    22.576    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.538ns (9.920%)  route 4.885ns (90.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 23.278 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.541     4.623    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.307    23.278    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/C
                         clock pessimism              0.000    23.278    
                         clock uncertainty           -0.351    22.928    
    SLICE_X127Y127       FDSE (Setup_fdse_C_S)       -0.352    22.576    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.538ns (9.920%)  route 4.885ns (90.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 23.278 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.541     4.623    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.307    23.278    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                         clock pessimism              0.000    23.278    
                         clock uncertainty           -0.351    22.928    
    SLICE_X127Y127       FDSE (Setup_fdse_C_S)       -0.352    22.576    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 17.953    

Slack (MET) :             17.953ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.538ns (9.920%)  route 4.885ns (90.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 23.278 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.345     3.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/mb_reset_repN_9_alias
    SLICE_X126Y127       LUT6 (Prop_lut6_I0_O)        0.105     4.082 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1__0/O
                         net (fo=7, routed)           0.541     4.623    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_0
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.307    23.278    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                         clock pessimism              0.000    23.278    
                         clock uncertainty           -0.351    22.928    
    SLICE_X127Y127       FDSE (Setup_fdse_C_S)       -0.352    22.576    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 17.953    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.538ns (9.829%)  route 4.936ns (90.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 23.281 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.936     4.568    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mb_reset_repN_9_alias
    SLICE_X128Y129       LUT6 (Prop_lut6_I0_O)        0.105     4.673 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/dout_async_fifo_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.673    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_12
    SLICE_X128Y129       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.310    23.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X128Y129       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[6]/C
                         clock pessimism              0.000    23.281    
                         clock uncertainty           -0.351    22.931    
    SLICE_X128Y129       FDRE (Setup_fdre_C_D)        0.076    23.007    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.007    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.457ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.433ns (8.929%)  route 4.416ns (91.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.416     4.049    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/mb_reset_repN_9_alias
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X128Y128       FDRE (Setup_fdre_C_R)       -0.423    22.506    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 18.457    

Slack (MET) :             18.457ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.433ns (8.929%)  route 4.416ns (91.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.416     4.049    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/mb_reset_repN_9_alias
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X128Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X128Y128       FDRE (Setup_fdre_C_R)       -0.423    22.506    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 18.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.581    -0.721    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X110Y126       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/Q
                         net (fo=1, routed)           0.101    -0.479    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[10]
    SLICE_X109Y125       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.846    -0.989    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X109Y125       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/C
                         clock pessimism              0.000    -0.989    
                         clock uncertainty            0.351    -0.639    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.070    -0.569    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.277%)  route 0.139ns (49.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.575    -0.727    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X93Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.447    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[4]
    SLICE_X92Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.841    -0.994    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X92Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000    -0.994    
                         clock uncertainty            0.351    -0.644    
    SLICE_X92Y118        FDRE (Hold_fdre_C_D)         0.087    -0.557    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.255%)  route 0.140ns (49.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.993ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.575    -0.727    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X93Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.140    -0.446    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[2]
    SLICE_X92Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.842    -0.993    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X92Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.000    -0.993    
                         clock uncertainty            0.351    -0.643    
    SLICE_X92Y117        FDRE (Hold_fdre_C_D)         0.085    -0.558    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.017%)  route 0.135ns (48.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.988ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.581    -0.721    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X113Y124       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.135    -0.445    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[0]
    SLICE_X113Y125       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.847    -0.988    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X113Y125       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.000    -0.988    
                         clock uncertainty            0.351    -0.638    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.070    -0.568    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.991ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.576    -0.726    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X96Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.452    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[6]
    SLICE_X97Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.844    -0.991    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X97Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.000    -0.991    
                         clock uncertainty            0.351    -0.641    
    SLICE_X97Y117        FDRE (Hold_fdre_C_D)         0.066    -0.575    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.368%)  route 0.151ns (51.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.988ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.580    -0.722    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X110Y125       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.581 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           0.151    -0.431    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[4]
    SLICE_X110Y123       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.847    -0.988    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X110Y123       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.000    -0.988    
                         clock uncertainty            0.351    -0.638    
    SLICE_X110Y123       FDRE (Hold_fdre_C_D)         0.070    -0.568    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.581    -0.721    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X113Y124       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.151    -0.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[2]
    SLICE_X114Y122       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.850    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X114Y122       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.000    -0.985    
                         clock uncertainty            0.351    -0.635    
    SLICE_X114Y122       FDRE (Hold_fdre_C_D)         0.066    -0.569    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.120%)  route 0.158ns (52.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.583    -0.719    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X111Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[18]/Q
                         net (fo=1, routed)           0.158    -0.420    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[18]
    SLICE_X107Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.848    -0.987    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X107Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/C
                         clock pessimism              0.000    -0.987    
                         clock uncertainty            0.351    -0.637    
    SLICE_X107Y128       FDRE (Hold_fdre_C_D)         0.070    -0.567    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.040%)  route 0.165ns (53.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.583    -0.719    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X110Y127       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/Q
                         net (fo=1, routed)           0.165    -0.413    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[12]
    SLICE_X106Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.848    -0.987    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X106Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/C
                         clock pessimism              0.000    -0.987    
                         clock uncertainty            0.351    -0.637    
    SLICE_X106Y128       FDRE (Hold_fdre_C_D)         0.070    -0.567    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.200%)  route 0.158ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.583    -0.719    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X110Y128       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[14]/Q
                         net (fo=1, routed)           0.158    -0.420    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[14]
    SLICE_X108Y129       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.851    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X108Y129       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/C
                         clock pessimism              0.000    -0.984    
                         clock uncertainty            0.351    -0.634    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.052    -0.582    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       20.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.538ns (14.384%)  route 3.202ns (85.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.355     2.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.269    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.538ns (14.384%)  route 3.202ns (85.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.355     2.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.269    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.538ns (14.384%)  route 3.202ns (85.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.355     2.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.269    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.538ns (14.384%)  route 3.202ns (85.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.355     2.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.269    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.538ns (14.384%)  route 3.202ns (85.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.355     2.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X68Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.269    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         23.269    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.982ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.538ns (14.869%)  route 3.080ns (85.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.233     2.284    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X70Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.280    23.753    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X70Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/C
                         clock pessimism              0.000    23.753    
                         clock uncertainty           -0.351    23.403    
    SLICE_X70Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.267    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.267    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                 20.982    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.538ns (15.364%)  route 2.964ns (84.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.116     2.168    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X72Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.280    23.753    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X72Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.000    23.753    
                         clock uncertainty           -0.351    23.403    
    SLICE_X72Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.267    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.267    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.538ns (15.364%)  route 2.964ns (84.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 23.753 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.392    -1.334    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.901 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=38, routed)          1.847     0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec10b_in_rdy_dbg
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     1.051 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.116     2.168    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X72Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.280    23.753    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X72Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.000    23.753    
                         clock uncertainty           -0.351    23.403    
    SLICE_X72Y127        FDRE (Setup_fdre_C_CE)      -0.136    23.267    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.267    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.113ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.589ns (17.140%)  route 2.847ns (82.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.413    -1.313    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y127       FDSE (Prop_fdse_C_Q)         0.379    -0.934 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/Q
                         net (fo=8, routed)           0.789    -0.145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[4]
    SLICE_X127Y129       LUT6 (Prop_lut6_I2_O)        0.105    -0.040 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.312     0.272    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X127Y128       LUT6 (Prop_lut6_I5_O)        0.105     0.377 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.746     2.123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X71Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X71Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X71Y129        FDRE (Setup_fdre_C_CE)      -0.168    23.237    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.237    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 21.113    

Slack (MET) :             21.113ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.589ns (17.140%)  route 2.847ns (82.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 23.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.413    -1.313    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X127Y127       FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y127       FDSE (Prop_fdse_C_Q)         0.379    -0.934 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/Q
                         net (fo=8, routed)           0.789    -0.145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[4]
    SLICE_X127Y129       LUT6 (Prop_lut6_I2_O)        0.105    -0.040 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.312     0.272    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X127Y128       LUT6 (Prop_lut6_I5_O)        0.105     0.377 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.746     2.123    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X71Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.282    23.755    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X71Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000    23.755    
                         clock uncertainty           -0.351    23.405    
    SLICE_X71Y129        FDRE (Setup_fdre_C_CE)      -0.168    23.237    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.237    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 21.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.515ns (31.607%)  route 1.114ns (68.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.286    -1.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X94Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_fdre_C_Q)         0.347    -1.396 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           0.922    -0.474    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r_reg[7][1]
    SLICE_X74Y128        LUT6 (Prop_lut6_I0_O)        0.084    -0.390 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r[7]_i_2__0/O
                         net (fo=1, routed)           0.193    -0.197    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r_reg[7]
    SLICE_X74Y127        LUT6 (Prop_lut6_I1_O)        0.084    -0.113 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.113    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/D[7]
    SLICE_X74Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X74Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/C
                         clock pessimism              0.000    -0.812    
                         clock uncertainty            0.351    -0.462    
    SLICE_X74Y127        FDRE (Hold_fdre_C_D)         0.273    -0.189    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.515ns (31.693%)  route 1.110ns (68.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.286    -1.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X92Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.347    -1.396 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/Q
                         net (fo=3, routed)           0.655    -0.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/Q[0]
    SLICE_X79Y129        LUT6 (Prop_lut6_I0_O)        0.084    -0.656 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/data_out_r[0]_i_3__0/O
                         net (fo=1, routed)           0.455    -0.202    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r_reg[0]_0
    SLICE_X75Y129        LUT6 (Prop_lut6_I2_O)        0.084    -0.118 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.118    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/D[0]
    SLICE_X75Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.387    -0.809    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X75Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/C
                         clock pessimism              0.000    -0.809    
                         clock uncertainty            0.351    -0.459    
    SLICE_X75Y129        FDRE (Hold_fdre_C_D)         0.222    -0.237    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.472ns (28.474%)  route 1.186ns (71.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -1.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.278    -1.751    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X89Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.304    -1.447 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/Q
                         net (fo=3, routed)           0.571    -0.876    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/Q[3]
    SLICE_X79Y128        LUT6 (Prop_lut6_I0_O)        0.084    -0.792 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/data_out_r[3]_i_3__0/O
                         net (fo=1, routed)           0.615    -0.177    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r_reg[3]_0
    SLICE_X75Y128        LUT6 (Prop_lut6_I2_O)        0.084    -0.093 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/D[3]
    SLICE_X75Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.385    -0.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X75Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/C
                         clock pessimism              0.000    -0.811    
                         clock uncertainty            0.351    -0.461    
    SLICE_X75Y128        FDRE (Hold_fdre_C_D)         0.222    -0.239    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.304ns (21.887%)  route 1.085ns (78.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.291    -1.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X97Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y129        FDRE (Prop_fdre_C_Q)         0.304    -1.434 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/Q
                         net (fo=8, routed)           1.085    -0.349    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/E[0]
    SLICE_X73Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.389    -0.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/clk_40
    SLICE_X73Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[6]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.351    -0.457    
    SLICE_X73Y128        FDRE (Hold_fdre_C_CE)       -0.040    -0.497    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.304ns (21.887%)  route 1.085ns (78.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.291    -1.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X97Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y129        FDRE (Prop_fdre_C_Q)         0.304    -1.434 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/Q
                         net (fo=8, routed)           1.085    -0.349    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/E[0]
    SLICE_X73Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.389    -0.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/clk_40
    SLICE_X73Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[7]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.351    -0.457    
    SLICE_X73Y128        FDRE (Hold_fdre_C_CE)       -0.040    -0.497    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_disp_err/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.304ns (20.391%)  route 1.187ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.288    -1.741    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X95Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.304    -1.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/Q
                         net (fo=8, routed)           1.187    -0.250    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/E[0]
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.389    -0.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/clk_40
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[0]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.351    -0.457    
    SLICE_X71Y128        FDRE (Hold_fdre_C_CE)       -0.040    -0.497    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.304ns (20.391%)  route 1.187ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.288    -1.741    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X95Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.304    -1.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/Q
                         net (fo=8, routed)           1.187    -0.250    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/E[0]
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.389    -0.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/clk_40
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[1]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.351    -0.457    
    SLICE_X71Y128        FDRE (Hold_fdre_C_CE)       -0.040    -0.497    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.304ns (20.391%)  route 1.187ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.288    -1.741    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X95Y129        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.304    -1.437 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/code_err_r_reg/Q
                         net (fo=8, routed)           1.187    -0.250    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/E[0]
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.389    -0.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/clk_40
    SLICE_X71Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[2]/C
                         clock pessimism              0.000    -0.807    
                         clock uncertainty            0.351    -0.457    
    SLICE_X71Y128        FDRE (Hold_fdre_C_CE)       -0.040    -0.497    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_code_err/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.431ns (23.607%)  route 1.395ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.289    -1.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X94Y119        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y119        FDRE (Prop_fdre_C_Q)         0.347    -1.393 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=50, routed)          1.395     0.002    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/rx_fifo_full
    SLICE_X84Y118        LUT5 (Prop_lut5_I0_O)        0.084     0.086 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[4]_i_1__7/O
                         net (fo=1, routed)           0.000     0.086    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_next_timer[4]
    SLICE_X84Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.380    -0.816    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/clk_40
    SLICE_X84Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[4]/C
                         clock pessimism              0.000    -0.816    
                         clock uncertainty            0.351    -0.466    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.275    -0.191    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.431ns (24.364%)  route 1.338ns (75.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -1.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.289    -1.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X94Y119        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y119        FDRE (Prop_fdre_C_Q)         0.347    -1.393 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=50, routed)          1.338    -0.055    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/rx_fifo_full
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.084     0.029 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[5]_i_1__7/O
                         net (fo=1, routed)           0.000     0.029    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_next_timer[5]
    SLICE_X82Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.373    -0.823    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/clk_40
    SLICE_X82Y118        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[5]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.351    -0.473    
    SLICE_X82Y118        FDRE (Hold_fdre_C_D)         0.222    -0.251    mopshub_board_v2_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.547ns,  Total Violation       -5.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.922ns  (logic 0.538ns (58.347%)  route 0.384ns (41.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.533ns = ( 23.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.475    23.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.433    23.966 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/Q
                         net (fo=16, routed)          0.384    24.351    <hidden>
    SLICE_X40Y115        LUT3 (Prop_lut3_I1_O)        0.105    24.456 r  <hidden>
                         net (fo=1, routed)           0.000    24.456    <hidden>
    SLICE_X40Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X40Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)        0.074    23.909    <hidden>
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -24.456    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.826ns  (logic 0.484ns (58.599%)  route 0.342ns (41.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.532ns = ( 23.532 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.474    23.532    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X39Y117        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.379    23.911 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.342    24.253    <hidden>
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.105    24.358 r  <hidden>
                         net (fo=1, routed)           0.000    24.358    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.032    23.867    <hidden>
  -------------------------------------------------------------------
                         required time                         23.867    
                         arrival time                         -24.358    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.809ns  (logic 0.484ns (59.816%)  route 0.325ns (40.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    3.535ns = ( 23.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.477    23.535    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.379    23.914 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/Q
                         net (fo=3, routed)           0.325    24.240    <hidden>
    SLICE_X41Y113        LUT3 (Prop_lut3_I1_O)        0.105    24.345 r  <hidden>
                         net (fo=1, routed)           0.000    24.345    <hidden>
    SLICE_X41Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.373    23.846    <hidden>
    SLICE_X41Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.177    
                         clock uncertainty           -0.340    23.837    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.033    23.870    <hidden>
  -------------------------------------------------------------------
                         required time                         23.870    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.712ns  (logic 0.433ns (60.853%)  route 0.279ns (39.147%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.533ns = ( 23.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.475    23.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.433    23.966 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.279    24.245    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)       -0.027    23.808    <hidden>
  -------------------------------------------------------------------
                         required time                         23.808    
                         arrival time                         -24.245    
  -------------------------------------------------------------------
                         slack                                 -0.437    

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.768ns  (logic 0.538ns (70.080%)  route 0.230ns (29.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.533ns = ( 23.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.475    23.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.433    23.966 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.230    24.196    <hidden>
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.105    24.301 r  <hidden>
                         net (fo=1, routed)           0.000    24.301    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.032    23.867    <hidden>
  -------------------------------------------------------------------
                         required time                         23.867    
                         arrival time                         -24.301    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.766ns  (logic 0.538ns (70.263%)  route 0.228ns (29.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.533ns = ( 23.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.475    23.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.433    23.966 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.228    24.194    <hidden>
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.105    24.299 r  <hidden>
                         net (fo=1, routed)           0.000    24.299    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.033    23.868    <hidden>
  -------------------------------------------------------------------
                         required time                         23.868    
                         arrival time                         -24.299    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.709ns  (logic 0.433ns (61.111%)  route 0.276ns (38.889%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.533ns = ( 23.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.475    23.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.433    23.966 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.276    24.242    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)       -0.024    23.811    <hidden>
  -------------------------------------------------------------------
                         required time                         23.811    
                         arrival time                         -24.242    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.737ns  (logic 0.484ns (65.683%)  route 0.253ns (34.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.535ns = ( 23.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.477    23.535    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.379    23.914 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/Q
                         net (fo=3, routed)           0.253    24.167    <hidden>
    SLICE_X41Y115        LUT3 (Prop_lut3_I1_O)        0.105    24.272 r  <hidden>
                         net (fo=1, routed)           0.000    24.272    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)        0.030    23.865    <hidden>
  -------------------------------------------------------------------
                         required time                         23.865    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.674ns  (logic 0.379ns (56.227%)  route 0.295ns (43.773%))
  Logic Levels:           0  
  Clock Path Skew:        -4.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.155ns = ( 23.845 - 25.000 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 23.537 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.479    23.537    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X38Y113        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.379    23.916 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.295    24.212    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.372    23.845    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.176    
                         clock uncertainty           -0.340    23.836    
    SLICE_X39Y114        FDRE (Setup_fdre_C_D)       -0.027    23.809    <hidden>
  -------------------------------------------------------------------
                         required time                         23.809    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.670ns  (logic 0.379ns (56.564%)  route 0.291ns (43.436%))
  Logic Levels:           0  
  Clock Path Skew:        -4.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 23.844 - 25.000 ) 
    Source Clock Delay      (SCD):    3.532ns = ( 23.532 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K18                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407    21.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    16.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    17.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.807    19.611    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.688 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    21.978    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    22.059 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.474    23.532    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X39Y117        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.379    23.911 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.291    24.203    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371    23.844    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.330    24.175    
                         clock uncertainty           -0.340    23.835    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)       -0.032    23.803    <hidden>
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.036%)  route 0.120ns (45.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.612     1.044    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.141     1.185 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/Q
                         net (fo=3, routed)           0.120     1.305    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.885    -0.931    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.417    
                         clock uncertainty            0.340    -0.077    
    SLICE_X39Y114        FDRE (Hold_fdre_C_D)         0.078     0.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.401%)  route 0.123ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.610     1.042    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X39Y117        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141     1.183 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.123     1.307    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.883    -0.933    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.419    
                         clock uncertainty            0.340    -0.079    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.075    -0.004    <hidden>
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.059%)  route 0.125ns (46.941%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.612     1.044    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X41Y114        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.141     1.185 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/Q
                         net (fo=3, routed)           0.125     1.310    <hidden>
    SLICE_X38Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.885    -0.931    <hidden>
    SLICE_X38Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.417    
                         clock uncertainty            0.340    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.076    -0.001    <hidden>
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.612%)  route 0.149ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.612     1.044    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X38Y113        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.141     1.185 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.149     1.335    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.885    -0.931    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.417    
                         clock uncertainty            0.340    -0.077    
    SLICE_X39Y114        FDRE (Hold_fdre_C_D)         0.076    -0.001    <hidden>
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.678%)  route 0.131ns (44.322%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.131     1.338    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.884    -0.932    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.418    
                         clock uncertainty            0.340    -0.078    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.078    -0.000    <hidden>
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.156%)  route 0.123ns (39.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.612     1.044    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X38Y113        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.141     1.185 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.123     1.309    <hidden>
    SLICE_X39Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.354 r  <hidden>
                         net (fo=1, routed)           0.000     1.354    <hidden>
    SLICE_X39Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.885    -0.931    <hidden>
    SLICE_X39Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.417    
                         clock uncertainty            0.340    -0.077    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.092     0.015    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.336%)  route 0.099ns (37.663%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/Q
                         net (fo=16, routed)          0.099     1.307    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.883    -0.933    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.419    
                         clock uncertainty            0.340    -0.079    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.046    -0.033    <hidden>
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.303%)  route 0.133ns (44.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.133     1.340    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.884    -0.932    <hidden>
    SLICE_X41Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.418    
                         clock uncertainty            0.340    -0.078    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.076    -0.002    <hidden>
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.625%)  route 0.105ns (33.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.105     1.312    <hidden>
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.357 r  <hidden>
                         net (fo=1, routed)           0.000     1.357    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.883    -0.933    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.419    
                         clock uncertainty            0.340    -0.079    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.413%)  route 0.106ns (33.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.747    -0.555    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.611     1.043    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X40Y116        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.106     1.313    <hidden>
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.358 r  <hidden>
                         net (fo=1, routed)           0.000     1.358    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.883    -0.933    <hidden>
    SLICE_X41Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.514    -0.419    
                         clock uncertainty            0.340    -0.079    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  1.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :           41  Failing Endpoints,  Worst Slack       -0.651ns,  Total Violation      -21.898ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.639ns  (logic 0.379ns (23.123%)  route 1.260ns (76.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 173.745 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 172.720 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.387   172.720    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.379   173.099 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           1.260   174.359    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[3]
    SLICE_X83Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.272   173.745    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X83Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.255   174.000    
                         clock uncertainty           -0.245   173.755    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.047   173.708    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                        173.708    
                         arrival time                        -174.359    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.721ns  (logic 0.589ns (34.227%)  route 1.132ns (65.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 173.744 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( 172.712 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.379   172.712    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X83Y113        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDSE (Prop_fdse_C_Q)         0.379   173.091 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=15, routed)          0.652   173.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.105   173.848 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_2__1/O
                         net (fo=1, routed)           0.480   174.328    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_to_ST_wait
    SLICE_X82Y110        LUT6 (Prop_lut6_I5_O)        0.105   174.433 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9/O
                         net (fo=1, routed)           0.000   174.433    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9_n_0
    SLICE_X82Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.271   173.744    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X82Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/C
                         clock pessimism              0.255   173.999    
                         clock uncertainty           -0.245   173.754    
    SLICE_X82Y110        FDRE (Setup_fdre_C_D)        0.030   173.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]
  -------------------------------------------------------------------
                         required time                        173.784    
                         arrival time                        -174.433    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.613ns  (logic 0.379ns (23.504%)  route 1.234ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 173.747 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( 172.708 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.375   172.708    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.379   173.087 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           1.234   174.321    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[7]
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.274   173.747    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.255   174.002    
                         clock uncertainty           -0.245   173.757    
    SLICE_X85Y116        FDRE (Setup_fdre_C_D)       -0.073   173.684    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                        173.684    
                         arrival time                        -174.321    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.644ns  (logic 0.379ns (23.055%)  route 1.265ns (76.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 173.749 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( 172.712 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.379   172.712    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.379   173.091 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/Q
                         net (fo=1, routed)           1.265   174.356    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[12]
    SLICE_X85Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.276   173.749    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X85Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/C
                         clock pessimism              0.255   174.004    
                         clock uncertainty           -0.245   173.759    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)       -0.032   173.727    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]
  -------------------------------------------------------------------
                         required time                        173.727    
                         arrival time                        -174.356    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.624ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.606ns  (logic 0.433ns (26.955%)  route 1.173ns (73.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 173.747 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 172.716 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.383   172.716    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X84Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.433   173.149 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/Q
                         net (fo=1, routed)           1.173   174.322    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[15]
    SLICE_X85Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.274   173.747    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X85Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/C
                         clock pessimism              0.255   174.002    
                         clock uncertainty           -0.245   173.757    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)       -0.059   173.698    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]
  -------------------------------------------------------------------
                         required time                        173.698    
                         arrival time                        -174.322    
  -------------------------------------------------------------------
                         slack                                 -0.624    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.528%)  route 1.131ns (76.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 173.747 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 172.715 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.382   172.715    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.348   173.063 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           1.131   174.194    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[2]
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.274   173.747    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.255   174.002    
                         clock uncertainty           -0.245   173.757    
    SLICE_X85Y116        FDRE (Setup_fdre_C_D)       -0.161   173.596    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                        173.596    
                         arrival time                        -174.194    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.470ns  (logic 0.348ns (23.676%)  route 1.122ns (76.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 173.744 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( 172.712 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.379   172.712    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.348   173.060 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/Q
                         net (fo=1, routed)           1.122   174.182    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[9]
    SLICE_X80Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.271   173.744    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X80Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/C
                         clock pessimism              0.255   173.999    
                         clock uncertainty           -0.245   173.754    
    SLICE_X80Y117        FDRE (Setup_fdre_C_D)       -0.170   173.584    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                        173.584    
                         arrival time                        -174.182    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.557ns  (logic 0.379ns (24.348%)  route 1.178ns (75.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 173.739 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 172.714 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.381   172.714    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.379   173.093 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           1.178   174.271    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[7]
    SLICE_X83Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.266   173.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X83Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.255   173.994    
                         clock uncertainty           -0.245   173.749    
    SLICE_X83Y117        FDRE (Setup_fdre_C_D)       -0.067   173.682    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                        173.682    
                         arrival time                        -174.271    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.460ns  (logic 0.398ns (27.266%)  route 1.062ns (72.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 173.747 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 172.715 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.382   172.715    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.398   173.113 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[11]/Q
                         net (fo=1, routed)           1.062   174.175    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[11]
    SLICE_X86Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.274   173.747    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X86Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]/C
                         clock pessimism              0.255   174.002    
                         clock uncertainty           -0.245   173.757    
    SLICE_X86Y115        FDRE (Setup_fdre_C_D)       -0.166   173.591    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]
  -------------------------------------------------------------------
                         required time                        173.591    
                         arrival time                        -174.175    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@175.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@173.529ns)
  Data Path Delay:        1.559ns  (logic 0.379ns (24.313%)  route 1.180ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 173.740 - 175.000 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( 172.708 - 173.529 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    173.529   173.529 r  
    K18                                               0.000   173.529 r  clk_sys (IN)
                         net (fo=0)                   0.000   173.529    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407   174.936 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   176.001    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308   169.693 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559   171.252    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   171.333 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.375   172.708    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.379   173.087 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           1.180   174.267    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[4]
    SLICE_X82Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                    175.000   175.000 r  
    K18                                               0.000   175.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   175.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341   176.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   177.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   170.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488   172.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   172.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.267   173.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X82Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.255   173.995    
                         clock uncertainty           -0.245   173.750    
    SLICE_X82Y116        FDRE (Setup_fdre_C_D)       -0.059   173.691    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                        173.691    
                         arrival time                        -174.267    
  -------------------------------------------------------------------
                         slack                                 -0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.576%)  route 0.532ns (76.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X84Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/Q
                         net (fo=1, routed)           0.532    -0.043    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[13]
    SLICE_X85Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.832    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X85Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/C
                         clock pessimism              0.567    -0.417    
                         clock uncertainty            0.245    -0.172    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.070    -0.102    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.643%)  route 0.542ns (79.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X86Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.542    -0.056    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[1]
    SLICE_X83Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.829    -0.987    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X83Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.567    -0.420    
                         clock uncertainty            0.245    -0.175    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.055    -0.120    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.720%)  route 0.540ns (79.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.562    -0.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           0.540    -0.060    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[7]
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.831    -0.985    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X85Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.567    -0.418    
                         clock uncertainty            0.245    -0.173    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.047    -0.126    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.726%)  route 0.521ns (80.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.562    -0.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.612 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.521    -0.091    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[2]
    SLICE_X82Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.830    -0.986    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X82Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.567    -0.419    
                         clock uncertainty            0.245    -0.174    
    SLICE_X82Y116        FDRE (Hold_fdre_C_D)         0.016    -0.158    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.227ns (30.442%)  route 0.519ns (69.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.569    -0.733    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X85Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.605 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/Q
                         net (fo=4, routed)           0.519    -0.086    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/w_tx_done
    SLICE_X86Y100        LUT4 (Prop_lut4_I0_O)        0.099     0.013 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.013    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X86Y100        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.839    -0.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X86Y100        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.567    -0.410    
                         clock uncertainty            0.245    -0.165    
    SLICE_X86Y100        FDSE (Hold_fdse_C_D)         0.092    -0.073    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X83Y113        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDSE (Prop_fdse_C_Q)         0.141    -0.598 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=15, routed)          0.564    -0.034    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.045     0.011 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.011    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_next_timer[1]
    SLICE_X82Y111        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.835    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X82Y111        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/C
                         clock pessimism              0.567    -0.414    
                         clock uncertainty            0.245    -0.169    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.092    -0.077    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.085%)  route 0.543ns (80.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X81Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.543    -0.067    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[0]
    SLICE_X80Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.834    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X80Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.567    -0.415    
                         clock uncertainty            0.245    -0.170    
    SLICE_X80Y114        FDRE (Hold_fdre_C_D)         0.005    -0.165    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.230ns (28.623%)  route 0.574ns (71.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.569    -0.733    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X85Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.605 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/Q
                         net (fo=4, routed)           0.574    -0.031    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/w_tx_done
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.102     0.071 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.071    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.839    -0.977    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X84Y100        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.567    -0.410    
                         clock uncertainty            0.245    -0.165    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.131    -0.034    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.162%)  route 0.535ns (69.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.563    -0.739    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X83Y113        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDSE (Prop_fdse_C_Q)         0.141    -0.598 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=15, routed)          0.321    -0.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.232 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_2__1/O
                         net (fo=1, routed)           0.214    -0.018    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_to_ST_wait
    SLICE_X82Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.027 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9/O
                         net (fo=1, routed)           0.000     0.027    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9_n_0
    SLICE_X82Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.835    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X82Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/C
                         clock pessimism              0.567    -0.414    
                         clock uncertainty            0.245    -0.169    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.091    -0.078    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.128ns (18.871%)  route 0.550ns (81.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.562    -0.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X83Y116        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.612 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[8]/Q
                         net (fo=1, routed)           0.550    -0.062    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[8]
    SLICE_X84Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.830    -0.986    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X84Y117        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]/C
                         clock pessimism              0.567    -0.419    
                         clock uncertainty            0.245    -0.174    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.006    -0.168    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       32.019ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.617%)  route 0.469ns (57.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X74Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y106        FDCE (Setup_fdce_C_D)       -0.164    32.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.836    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 32.019    

Slack (MET) :             32.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.052%)  route 0.367ns (47.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X76Y104        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.367     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X75Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y102        FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 32.033    

Slack (MET) :             32.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.832%)  route 0.337ns (49.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X75Y103        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.337     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X75Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y101        FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 32.103    

Slack (MET) :             32.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.824%)  route 0.380ns (52.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y107        FDCE (Setup_fdce_C_D)       -0.166    32.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.834    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.106    

Slack (MET) :             32.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.768%)  route 0.468ns (55.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y106        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                 32.120    

Slack (MET) :             32.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.804ns  (logic 0.433ns (53.869%)  route 0.371ns (46.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X76Y102        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X75Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y102        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 32.123    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.608%)  route 0.341ns (47.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X75Y103        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X75Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y101        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 32.207    

Slack (MET) :             32.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.234%)  route 0.361ns (48.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X74Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y107        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 32.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0

Setup :          203  Failing Endpoints,  Worst Slack       -1.899ns,  Total Violation     -173.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.341ns  (logic 0.630ns (26.907%)  route 1.711ns (73.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 1300.257 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 1299.184 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.380  1299.184    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X76Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.398  1299.582 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=8, routed)           0.901  1300.482    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X76Y126        LUT2 (Prop_lut2_I0_O)        0.232  1300.714 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1/O
                         net (fo=1, routed)           0.811  1301.525    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[4]
    RAMB36_X4Y25         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.312  1300.257    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y25         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.255  1300.512    
                         clock uncertainty           -0.245  1300.267    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.626    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                       1299.625    
                         arrival time                       -1301.525    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.301ns  (logic 0.538ns (23.378%)  route 1.763ns (76.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 1300.261 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1299.180 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.376  1299.180    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X84Y121        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.433  1299.613 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/Q
                         net (fo=1, routed)           0.884  1300.496    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_14_alias
    SLICE_X85Y121        LUT2 (Prop_lut2_I0_O)        0.105  1300.601 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_0_i_3__1/O
                         net (fo=1, routed)           0.880  1301.481    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[0]
    RAMB36_X5Y24         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.316  1300.261    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X5Y24         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.255  1300.516    
                         clock uncertainty           -0.245  1300.271    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.630    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                       1299.630    
                         arrival time                       -1301.481    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.303ns  (logic 0.484ns (21.016%)  route 1.819ns (78.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.208ns = ( 1300.263 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 1299.175 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.371  1299.175    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.379  1299.554 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/Q
                         net (fo=1, routed)           0.880  1300.434    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_11_alias
    SLICE_X78Y127        LUT2 (Prop_lut2_I0_O)        0.105  1300.539 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_1_i_1__0/O
                         net (fo=1, routed)           0.939  1301.478    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[1]
    RAMB36_X4Y26         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.318  1300.263    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y26         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.255  1300.518    
                         clock uncertainty           -0.245  1300.273    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.632    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                       1299.632    
                         arrival time                       -1301.478    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.272ns  (logic 0.484ns (21.303%)  route 1.788ns (78.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 1300.261 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 1299.186 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.382  1299.186    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y114        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.379  1299.565 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=74, routed)          0.832  1300.397    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_13_alias
    SLICE_X78Y116        LUT2 (Prop_lut2_I0_O)        0.105  1300.502 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_5_i_1__1/O
                         net (fo=1, routed)           0.956  1301.458    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.316  1300.261    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/CLKARDCLK
                         clock pessimism              0.255  1300.516    
                         clock uncertainty           -0.245  1300.271    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.630    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                       1299.630    
                         arrival time                       -1301.458    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.234ns  (logic 0.484ns (21.660%)  route 1.750ns (78.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 1300.255 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 1299.186 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.382  1299.186    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y114        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.379  1299.565 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=74, routed)          0.939  1300.504    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_13_alias
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.105  1300.609 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_7_i_1__1/O
                         net (fo=1, routed)           0.811  1301.420    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[7]
    RAMB36_X4Y24         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.310  1300.255    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y24         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.255  1300.510    
                         clock uncertainty           -0.245  1300.265    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.624    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                       1299.624    
                         arrival time                       -1301.420    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.793ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.243ns  (logic 0.484ns (21.577%)  route 1.759ns (78.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.200ns = ( 1300.271 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 1299.190 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.386  1299.190    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X87Y113        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.379  1299.569 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/Q
                         net (fo=39, routed)          0.891  1300.459    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_18_alias
    SLICE_X84Y111        LUT2 (Prop_lut2_I0_O)        0.105  1300.564 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_3_i_1__1/O
                         net (fo=1, routed)           0.868  1301.433    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[3]
    RAMB36_X5Y22         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.326  1300.271    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X5Y22         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/CLKARDCLK
                         clock pessimism              0.255  1300.526    
                         clock uncertainty           -0.245  1300.281    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.640    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                       1299.640    
                         arrival time                       -1301.433    
  -------------------------------------------------------------------
                         slack                                 -1.793    

Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.231ns  (logic 0.484ns (21.693%)  route 1.747ns (78.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.206ns = ( 1300.265 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 1299.190 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.386  1299.190    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X87Y113        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.379  1299.569 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/Q
                         net (fo=39, routed)          0.779  1300.348    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_18_alias
    SLICE_X87Y111        LUT2 (Prop_lut2_I0_O)        0.105  1300.453 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_6_i_1__0/O
                         net (fo=1, routed)           0.968  1301.421    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[6]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.320  1300.265    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/CLKARDCLK
                         clock pessimism              0.255  1300.520    
                         clock uncertainty           -0.245  1300.275    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.634    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                       1299.634    
                         arrival time                       -1301.421    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.755ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.201ns  (logic 0.484ns (21.988%)  route 1.717ns (78.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.204ns = ( 1300.267 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 1299.190 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.386  1299.190    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X87Y113        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.379  1299.569 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/Q
                         net (fo=39, routed)          0.792  1300.360    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_18_alias
    SLICE_X86Y115        LUT2 (Prop_lut2_I0_O)        0.105  1300.465 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_2_i_1__1/O
                         net (fo=1, routed)           0.926  1301.391    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[2]
    RAMB36_X5Y23         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.322  1300.267    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X5Y23         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.255  1300.522    
                         clock uncertainty           -0.245  1300.277    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1299.636    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                       1299.635    
                         arrival time                       -1301.391    
  -------------------------------------------------------------------
                         slack                                 -1.755    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        2.081ns  (logic 0.484ns (23.258%)  route 1.597ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 1300.263 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 1299.190 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.386  1299.190    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X87Y113        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.379  1299.569 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/Q
                         net (fo=39, routed)          0.682  1300.251    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_18_alias
    SLICE_X86Y114        LUT2 (Prop_lut2_I0_O)        0.105  1300.356 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1/O
                         net (fo=2, routed)           0.915  1301.271    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_0
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.319  1300.263    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.255  1300.518    
                         clock uncertainty           -0.245  1300.273    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387  1299.886    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                       1299.886    
                         arrival time                       -1301.271    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.471ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@1301.471ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@1300.000ns)
  Data Path Delay:        1.994ns  (logic 0.484ns (24.277%)  route 1.510ns (75.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 1300.406 - 1301.471 ) 
    Source Clock Delay      (SCD):    -0.650ns = ( 1299.350 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1300.000  1300.000 r  
    K18                                               0.000  1300.000 r  clk_sys (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1301.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  1302.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308  1296.164 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559  1297.723    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081  1297.804 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.546  1299.350    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.379  1299.729 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=2, routed)           0.777  1300.506    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_15_alias
    SLICE_X89Y97         LUT2 (Prop_lut2_I0_O)        0.105  1300.611 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1_replica_2/O
                         net (fo=1, routed)           0.733  1301.344    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/reset_0_repN_2_alias
    RAMB36_X5Y19         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                   1301.471  1301.471 r  
    K18                                               0.000  1301.471 r  clk_sys (IN)
                         net (fo=0)                   0.000  1301.471    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341  1302.812 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  1303.815    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436  1297.380 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488  1298.867    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  1298.944 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         1.462  1300.406    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X5Y19         RAMB36E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.255  1300.661    
                         clock uncertainty           -0.245  1300.416    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387  1300.029    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                       1300.029    
                         arrival time                       -1301.344    
  -------------------------------------------------------------------
                         slack                                 -1.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.267%)  route 0.536ns (80.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/clk_40
    SLICE_X86Y114        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[5]/Q
                         net (fo=1, routed)           0.536    -0.074    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/D[5]
    SLICE_X84Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.832    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X84Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]/C
                         clock pessimism              0.567    -0.417    
                         clock uncertainty            0.245    -0.172    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.037    -0.135    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.164ns (23.054%)  route 0.547ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X80Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.574 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[10]/Q
                         net (fo=1, routed)           0.547    -0.027    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/Q[10]
    SLICE_X84Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.832    -0.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X84Y115        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]/C
                         clock pessimism              0.567    -0.417    
                         clock uncertainty            0.245    -0.172    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.083    -0.089    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.330%)  route 0.588ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.564    -0.738    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X85Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.588    -0.009    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/Q[0]
    SLICE_X84Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.833    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X84Y113        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.567    -0.416    
                         clock uncertainty            0.245    -0.171    
    SLICE_X84Y113        FDRE (Hold_fdre_C_D)         0.089    -0.082    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.959%)  route 0.501ns (78.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.564    -0.738    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y114        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=74, routed)          0.501    -0.096    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_13_alias
    SLICE_X83Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.835    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X83Y110        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.567    -0.414    
                         clock uncertainty            0.245    -0.169    
    SLICE_X83Y110        FDRE (Hold_fdre_C_R)        -0.018    -0.187    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.533%)  route 0.478ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.478    -0.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X78Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X78Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X78Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.533%)  route 0.478ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.478    -0.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X78Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X78Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X78Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.485%)  route 0.480ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.480    -0.092    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X79Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X79Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X79Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.312%)  route 0.484ns (74.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.484    -0.087    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X81Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.312%)  route 0.484ns (74.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.484    -0.087    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X81Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.312%)  route 0.484ns (74.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.567    -0.735    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y109        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=94, routed)          0.484    -0.087    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_3_alias
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=186, routed)         0.838    -0.978    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X81Y109        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/C
                         clock pessimism              0.567    -0.411    
                         clock uncertainty            0.245    -0.166    
    SLICE_X81Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.184    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.833ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.965ns  (logic 0.398ns (41.246%)  route 0.567ns (58.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.567     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y104        FDCE (Setup_fdce_C_D)       -0.202    24.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 23.833    

Slack (MET) :             23.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.053ns  (logic 0.379ns (36.008%)  route 0.674ns (63.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X75Y107        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.674     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X78Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y104        FDCE (Setup_fdce_C_D)       -0.073    24.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 23.874    

Slack (MET) :             24.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.908%)  route 0.482ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X77Y102        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.482     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X76Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y102        FDCE (Setup_fdce_C_D)       -0.166    24.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 24.004    

Slack (MET) :             24.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.896ns  (logic 0.433ns (48.348%)  route 0.463ns (51.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y106        FDCE (Setup_fdce_C_D)       -0.075    24.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 24.029    

Slack (MET) :             24.038ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.729%)  route 0.456ns (51.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.456     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X75Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y106        FDCE (Setup_fdce_C_D)       -0.073    24.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 24.038    

Slack (MET) :             24.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.753ns  (logic 0.348ns (46.224%)  route 0.405ns (53.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X75Y102        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.405     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y103        FDCE (Setup_fdce_C_D)       -0.164    24.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 24.083    

Slack (MET) :             24.124ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.843ns  (logic 0.379ns (44.980%)  route 0.464ns (55.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X75Y102        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.464     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y103        FDCE (Setup_fdce_C_D)       -0.033    24.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 24.124    

Slack (MET) :             24.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X77Y102        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.379     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X76Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y102        FDCE (Setup_fdce_C_D)       -0.033    24.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 24.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       16.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.171ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.484ns (5.724%)  route 7.971ns (94.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.273     7.643    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]_2
    SLICE_X13Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/clk_40
    SLICE_X13Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X13Y172        FDCE (Recov_fdce_C_CLR)     -0.331    23.815    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 16.171    

Slack (MET) :             16.171ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.484ns (5.724%)  route 7.971ns (94.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.273     7.643    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]_2
    SLICE_X13Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/clk_40
    SLICE_X13Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X13Y172        FDCE (Recov_fdce_C_CLR)     -0.331    23.815    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 16.171    

Slack (MET) :             16.171ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.484ns (5.724%)  route 7.971ns (94.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.273     7.643    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]_2
    SLICE_X13Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/clk_40
    SLICE_X13Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X13Y172        FDCE (Recov_fdce_C_CLR)     -0.331    23.815    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 16.171    

Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.831%)  route 7.816ns (94.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 23.843 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.211     5.778    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     5.883 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__12/O
                         net (fo=125, routed)         1.605     7.488    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X10Y183        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.369    23.843    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X10Y183        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/C
                         clock pessimism              0.395    24.238    
                         clock uncertainty           -0.087    24.152    
    SLICE_X10Y183        FDCE (Recov_fdce_C_CLR)     -0.258    23.894    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.484ns (5.889%)  route 7.735ns (94.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.036     7.407    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]_4
    SLICE_X15Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/clk_40
    SLICE_X15Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X15Y172        FDCE (Recov_fdce_C_CLR)     -0.331    23.815    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.438ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/rxf_reg/PRE
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 0.484ns (5.884%)  route 7.742ns (94.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 23.835 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.043     7.414    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg1mpl_i_reg[4]_0
    SLICE_X13Y173        FDPE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/rxf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.361    23.835    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/clk_40
    SLICE_X13Y173        FDPE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/rxf_reg/C
                         clock pessimism              0.395    24.230    
                         clock uncertainty           -0.087    24.144    
    SLICE_X13Y173        FDPE (Recov_fdpe_C_PRE)     -0.292    23.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/rxf_reg
  -------------------------------------------------------------------
                         required time                         23.852    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 16.438    

Slack (MET) :             16.442ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 0.484ns (5.838%)  route 7.806ns (94.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 24.002 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         5.496     5.064    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X16Y201        LUT6 (Prop_lut6_I0_O)        0.105     5.169 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__13/O
                         net (fo=125, routed)         2.310     7.478    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X28Y216        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.528    24.002    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X28Y216        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                         clock pessimism              0.336    24.338    
                         clock uncertainty           -0.087    24.251    
    SLICE_X28Y216        FDCE (Recov_fdce_C_CLR)     -0.331    23.920    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         23.920    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 16.442    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.484ns (5.889%)  route 7.735ns (94.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.036     7.407    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]_0
    SLICE_X14Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/clk_40
    SLICE_X14Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X14Y172        FDCE (Recov_fdce_C_CLR)     -0.258    23.888    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]
  -------------------------------------------------------------------
                         required time                         23.888    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.484ns (5.889%)  route 7.735ns (94.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 23.837 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.699     6.266    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X19Y176        LUT5 (Prop_lut5_I0_O)        0.105     6.371 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29/O
                         net (fo=19, routed)          1.036     7.407    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]_0
    SLICE_X14Y172        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.363    23.837    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/clk_40
    SLICE_X14Y172        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/C
                         clock pessimism              0.395    24.232    
                         clock uncertainty           -0.087    24.146    
    SLICE_X14Y172        FDCE (Recov_fdce_C_CLR)     -0.258    23.888    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]
  -------------------------------------------------------------------
                         required time                         23.888    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.553ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 0.484ns (5.937%)  route 7.669ns (94.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 23.843 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.384    -0.812    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_fdre_C_Q)         0.379    -0.433 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=190, routed)         6.211     5.778    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_4_alias
    SLICE_X18Y181        LUT6 (Prop_lut6_I0_O)        0.105     5.883 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__12/O
                         net (fo=125, routed)         1.458     7.341    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X10Y184        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.369    23.843    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X10Y184        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                         clock pessimism              0.395    24.238    
                         clock uncertainty           -0.087    24.152    
    SLICE_X10Y184        FDCE (Recov_fdce_C_CLR)     -0.258    23.894    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.775%)  route 0.223ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X77Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X77Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.692%)  route 0.277ns (66.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.277    -0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X76Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.692%)  route 0.277ns (66.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.642    -0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.277    -0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X76Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.215ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.433ns (8.354%)  route 4.750ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.750     4.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X129Y127       FDCE (Recov_fdce_C_CLR)     -0.331    22.598    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 18.215    

Slack (MET) :             18.215ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.433ns (8.354%)  route 4.750ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.750     4.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X129Y127       FDCE (Recov_fdce_C_CLR)     -0.331    22.598    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 18.215    

Slack (MET) :             18.215ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.433ns (8.354%)  route 4.750ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.750     4.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X129Y127       FDCE (Recov_fdce_C_CLR)     -0.331    22.598    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 18.215    

Slack (MET) :             18.215ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.433ns (8.354%)  route 4.750ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 23.279 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.750     4.383    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.308    23.279    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000    23.279    
                         clock uncertainty           -0.351    22.929    
    SLICE_X129Y127       FDCE (Recov_fdce_C_CLR)     -0.331    22.598    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 18.215    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.433ns (8.983%)  route 4.387ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.387     4.020    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X126Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X126Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    23.280    
                         clock uncertainty           -0.351    22.930    
    SLICE_X126Y129       FDCE (Recov_fdce_C_CLR)     -0.331    22.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.433ns (8.990%)  route 4.383ns (91.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.383     4.016    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    23.280    
                         clock uncertainty           -0.351    22.930    
    SLICE_X127Y129       FDCE (Recov_fdce_C_CLR)     -0.331    22.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.433ns (8.990%)  route 4.383ns (91.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.383     4.016    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    23.280    
                         clock uncertainty           -0.351    22.930    
    SLICE_X127Y129       FDCE (Recov_fdce_C_CLR)     -0.331    22.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.433ns (8.990%)  route 4.383ns (91.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.383     4.016    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    23.280    
                         clock uncertainty           -0.351    22.930    
    SLICE_X127Y129       FDCE (Recov_fdce_C_CLR)     -0.331    22.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.433ns (8.990%)  route 4.383ns (91.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 23.280 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.383     4.016    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.309    23.280    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000    23.280    
                         clock uncertainty           -0.351    22.930    
    SLICE_X127Y129       FDCE (Recov_fdce_C_CLR)     -0.331    22.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.433ns (9.227%)  route 4.260ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 23.278 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       1.396    -0.800    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.367 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         4.260     3.892    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y128       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         1.307    23.278    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y128       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    23.278    
                         clock uncertainty           -0.351    22.928    
    SLICE_X127Y128       FDCE (Recov_fdce_C_CLR)     -0.331    22.597    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 18.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.164ns (6.638%)  route 2.307ns (93.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.307     1.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y128       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y128       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    -0.982    
                         clock uncertainty            0.351    -0.632    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.092    -0.724    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.164ns (6.638%)  route 2.307ns (93.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.307     1.740    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y128       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y128       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    -0.982    
                         clock uncertainty            0.351    -0.632    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.092    -0.724    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.164ns (6.461%)  route 2.374ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.374     1.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.351    -0.631    
    SLICE_X127Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.723    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.164ns (6.461%)  route 2.374ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.374     1.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.351    -0.631    
    SLICE_X127Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.723    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.164ns (6.461%)  route 2.374ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.374     1.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.351    -0.631    
    SLICE_X127Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.723    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.164ns (6.461%)  route 2.374ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.374     1.807    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X127Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X127Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.351    -0.631    
    SLICE_X127Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.723    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.534ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.164ns (6.451%)  route 2.378ns (93.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.378     1.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X126Y129       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.854    -0.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X126Y129       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.351    -0.631    
    SLICE_X126Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.723    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.715ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.164ns (6.027%)  route 2.557ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.557     1.990    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.852    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    -0.983    
                         clock uncertainty            0.351    -0.633    
    SLICE_X129Y127       FDCE (Remov_fdce_C_CLR)     -0.092    -0.725    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.164ns (6.027%)  route 2.557ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.557     1.990    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.852    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    -0.983    
                         clock uncertainty            0.351    -0.633    
    SLICE_X129Y127       FDCE (Remov_fdce_C_CLR)     -0.092    -0.725    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.164ns (6.027%)  route 2.557ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=18235, routed)       0.571    -0.731    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y126        FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.567 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=212, routed)         2.557     1.990    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X129Y127       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=535, routed)         0.852    -0.983    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X129Y127       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    -0.983    
                         clock uncertainty            0.351    -0.633    
    SLICE_X129Y127       FDCE (Remov_fdce_C_CLR)     -0.092    -0.725    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  2.715    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.916ns (25.192%)  route 2.720ns (74.808%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X58Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 28.958    

Slack (MET) :             28.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.916ns (25.192%)  route 2.720ns (74.808%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X58Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 28.958    

Slack (MET) :             28.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.916ns (25.192%)  route 2.720ns (74.808%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X58Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 28.958    

Slack (MET) :             28.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.916ns (25.192%)  route 2.720ns (74.808%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X58Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X58Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X58Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 28.958    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.916ns (25.218%)  route 2.716ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 36.716 - 33.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.399     4.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.398     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.508     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I1_O)        0.251     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.267     7.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.539     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X59Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.293    36.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X59Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.429    37.145    
                         clock uncertainty           -0.035    37.110    
    SLICE_X59Y116        FDCE (Recov_fdce_C_CLR)     -0.331    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X76Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X76Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.451     2.069    
    SLICE_X76Y103        FDCE (Remov_fdce_C_CLR)     -0.067     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.408%)  route 0.184ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.430     2.083    
    SLICE_X80Y104        FDCE (Remov_fdce_C_CLR)     -0.067     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.408%)  route 0.184ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.430     2.083    
    SLICE_X80Y104        FDCE (Remov_fdce_C_CLR)     -0.067     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.408%)  route 0.184ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.430     2.083    
    SLICE_X80Y104        FDCE (Remov_fdce_C_CLR)     -0.067     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.408%)  route 0.184ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.565     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.837     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.430     2.083    
    SLICE_X80Y104        FDCE (Remov_fdce_C_CLR)     -0.067     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.354    





