\hypertarget{struct_c_r_c___type_def}{}\doxysection{CRC\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_c___type_def}\index{CRC\_TypeDef@{CRC\_TypeDef}}


CRC calculation unit.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a9a70f5f2fbebcdd774297de50c6e52bd}{IDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a345cc3865484c3453afbcef579e01f95}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a13639f272f5093e184d726ed5a8945a3}{INIT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a0a6a8675609cee77ff162e575cfc74e8}{POL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CRC calculation unit. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}\label{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+CR}

CRC Control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}\label{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+DR}

CRC Data register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_c_r_c___type_def_a9a70f5f2fbebcdd774297de50c6e52bd}\label{struct_c_r_c___type_def_a9a70f5f2fbebcdd774297de50c6e52bd}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+IDR}

CRC Independent data register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_c_r_c___type_def_a13639f272f5093e184d726ed5a8945a3}\label{struct_c_r_c___type_def_a13639f272f5093e184d726ed5a8945a3}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!INIT@{INIT}}
\index{INIT@{INIT}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{INIT}{INIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+INIT}

Initial CRC value register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_c_r_c___type_def_a0a6a8675609cee77ff162e575cfc74e8}\label{struct_c_r_c___type_def_a0a6a8675609cee77ff162e575cfc74e8}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!POL@{POL}}
\index{POL@{POL}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+POL}

CRC polynomial register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_c_r_c___type_def_a345cc3865484c3453afbcef579e01f95}\label{struct_c_r_c___type_def_a345cc3865484c3453afbcef579e01f95}} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
