Analysis & Synthesis report for niosii_top
Sun Jan 10 04:52:08 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for niosii:u0|niosii_altpll_0:altpll_0
 18. Source assignments for niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2|niosii_altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 20. Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 25. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated
 30. Source assignments for niosii:u0|niosii_uart_0:uart_0
 31. Source assignments for niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001
 34. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 36. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 38. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004
 39. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 40. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 41. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007
 42. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_008
 43. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 44. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 45. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 76. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 77. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 78. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 79. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 80. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 81. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 82. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 83. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 84. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 85. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 86. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 87. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 88. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 89. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 90. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 91. Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 92. Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 93. Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 94. Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Source assignments for niosii:u0|altera_reset_controller:rst_controller_002
 99. Source assignments for niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
100. Source assignments for niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. Source assignments for niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
102. Source assignments for niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo
104. Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo
105. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a
106. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
107. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b
108. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
109. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
110. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram
111. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
113. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
114. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
115. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
116. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy
117. Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0
118. Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
119. Parameter Settings for User Entity Instance: niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
120. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
121. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
122. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
123. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator
124. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
125. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
126. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
127. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
128. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
129. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator
130. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator
131. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
132. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
133. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
134. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent
137. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo
140. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
141. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
144. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
147. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
148. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
151. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
155. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo
158. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent
159. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo
162. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent
163. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo
166. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|niosii_mm_interconnect_0_router_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_006|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_007|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_008|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_009|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_010|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
200. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
201. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
202. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
203. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
204. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
208. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
212. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
215. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
216. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
217. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
218. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
219. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
220. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
221. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
222. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
223. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
224. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
225. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
226. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
227. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
228. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
229. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
230. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
231. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
232. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
233. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
234. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
235. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
236. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
237. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
238. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
239. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
240. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
241. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
242. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
243. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
244. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
245. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
246. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
247. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
248. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
249. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
250. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
251. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
252. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
253. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
254. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
255. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
256. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
257. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
258. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
259. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
260. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
261. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
262. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
263. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016
264. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
265. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
266. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
267. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017
268. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
269. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
270. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
271. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018
272. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
273. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
274. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
275. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019
276. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
277. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
278. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
279. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020
280. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
281. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
282. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
283. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021
284. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
285. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
286. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
287. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022
288. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer
289. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
290. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
291. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023
292. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer
293. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
294. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
295. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
296. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
297. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
298. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
299. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
300. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
301. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
302. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
303. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
304. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer
305. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
306. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001
307. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
308. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002
309. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
310. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller
311. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
312. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
313. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001
314. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
315. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
316. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002
317. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
318. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
319. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003
320. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
321. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
322. scfifo Parameter Settings by Entity Instance
323. altsyncram Parameter Settings by Entity Instance
324. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_003"
325. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
326. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_002"
327. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001"
328. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
329. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller"
330. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023"
331. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022"
332. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021"
333. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020"
334. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019"
335. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018"
336. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017"
337. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016"
338. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
339. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
340. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
341. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
342. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
343. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
344. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
345. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
346. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
347. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
348. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
349. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
350. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
351. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
352. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
353. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
354. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
355. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
356. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode"
357. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode"
358. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo"
359. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo"
360. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent"
361. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo"
362. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo"
363. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent"
364. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo"
365. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
366. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
367. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo"
368. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
369. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
370. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
371. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
372. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
373. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
374. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
375. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
376. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
377. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo"
378. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo"
379. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent"
380. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
381. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
382. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
383. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
384. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator"
385. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator"
386. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
387. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
388. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
389. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
390. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
391. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator"
392. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
393. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
394. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
395. Port Connectivity Checks: "niosii:u0|niosii_uart_0:uart_0"
396. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy"
397. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
398. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
399. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib"
400. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
401. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
402. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace"
403. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk"
404. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk"
405. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug"
406. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci"
407. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench"
408. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0"
409. Port Connectivity Checks: "niosii:u0|niosii_jtag_uart_0:jtag_uart_0"
410. Port Connectivity Checks: "niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_altpll_e7h2:sd1"
411. Port Connectivity Checks: "niosii:u0|niosii_altpll_0:altpll_0"
412. Post-Synthesis Netlist Statistics for Top Partition
413. Elapsed Time Per Partition
414. Analysis & Synthesis Messages
415. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 10 04:52:08 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; niosii_top                                  ;
; Top-level Entity Name              ; niosii_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,218                                       ;
;     Total combinational functions  ; 2,959                                       ;
;     Dedicated logic registers      ; 2,676                                       ;
; Total registers                    ; 2676                                        ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 395,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; niosii_top         ; niosii_top         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; niosii_top.vhd                                                                                                                             ; yes             ; User VHDL File                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii_top.vhd                                                                        ;             ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/niosii.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/niosii.v                                                                 ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                              ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                   ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                   ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                           ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                 ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_translator.sv                            ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                  ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_controller.v                                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_synchronizer.v                                   ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                               ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_out.vhd                                                ; yes             ; Auto-Found VHDL File                         ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_out.vhd                                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd                                                ; yes             ; Auto-Found VHDL File                         ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd                                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v                                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_irq_mapper.sv                                          ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v                                          ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                    ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                  ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                           ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                            ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                        ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_007.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_007.sv                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                           ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0.v                                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v                                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v                          ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.hex                                   ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v                                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_pio_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_pio_0.v                                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_ms.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_ms.v                                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_us.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_us.v                                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v                                               ; niosii      ;
; scfifo.tdf                                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;             ;
; a_regfifo.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;             ;
; a_dpfifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;             ;
; a_i2fifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;             ;
; a_fffifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;             ;
; a_f2fifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;             ;
; aglobal151.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                         ;             ;
; db/scfifo_jr21.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/scfifo_jr21.tdf                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_dpfifo_l011.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_do7.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/cntr_do7.tdf                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_nio1.tdf                                                                ;             ;
; db/cntr_1ob.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/cntr_1ob.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                    ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                          ;             ;
; altera_fabric_endpoint.vhd                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                             ;             ;
; altsyncram.tdf                                                                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_6mc1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                              ;             ;
; db/altsyncram_4a31.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_4a31.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; db/altsyncram_72d1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_72d1.tdf                                                                ;             ;
; db/decode_jsa.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/decode_jsa.tdf                                                                     ;             ;
; db/mux_gob.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/mux_gob.tdf                                                                        ;             ;
; altera_std_synchronizer_bundle.v                                                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                       ;             ;
; sld_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld76229414/alt_sld_fab.v                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab.v                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; sld_rom_sr.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,218                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 2959                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 1492                                                                                ;
;     -- 3 input functions                    ; 769                                                                                 ;
;     -- <=2 input functions                  ; 698                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 2722                                                                                ;
;     -- arithmetic mode                      ; 237                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 2676                                                                                ;
;     -- Dedicated logic registers            ; 2676                                                                                ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 17                                                                                  ;
; Total memory bits                           ; 395264                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_altpll_e7h2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2625                                                                                ;
; Total fan-out                               ; 21556                                                                               ;
; Average fan-out                             ; 3.68                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |niosii_top                                                                                                                             ; 2959 (1)          ; 2676 (0)     ; 395264      ; 0            ; 0       ; 0         ; 17   ; 0            ; |niosii_top                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |niosii:u0|                                                                                                                          ; 2808 (0)          ; 2593 (0)     ; 395264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0                                                                                                                                                                                                                                                                                                                                                                                 ; niosii       ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                             ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                             ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                       ; niosii       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; niosii       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; niosii       ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; niosii       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; niosii       ;
;       |ip_pwm_top:ip_pwm_0|                                                                                                             ; 198 (134)         ; 160 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0                                                                                                                                                                                                                                                                                                                                                             ; niosii       ;
;          |ip_pwm_out:PWM_0|                                                                                                             ; 36 (36)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0                                                                                                                                                                                                                                                                                                                                            ; niosii       ;
;          |ip_pwm_out:PWM_1|                                                                                                             ; 28 (28)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1                                                                                                                                                                                                                                                                                                                                            ; niosii       ;
;       |niosii_altpll_0:altpll_0|                                                                                                        ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |niosii_altpll_0_altpll_e7h2:sd1|                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_altpll_e7h2:sd1                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |niosii_altpll_0_stdsync_sv6:stdsync2|                                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                   ; niosii       ;
;             |niosii_altpll_0_dffpipe_l2c:dffpipe3|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2|niosii_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                              ; niosii       ;
;       |niosii_jtag_uart_0:jtag_uart_0|                                                                                                  ; 146 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; niosii       ;
;          |alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 57 (57)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; work         ;
;          |niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|                                                                  ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; niosii       ;
;             |scfifo:rfifo|                                                                                                              ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 15 (9)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; work         ;
;          |niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; niosii       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; work         ;
;       |niosii_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 964 (0)           ; 1324 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                            ; niosii       ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; niosii       ;
;          |altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo|                                                                       ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                               ; niosii       ;
;          |altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|                                                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; niosii       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; niosii       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                                                              ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|                                                                           ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|                                                                             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|                                                                           ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|                                                                             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|                                                                             ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 6 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 5 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 6 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)             ; 28 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 5 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 16 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 6 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)             ; 16 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 5 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 5 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 5 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 3 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 3 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 3 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                         ; 3 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                         ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)             ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                     ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 94 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                       ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                       ; niosii       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; niosii       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; niosii       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; niosii       ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                   ; niosii       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                     ; niosii       ;
;          |altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; niosii       ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                             ; niosii       ;
;          |altera_merlin_slave_agent:timer_ms_s1_agent|                                                                                  ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent                                                                                                                                                                                                                                                                                          ; niosii       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                            ; niosii       ;
;          |altera_merlin_slave_agent:timer_us_s1_agent|                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent                                                                                                                                                                                                                                                                                          ; niosii       ;
;          |altera_merlin_slave_agent:uart_0_s1_agent|                                                                                    ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                                                                                            ; niosii       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                              ; niosii       ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                         ; niosii       ;
;          |altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator|                                                                    ; 6 (6)             ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator                                                                                                                                                                                                                                                                            ; niosii       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; niosii       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; niosii       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_merlin_slave_translator:timer_ms_s1_translator|                                                                        ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator                                                                                                                                                                                                                                                                                ; niosii       ;
;          |altera_merlin_slave_translator:timer_us_s1_translator|                                                                        ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator                                                                                                                                                                                                                                                                                ; niosii       ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                  ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                 ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 9 (5)             ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                 ; 62 (58)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                 ; 12 (8)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                 ; 29 (25)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                 ; 32 (28)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                 ; 32 (28)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 22 (18)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; niosii       ;
;          |niosii_mm_interconnect_0_router:router_001|                                                                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                           ; niosii       ;
;          |niosii_mm_interconnect_0_router:router|                                                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_008|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                                                                                                                                                 ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 124 (124)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; niosii       ;
;       |niosii_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1031 (0)          ; 586 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; niosii       ;
;          |niosii_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1031 (734)        ; 586 (315)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; niosii       ;
;             |niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|                                                   ; 297 (42)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; niosii       ;
;                   |niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; niosii       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck                                                            ; niosii       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; work         ;
;                |niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; niosii       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;                |niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; niosii       ;
;                   |niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; niosii       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_4a31:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;             |niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; niosii       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; work         ;
;             |niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; niosii       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; work         ;
;       |niosii_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 11 (0)            ; 1 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 11 (0)            ; 1 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_72d1:auto_generated|                                                                                            ; 11 (0)            ; 1 (1)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated                                                                                                                                                                                                                                                                               ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                                            ; work         ;
;                |mux_gob:mux2|                                                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                                                                  ; work         ;
;       |niosii_pio_0:pio_0|                                                                                                              ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                              ; niosii       ;
;       |niosii_timer_ms:timer_ms|                                                                                                        ; 125 (125)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_timer_ms:timer_ms                                                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;       |niosii_timer_us:timer_us|                                                                                                        ; 141 (141)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_timer_us:timer_us                                                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;       |niosii_uart_0:uart_0|                                                                                                            ; 166 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_uart_0_regs:the_niosii_uart_0_regs|                                                                                    ; 59 (59)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs                                                                                                                                                                                                                                                                                                                  ; niosii       ;
;          |niosii_uart_0_rx:the_niosii_uart_0_rx|                                                                                        ; 61 (61)           ; 44 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                  ; work         ;
;          |niosii_uart_0_tx:the_niosii_uart_0_tx|                                                                                        ; 46 (46)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 12000        ; 32           ; --           ; --           ; 384000 ; niosii_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                  ;
; N/A    ; Qsys                                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0                                                                                                                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altpll                                   ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_altpll_0:altpll_0                                                                                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_irq_mapper                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_irq_mapper:irq_mapper                                                                                                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo                                                                                                                                                         ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                         ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                     ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router                                                                                                                                                                         ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001                                                                                                                                                                     ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_006                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_007                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_008                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_009                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_010                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent                                                                                                                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator                                                                                                                                                          ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent                                                                                                                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator                                                                                                                                                          ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_nios2_gen2                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                          ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu                                                                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_pio_0:pio_0                                                                                                                                                                                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_timer                      ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_timer_ms:timer_ms                                                                                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_timer                      ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_timer_us:timer_us                                                                                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
; Altera ; altera_avalon_uart                       ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_uart_0:uart_0                                                                                                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,54..56,58,60,61,76..78]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..7,54..56,58,60,61,76..78]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..7,54..56,58,60,61,76..78]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,1,54..56,58,60,61,76..78]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,1,54..56,58,60,61,76..78]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,54..56,58,60,61,76..78]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,54..56,58,60,61,76..78]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54,58,60,61,75..78]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54,58,60,61,75..78]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator|av_chipselect_pre                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator|av_chipselect_pre                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                               ; Merged with niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator|waitrequest_reset_override                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                       ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator|waitrequest_reset_override                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                   ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[7]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[7]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[6]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[6]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[5]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[5]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[4]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[4]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[3]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[3]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[2]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[2]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[1]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[1]                                                                                                                                                                                                                                                                             ;
; niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_1|pwm_cnt_div[0]                                                                                                                                                                                                                                                                             ; Merged with niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0|pwm_cnt_div[0]                                                                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator|waitrequest_reset_override                                                                                                                                                                                                     ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator|waitrequest_reset_override                                                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                           ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                            ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ;
; niosii:u0|niosii_timer_us:timer_us|counter_is_running                                                                                                                                                                                                                                                                                     ; Merged with niosii:u0|niosii_timer_ms:timer_ms|counter_is_running                                                                                                                                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                          ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1484                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                        ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                      ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                      ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                             ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                              ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                              ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0]                                                                                                                                                                                                                               ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                   ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                       ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                ; Stuck at GND              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2676  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 252   ;
; Number of registers using Asynchronous Clear ; 2185  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1262  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[0]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[1]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[2]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[5]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[6]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[7]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[8]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_ms:timer_ms|internal_counter[9]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[4]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[20]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[1]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[2]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[3]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[5]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[6]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[7]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[8]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[9]                                                                                                                                                                                              ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[10]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[11]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[12]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[13]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[14]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[15]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[16]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[17]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[18]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[19]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[21]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[22]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[23]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[24]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[25]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[26]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[27]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[28]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[29]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[30]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_timer_us:timer_us|internal_counter[31]                                                                                                                                                                                             ; 3       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx|txd                                                                                                                                                                            ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; 671     ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx|pre_txd                                                                                                                                                                        ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                              ; 1       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator|waitrequest_reset_override                                                                                                           ; 8       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                            ; 11      ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 57      ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                              ; 1       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                       ; 9       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                     ; 3       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                      ; 3       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                               ; 9       ;
; niosii:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                            ; 1       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                ; 11      ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                             ; 4       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                        ; 4       ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx|tx_ready                                                                                                                                                                       ; 6       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                ; 3       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                         ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                         ; 4       ;
; niosii:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                            ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                      ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs|baud_divisor[1]                                                                                                                                                            ; 3       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs|baud_divisor[4]                                                                                                                                                            ; 3       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs|baud_divisor[5]                                                                                                                                                            ; 3       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs|baud_divisor[7]                                                                                                                                                            ; 3       ;
; niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs|baud_divisor[8]                                                                                                                                                            ; 3       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                            ; 1       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; 512     ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator|waitrequest_reset_override                                                                                                               ; 6       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                              ; 1       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                  ; 2       ;
; niosii:u0|niosii_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                       ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                              ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                              ; 1       ;
; niosii:u0|niosii_timer_ms:timer_ms|period_l_register[0]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_h_register[0]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_ms:timer_ms|period_l_register[1]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_l_register[1]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_h_register[1]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_l_register[2]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_h_register[2]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_ms:timer_ms|period_l_register[2]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_l_register[3]                                                                                                                                                                                             ; 2       ;
; niosii:u0|niosii_timer_us:timer_us|period_h_register[3]                                                                                                                                                                                             ; 2       ;
; Total number of inverted registers = 134*                                                                                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|slv_reg0[19]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|slv_reg2[11]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|slv_reg1[7]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|ip_pwm_top:ip_pwm_0|slv_reg3[0]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|baud_rate_counter[3]                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                           ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 96 LEs               ; 5344 LEs               ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator|av_readdata_pre[19]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_logic_result[3]                                                                                                                                                                                                                                              ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|src_channel[4]                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for niosii:u0|niosii_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2|niosii_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for niosii:u0|niosii_uart_0:uart_0 ;
+-----------------------------+-------+------+----------+
; Assignment                  ; Value ; From ; To       ;
+-----------------------------+-------+------+----------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -        ;
+-----------------------------+-------+------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; niosii_onchip_memory2_0.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 14                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 12000                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; niosii_onchip_memory2_0.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 12000                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_72d1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|niosii_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_006|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_007|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_008|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_009|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_010|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                ;
+--------------------+-------+---------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                      ;
+--------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 12000                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_ms_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_ms_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_us_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_us_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ip_pwm_0_avs_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_ms_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_uart_0:uart_0" ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_altpll_e7h2:sd1"                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_altpll_0:altpll_0" ;
+-----------+--------+----------+--------------------------------+
; Port      ; Type   ; Severity ; Details                        ;
+-----------+--------+----------+--------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected         ;
; locked    ; Output ; Info     ; Explicitly unconnected         ;
; phasedone ; Output ; Info     ; Explicitly unconnected         ;
+-----------+--------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 2593                        ;
;     CLR               ; 1070                        ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 107                         ;
;     ENA               ; 270                         ;
;     ENA CLR           ; 854                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 72                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 26                          ;
;     SLD               ; 6                           ;
;     plain             ; 128                         ;
; cycloneiii_lcell_comb ; 2810                        ;
;     arith             ; 229                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 169                         ;
;         3 data inputs ; 59                          ;
;     normal            ; 2581                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 104                         ;
;         2 data inputs ; 378                         ;
;         3 data inputs ; 675                         ;
;         4 data inputs ; 1421                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Jan 10 04:51:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_pwm -c niosii_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "niosii.qsys"
Info (12250): 2016.01.10.04:51:17 Progress: Loading prj_niosii_pwm/niosii.qsys
Info (12250): 2016.01.10.04:51:18 Progress: Reading input file
Info (12250): 2016.01.10.04:51:18 Progress: Adding altpll_0 [altpll 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module altpll_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module clk_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding ip_pwm_0 [ip_pwm 1.0]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module ip_pwm_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding pio_0 [altera_avalon_pio 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module pio_0
Info (12250): 2016.01.10.04:51:19 Progress: Adding timer_ms [altera_avalon_timer 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module timer_ms
Info (12250): 2016.01.10.04:51:19 Progress: Adding timer_us [altera_avalon_timer 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module timer_us
Info (12250): 2016.01.10.04:51:19 Progress: Adding uart_0 [altera_avalon_uart 15.1]
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing module uart_0
Info (12250): 2016.01.10.04:51:19 Progress: Building connections
Info (12250): 2016.01.10.04:51:19 Progress: Parameterizing connections
Info (12250): 2016.01.10.04:51:19 Progress: Validating
Info (12250): 2016.01.10.04:51:20 Progress: Done reading input file
Warning (12251): Niosii.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Niosii.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Niosii.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Niosii: Generating niosii "niosii" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info (12250): Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_001.sink7
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink8
Warning (12251): Niosii: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning (12251): Niosii: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info (12250): Altpll_0: "niosii" instantiated altpll "altpll_0"
Info (12250): Ip_pwm_0: "niosii" instantiated ip_pwm "ip_pwm_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0004_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'
Info (12250): Jtag_uart_0: "niosii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "niosii" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0005_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "niosii" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_0: Starting RTL generation for module 'niosii_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0006_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0006_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'niosii_pio_0'
Info (12250): Pio_0: "niosii" instantiated altera_avalon_pio "pio_0"
Info (12250): Timer_ms: Starting RTL generation for module 'niosii_timer_ms'
Info (12250): Timer_ms:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosii_timer_ms --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0007_timer_ms_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0007_timer_ms_gen//niosii_timer_ms_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_ms: Done RTL generation for module 'niosii_timer_ms'
Info (12250): Timer_ms: "niosii" instantiated altera_avalon_timer "timer_ms"
Info (12250): Timer_us: Starting RTL generation for module 'niosii_timer_us'
Info (12250): Timer_us:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosii_timer_us --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0008_timer_us_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0008_timer_us_gen//niosii_timer_us_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_us: Done RTL generation for module 'niosii_timer_us'
Info (12250): Timer_us: "niosii" instantiated altera_avalon_timer "timer_us"
Info (12250): Uart_0: Starting RTL generation for module 'niosii_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosii_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0009_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0009_uart_0_gen//niosii_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'niosii_uart_0'
Info (12250): Uart_0: "niosii" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "niosii" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "niosii" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "niosii" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "niosii" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0013_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_5916896708044328930.dir/0013_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.01.10 04:51:39 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.01.10 04:51:39 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.01.10 04:51:42 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.01.10 04:51:43 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.01.10 04:51:43 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2016.01.10 04:51:44 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Niosii: Done "niosii" with 31 modules, 49 files
Info (12249): Finished elaborating Qsys system entity "niosii.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file niosii_top.vhd
    Info (12022): Found design unit 1: niosii_top-Behavioral File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii_top.vhd Line: 66
    Info (12023): Found entity 1: niosii_top File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii_top.vhd Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v
    Info (12023): Found entity 1: niosii File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/niosii/submodules/ip_pwm_out.vhd
    Info (12022): Found design unit 1: ip_pwm_out-Behavioral File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_out.vhd Line: 47
    Info (12023): Found entity 1: ip_pwm_out File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_out.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/niosii/submodules/ip_pwm_top.vhd
    Info (12022): Found design unit 1: ip_pwm_top-rtl File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd Line: 30
    Info (12023): Found entity 1: ip_pwm_top File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd Line: 15
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_altpll_0.v
    Info (12023): Found entity 1: niosii_altpll_0_dffpipe_l2c File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 38
    Info (12023): Found entity 2: niosii_altpll_0_stdsync_sv6 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 99
    Info (12023): Found entity 3: niosii_altpll_0_altpll_e7h2 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 131
    Info (12023): Found entity 4: niosii_altpll_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 222
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv
    Info (12023): Found entity 1: niosii_irq_mapper File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart_0.v
    Info (12023): Found entity 1: niosii_jtag_uart_0_sim_scfifo_w File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: niosii_jtag_uart_0_scfifo_w File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: niosii_jtag_uart_0_sim_scfifo_r File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: niosii_jtag_uart_0_scfifo_r File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: niosii_jtag_uart_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v
    Info (12023): Found entity 1: niosii_mm_interconnect_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_cmd_demux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_cmd_mux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_router_default_decode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: niosii_mm_interconnect_0_router File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_router_002_default_decode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: niosii_mm_interconnect_0_router_002 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_demux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_demux_001 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_demux_007 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_mux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_register_bank_a_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: niosii_nios2_gen2_0_cpu_register_bank_b_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: niosii_nios2_gen2_0_cpu_nios2_oci_debug File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: niosii_nios2_gen2_0_cpu_nios2_oci_break File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: niosii_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: niosii_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: niosii_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: niosii_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1278
    Info (12023): Found entity 9: niosii_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1345
    Info (12023): Found entity 10: niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1426
    Info (12023): Found entity 11: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1497
    Info (12023): Found entity 12: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1539
    Info (12023): Found entity 13: niosii_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1585
    Info (12023): Found entity 14: niosii_nios2_gen2_0_cpu_nios2_oci_pib File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2070
    Info (12023): Found entity 15: niosii_nios2_gen2_0_cpu_nios2_oci_im File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2092
    Info (12023): Found entity 16: niosii_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2161
    Info (12023): Found entity 17: niosii_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2177
    Info (12023): Found entity 18: niosii_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2269
    Info (12023): Found entity 19: niosii_nios2_gen2_0_cpu_nios2_ocimem File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2332
    Info (12023): Found entity 20: niosii_nios2_gen2_0_cpu_nios2_oci File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2510
    Info (12023): Found entity 21: niosii_nios2_gen2_0_cpu File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2981
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_tck File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_test_bench File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_onchip_memory2_0.v
    Info (12023): Found entity 1: niosii_onchip_memory2_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_pio_0.v
    Info (12023): Found entity 1: niosii_pio_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_ms.v
    Info (12023): Found entity 1: niosii_timer_ms File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_ms.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_us.v
    Info (12023): Found entity 1: niosii_timer_us File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_timer_us.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_uart_0.v
    Info (12023): Found entity 1: niosii_uart_0_tx File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 21
    Info (12023): Found entity 2: niosii_uart_0_rx_stimulus_source File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 193
    Info (12023): Found entity 3: niosii_uart_0_rx File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 286
    Info (12023): Found entity 4: niosii_uart_0_regs File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 544
    Info (12023): Found entity 5: niosii_uart_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 800
Info (12127): Elaborating entity "niosii_top" for the top level hierarchy
Info (12128): Elaborating entity "niosii" for hierarchy "niosii:u0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii_top.vhd Line: 93
Info (12128): Elaborating entity "niosii_altpll_0" for hierarchy "niosii:u0|niosii_altpll_0:altpll_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 114
Info (12128): Elaborating entity "niosii_altpll_0_stdsync_sv6" for hierarchy "niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 271
Info (12128): Elaborating entity "niosii_altpll_0_dffpipe_l2c" for hierarchy "niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_stdsync_sv6:stdsync2|niosii_altpll_0_dffpipe_l2c:dffpipe3" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 117
Info (12128): Elaborating entity "niosii_altpll_0_altpll_e7h2" for hierarchy "niosii:u0|niosii_altpll_0:altpll_0|niosii_altpll_0_altpll_e7h2:sd1" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_altpll_0.v Line: 277
Info (12128): Elaborating entity "ip_pwm_top" for hierarchy "niosii:u0|ip_pwm_top:ip_pwm_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 127
Warning (10492): VHDL Process Statement warning at ip_pwm_top.vhd(91): signal "avs_s0_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd Line: 91
Info (12128): Elaborating entity "ip_pwm_out" for hierarchy "niosii:u0|ip_pwm_top:ip_pwm_0|ip_pwm_out:PWM_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/ip_pwm_top.vhd Line: 113
Info (12128): Elaborating entity "niosii_jtag_uart_0" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 140
Info (12128): Elaborating entity "niosii_jtag_uart_0_scfifo_w" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "niosii_jtag_uart_0_scfifo_r" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "niosii_nios2_gen2_0" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 169
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_test_bench" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 3689
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4205
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4223
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4709
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2678
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2708
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2729
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2755
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2771
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2786
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1394
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2801
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1703
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1712
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1721
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2806
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2820
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2839
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2859
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2480
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_4a31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2961
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "niosii_onchip_memory2_0" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 182
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "niosii_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "12000"
    Info (12134): Parameter "numwords_a" = "12000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf
    Info (12023): Found entity 1: altsyncram_72d1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_72d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_72d1" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|decode_jsa:decode3" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_72d1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|mux_gob:mux2" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/altsyncram_72d1.tdf Line: 45
Info (12128): Elaborating entity "niosii_pio_0" for hierarchy "niosii:u0|niosii_pio_0:pio_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 193
Info (12128): Elaborating entity "niosii_timer_ms" for hierarchy "niosii:u0|niosii_timer_ms:timer_ms" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 204
Info (12128): Elaborating entity "niosii_timer_us" for hierarchy "niosii:u0|niosii_timer_us:timer_us" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 215
Info (12128): Elaborating entity "niosii_uart_0" for hierarchy "niosii:u0|niosii_uart_0:uart_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 232
Info (12128): Elaborating entity "niosii_uart_0_tx" for hierarchy "niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_tx:the_niosii_uart_0_tx" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 873
Info (12128): Elaborating entity "niosii_uart_0_rx" for hierarchy "niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 891
Info (12128): Elaborating entity "niosii_uart_0_rx_stimulus_source" for hierarchy "niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_rx:the_niosii_uart_0_rx|niosii_uart_0_rx_stimulus_source:the_niosii_uart_0_rx_stimulus_source" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 363
Info (12128): Elaborating entity "niosii_uart_0_regs" for hierarchy "niosii:u0|niosii_uart_0:uart_0|niosii_uart_0_regs:the_niosii_uart_0_regs" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 922
Info (12128): Elaborating entity "niosii_mm_interconnect_0" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 310
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1109
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ip_pwm_0_avs_s0_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1173
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1237
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1301
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1365
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1429
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1493
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_us_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1557
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1702
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1783
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1867
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1908
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ip_pwm_0_avs_s0_agent_rdata_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2074
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3170
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_default_decode" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_002" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3202
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_002_default_decode" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "niosii_mm_interconnect_0_cmd_demux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3395
Info (12128): Elaborating entity "niosii_mm_interconnect_0_cmd_mux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3483
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_demux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3690
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_demux_001" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3713
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_demux_007" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux_007:rsp_demux_007" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3851
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_mux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 3939
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4038
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 4849
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "niosii_irq_mapper" for hierarchy "niosii:u0|niosii_irq_mapper:irq_mapper" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 320
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 331
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosii:u0|altera_reset_controller:rst_controller" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 416
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosii:u0|altera_reset_controller:rst_controller_002" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/niosii.v Line: 542
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.01.10.04:51:54 Progress: Loading sld76229414/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76229414/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/sld76229414/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/db/ip/niosii/submodules/niosii_uart_0.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/output_files/niosii_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p_button[1]" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/niosii_top.vhd Line: 54
Info (21057): Implemented 4747 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 4548 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Sun Jan 10 04:52:08 2016
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pwm/output_files/niosii_top.map.smsg.


