<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1133" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1133{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2_1133{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1133{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1133{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1133{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-1.04px;}
#t6_1133{left:96px;bottom:1017px;letter-spacing:0.08px;}
#t7_1133{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1133{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_1133{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1133{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_1133{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tc_1133{left:96px;bottom:861px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1133{left:96px;bottom:840px;letter-spacing:0.1px;word-spacing:-0.42px;}
#te_1133{left:96px;bottom:818px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_1133{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tg_1133{left:96px;bottom:775px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1133{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_1133{left:96px;bottom:733px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tj_1133{left:96px;bottom:674px;letter-spacing:0.19px;}
#tk_1133{left:192px;bottom:674px;letter-spacing:0.16px;word-spacing:0.05px;}
#tl_1133{left:96px;bottom:638px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1133{left:96px;bottom:617px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1133{left:96px;bottom:586px;}
#to_1133{left:124px;bottom:586px;letter-spacing:0.07px;word-spacing:-0.42px;}
#tp_1133{left:96px;bottom:559px;}
#tq_1133{left:124px;bottom:559px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tr_1133{left:96px;bottom:531px;}
#ts_1133{left:124px;bottom:531px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tt_1133{left:96px;bottom:496px;letter-spacing:0.13px;word-spacing:-0.82px;}
#tu_1133{left:96px;bottom:475px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tv_1133{left:96px;bottom:453px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tw_1133{left:96px;bottom:432px;letter-spacing:0.11px;word-spacing:-0.42px;}
#tx_1133{left:96px;bottom:397px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ty_1133{left:96px;bottom:375px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tz_1133{left:96px;bottom:354px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t10_1133{left:96px;bottom:332px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_1133{left:96px;bottom:297px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t12_1133{left:96px;bottom:267px;}
#t13_1133{left:124px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_1133{left:124px;bottom:245px;letter-spacing:0.09px;word-spacing:-0.99px;}
#t15_1133{left:124px;bottom:224px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t16_1133{left:124px;bottom:203px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t17_1133{left:124px;bottom:181px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t18_1133{left:96px;bottom:146px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t19_1133{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1133{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1133{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1133{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1133{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1133{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1133{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1133{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1133" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1133Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1133" style="-webkit-user-select: none;"><object width="935" height="1210" data="1133/1133.svg" type="image/svg+xml" id="pdf1133" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1133" class="t s1_1133">Shadow Stacks </span><span id="t2_1133" class="t s2_1133">678 </span>
<span id="t3_1133" class="t s3_1133">24593—Rev. 3.41—June 2023 </span><span id="t4_1133" class="t s3_1133">AMD64 Technology </span>
<span id="t5_1133" class="t s4_1133">before entering the operating system and if shadow stacks are enabled at CPL=0, then SSP is cleared to </span>
<span id="t6_1133" class="t s4_1133">0. </span>
<span id="t7_1133" class="t s4_1133">Unlike other inter-privilege far transfers, SYSCALL does not automatically perform a switch to a </span>
<span id="t8_1133" class="t s4_1133">supervisor shadow stack. If shadow stacks are enabled at CPL=0, prior to executing a CALL </span>
<span id="t9_1133" class="t s4_1133">instruction or similar transfer of control that pushes a return address to the shadow stack, software at </span>
<span id="ta_1133" class="t s4_1133">the OS entry point must ensure that a supervisor shadow stack is available for use. System software </span>
<span id="tb_1133" class="t s4_1133">can use SETSSBSY to set up a supervisor shadow stack. </span>
<span id="tc_1133" class="t s4_1133">The operating system uses the SYSRET instruction to return to the application running at CPL=3. If </span>
<span id="td_1133" class="t s4_1133">shadow stacks are enabled at CPL=3, SYSRET restores SSP from PL3_SSP. Prior to using SYSRET </span>
<span id="te_1133" class="t s4_1133">to return to the application, system software can use the CLRSSBSY to tear down the supervisor </span>
<span id="tf_1133" class="t s4_1133">shadow stack. Because CLRSSYBSY clears the SSP to 0, system software must ensure that any </span>
<span id="tg_1133" class="t s4_1133">subsequent interrupt or exception that may occur in CPL=0 prior to the SYSRET is configured to use </span>
<span id="th_1133" class="t s4_1133">the ISST stack-switching mechanism. Otherwise taking an interrupt or exception with SSP=0 will </span>
<span id="ti_1133" class="t s4_1133">likely result in a fault due to SSP wrap-around. </span>
<span id="tj_1133" class="t s5_1133">18.8 </span><span id="tk_1133" class="t s5_1133">Shadow Stack Operation for Task Switches </span>
<span id="tl_1133" class="t s4_1133">The legacy x86 task-switch mechanism transfers program control to a new task when any of the </span>
<span id="tm_1133" class="t s4_1133">following control transfers occur: </span>
<span id="tn_1133" class="t s6_1133">• </span><span id="to_1133" class="t s4_1133">A CALL or JMP instruction references a task gate or TSS descriptor. </span>
<span id="tp_1133" class="t s6_1133">• </span><span id="tq_1133" class="t s4_1133">A software-interrupt instruction (INTn), exception or external interrupt references a task gate. </span>
<span id="tr_1133" class="t s6_1133">• </span><span id="ts_1133" class="t s4_1133">An IRET is executed when the EFLAGS.NT bit is set to 1. </span>
<span id="tt_1133" class="t s4_1133">Shadow stack operations for legacy x86 task switches are summarized in this section. Because the x86 </span>
<span id="tu_1133" class="t s4_1133">task management feature is supported by the AMD64 architecture only in legacy mode </span>
<span id="tv_1133" class="t s4_1133">(EFER.LMA=0), the shadow stack operations described below only apply to legacy mode. (See </span>
<span id="tw_1133" class="t s4_1133">“Switching Tasks” on page 379 for more information on task switching). </span>
<span id="tx_1133" class="t s4_1133">When switching to a new task with shadow stacks enabled, the new task must use a 32-bit TSS. The </span>
<span id="ty_1133" class="t s4_1133">SSP for the new task is located at TSS offset 104. Since the SSP is 4 bytes in legacy mode, the TSS </span>
<span id="tz_1133" class="t s4_1133">must be at least 108 bytes in size. The SSP must be aligned to an 8-byte boundary and point to a </span>
<span id="t10_1133" class="t s4_1133">supervisor shadow stack token. </span>
<span id="t11_1133" class="t s4_1133">If the task switch is initiated by a CALL/JMP/INTn instruction, or an interrupt or exception: </span>
<span id="t12_1133" class="t s6_1133">• </span><span id="t13_1133" class="t s4_1133">For task switches originating at CPL=3, and if shadow stacks are enabled at that CPL, the current </span>
<span id="t14_1133" class="t s4_1133">SSP is saved to PL3_SSP. Otherwise, for task switches originating at supervisor-level (CPL=0,1,2) </span>
<span id="t15_1133" class="t s4_1133">the current SSP is saved onto the new shadow stack along with current CS and LIP. If shadow </span>
<span id="t16_1133" class="t s4_1133">stacks are enabled at the CPL of the new task, the busy bit is set in the supervisor shadow stack </span>
<span id="t17_1133" class="t s4_1133">token pointed to by the SSP of the incoming task. </span>
<span id="t18_1133" class="t s4_1133">If the task switch is initiated by an IRET instruction: </span>
<span id="t19_1133" class="t s7_1133">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
