{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680609148922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680609148923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 18:52:28 2023 " "Processing started: Tue Apr 04 18:52:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680609148923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680609148923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680609148923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680609150142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/SELECTOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150217 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.bdf " "Entity \"MUX\" obtained from \"MUX.bdf\" instead of from Quartus II megafunction library" {  } { { "MUX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/MUX.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1680609150223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/mcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/mcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCELL " "Found entity 1: MCELL" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/32x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/32x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32X8RAM " "Found entity 1: 32X8RAM" {  } { { "../32X8RAM/32X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/8x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/8x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8X8RAM " "Found entity 1: 8X8RAM" {  } { { "../32X8RAM/8X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/2x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/2x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2X8RAM " "Found entity 1: 2X8RAM" {  } { { "../32X8RAM/2X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/32x8ram/2to4dcdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/32x8ram/2to4dcdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2TO4DCDR " "Found entity 1: 2TO4DCDR" {  } { { "../32X8RAM/2TO4DCDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2TO4DCDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../BCDcounter/mux2_1.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/has.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/has.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "../BCDcounter/HAS.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/HAS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/currentcourses/digitallogicdesign/tasks/bcdcounter/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /currentcourses/digitallogicdesign/tasks/bcdcounter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../BCDcounter/counter.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STACK " "Found entity 1: STACK" {  } { { "STACK.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_ADDR " "Found entity 1: TOP_ADDR" {  } { { "TOP_ADDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP_ADDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top-1_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top-1_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP-1_ADDR " "Found entity 1: TOP-1_ADDR" {  } { { "TOP-1_ADDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP-1_ADDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680609150271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680609150271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STACK " "Elaborating entity \"STACK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680609150317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_ADDR TOP_ADDR:inst " "Elaborating entity \"TOP_ADDR\" for hierarchy \"TOP_ADDR:inst\"" {  } { { "STACK.bdf" "inst" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 128 368 504 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter TOP_ADDR:inst\|counter:top " "Elaborating entity \"counter\" for hierarchy \"TOP_ADDR:inst\|counter:top\"" {  } { { "TOP_ADDR.bdf" "top" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/TOP_ADDR.bdf" { { 248 712 840 440 "top" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 TOP_ADDR:inst\|counter:top\|mux2_1:inst14 " "Elaborating entity \"mux2_1\" for hierarchy \"TOP_ADDR:inst\|counter:top\|mux2_1:inst14\"" {  } { { "../BCDcounter/counter.bdf" "inst14" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { { 272 -152 -56 368 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS TOP_ADDR:inst\|counter:top\|HAS:inst13 " "Elaborating entity \"HAS\" for hierarchy \"TOP_ADDR:inst\|counter:top\|HAS:inst13\"" {  } { { "../BCDcounter/counter.bdf" "inst13" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/BCDcounter/counter.bdf" { { 120 -96 40 248 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32X8RAM 32X8RAM:inst3 " "Elaborating entity \"32X8RAM\" for hierarchy \"32X8RAM:inst3\"" {  } { { "STACK.bdf" "inst3" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 416 576 744 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8X8RAM 32X8RAM:inst3\|8X8RAM:inst1 " "Elaborating entity \"8X8RAM\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\"" {  } { { "../32X8RAM/32X8RAM.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { { 296 912 1080 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2X8RAM 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10 " "Elaborating entity \"2X8RAM\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\"" {  } { { "../32X8RAM/8X8RAM.bdf" "inst10" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 320 736 888 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCELL 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7 " "Elaborating entity \"MCELL\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\"" {  } { { "../32X8RAM/2X8RAM.bdf" "mc7" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { { 272 520 632 400 "mc7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2TO4DCDR 32X8RAM:inst3\|8X8RAM:inst1\|2TO4DCDR:inst4 " "Elaborating entity \"2TO4DCDR\" for hierarchy \"32X8RAM:inst3\|8X8RAM:inst1\|2TO4DCDR:inst4\"" {  } { { "../32X8RAM/8X8RAM.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 152 416 512 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR SELECTOR:inst4 " "Elaborating entity \"SELECTOR\" for hierarchy \"SELECTOR:inst4\"" {  } { { "STACK.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 288 472 608 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX SELECTOR:inst4\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"SELECTOR:inst4\|MUX:inst\"" {  } { { "SELECTOR.bdf" "inst" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/SELECTOR.bdf" { { 160 680 776 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP-1_ADDR TOP-1_ADDR:inst1 " "Elaborating entity \"TOP-1_ADDR\" for hierarchy \"TOP-1_ADDR:inst1\"" {  } { { "STACK.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/Stack/STACK.bdf" { { 128 624 760 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680609150872 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc7\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc7\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst2\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc6\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc6\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst3\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc5\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst5 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc5\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst5\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc4\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst6 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc4\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst6\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc3\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst7 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc3\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst7\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc2\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst8 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc2\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst8\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc1\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc1\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst9\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst1\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst2\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst3\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst10\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst11\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst12\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc0\|tri 32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|MCELL:mc0\|tri\" to the node \"32X8RAM:inst3\|8X8RAM:inst\|2X8RAM:inst9\|inst10\" into a wire" {  } { { "../32X8RAM/MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { { 312 656 704 344 "tri" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1680609151560 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1680609151560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680609152382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680609152382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680609152571 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680609152571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "500 " "Implemented 500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680609152571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680609152571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680609152597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 18:52:32 2023 " "Processing ended: Tue Apr 04 18:52:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680609152597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680609152597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680609152597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680609152597 ""}
