$date
	Sun Oct 23 09:01:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773659
b11100 !
1"
#773662
b11100 &
b11100 %
1$
#773663
0"
#773666
b1110 &
b1110 %
#773670
b111 &
b111 %
#773674
b10110 &
b10110 %
#773678
b1011 &
b1011 %
#773682
b100010 &
b100010 %
#773686
b10001 &
b10001 %
#773690
b110100 &
b110100 %
#773694
b11010 &
b11010 %
#773698
b1101 &
b1101 %
#773702
b101000 &
b101000 %
#773706
b10100 &
b10100 %
#773710
b1010 &
b1010 %
#773714
b101 &
b101 %
#773718
b10000 &
b10000 %
#773722
b1000 &
b1000 %
#773726
b100 &
b100 %
#773730
b10 &
b10 %
#773734
b1 &
1#
b1 %
#773738
b0 &
b0 %
0#
0$
#1827525
b11000 !
1"
#1827526
b11000 &
b11000 %
1$
#1827527
0"
#1827530
b1100 &
b1100 %
#1827534
b110 &
b110 %
#1827538
b11 &
b11 %
#1827542
b1010 &
b1010 %
#1827546
b101 &
b101 %
#1827550
b10000 &
b10000 %
#1827554
b1000 &
b1000 %
#1827558
b100 &
b100 %
#1827562
b10 &
b10 %
#1827566
b1 &
1#
b1 %
#1827570
b0 &
b0 %
0#
0$
#2750415
b10000 !
1"
#2750418
b10000 &
b10000 %
1$
#2750419
0"
#2750422
b1000 &
b1000 %
#2750426
b100 &
b100 %
#2750430
b10 &
b10 %
#2750434
b1 &
b1 %
1#
#2750438
b0 &
0#
b0 %
0$
#4500012
