![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/ecef8912-9545-491f-96de-725f34e46bca)
![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/4e9f9b55-84f1-4b6b-bab6-4e19d227c50f)
