module wideexpr_00190(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((1'sb1)^(+(3'sb100)))|(4'sb1111);
  assign y1 = +((ctrl[5]?4'sb1001:(ctrl[3]?5'sb00100:(((ctrl[6]?-({3{s0}}):s0))+(s3))>>($signed($signed(-(2'sb10)))))));
  assign y2 = (ctrl[1]?{(ctrl[1]?$signed((($unsigned(s1))<<<(s4))<<<({1{5'b00110}})):$signed((ctrl[4]?6'b111110:((ctrl[1]?$unsigned((ctrl[3]?s1:2'sb00)):(ctrl[7]?^(3'sb110):$signed(s4))))+(s5)))),s5,($signed({1'sb1,({2{s3}})>>>(s5)}))<<<({4{$unsigned((ctrl[6]?s3:2'sb00))}}),(ctrl[5]?(ctrl[7]?$signed((ctrl[7]?s0:(ctrl[4]?((ctrl[0]?6'sb100110:5'sb01100))>>>({2{6'sb100100}}):-($signed(s1))))):(ctrl[3]?((ctrl[7]?-(5'sb01000):+(+(s5))))-((-($unsigned(s4)))>>($signed(5'sb10000))):4'sb0101)):-($signed((ctrl[7]?u6:($unsigned((ctrl[6]?s6:3'sb011)))>>(s3)))))}:{(($signed(!(s3)))^~(+($signed($signed((ctrl[4]?5'sb01110:(1'sb0)+(3'sb001)))))))+($signed({(ctrl[4]?5'sb00100:(ctrl[0]?3'sb110:3'sb110)),s3})),((-(1'sb0))^((3'sb111)<<<(3'sb111)))>>>($signed(+((+(({3'b001})>>>(6'sb001000)))-(s1)))),($signed((ctrl[1]?$signed(|(+((s2)+(s4)))):(ctrl[6]?5'sb00111:-({1{(s0)+(2'sb01)}})))))^~(((s7)^((ctrl[1]?4'sb0000:$signed({1{{2{s7}}}}))))<<(-((((4'sb1110)&(s6))<<(((6'sb110011)^(s1))+(5'sb11001)))>>(u2)))),s3});
  assign y3 = {3{(ctrl[4]?(s5)-(s6):(ctrl[0]?s5:(((ctrl[1]?((3'sb100)|(s7))|(2'sb10):(+(6'sb111000))<<((u5)-(3'sb100))))<<<((2'b11)>>($signed((ctrl[2]?2'sb11:s6)))))>>>(u0)))}};
  assign y4 = (s3)>>>(({$signed((~(4'sb0011))<<($signed(u7))),1'b0})>=({(ctrl[7]?($signed(6'b111111))<<(s0):3'sb011)}));
  assign y5 = (~&((s3)<<<(($signed((ctrl[7]?3'sb010:3'sb000)))^(3'sb100))))<<<(^((1'sb0)>>(~(+($signed(2'b10))))));
  assign y6 = 5'sb01000;
  assign y7 = (ctrl[7]?s5:{4{2'sb00}});
endmodule
