include "Common/Common.stm"

testMainSuiteArray:
proc
    call $initBase
        	
	verbosity $INFO_2
	trace 0
	signal write out_signal_init_dut 1
	wait 1000
	signal write out_signal_init_dut 0
	log message $INFO "Main test suite Array started"
	
	call $testSuiteArray	
	
	log message $INFO "Main test suite Array ended"
	wait 1000
	finish
end proc
