Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc2v8000-5-ff1152

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/projects1/ahir/vhdl/latches.vhdl" in Library work.
Architecture latches of Entity latches is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/extra_types.vhdl" in Library work.
Architecture extra_types of Entity extra_types is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/latch.vhdl" in Library work.
Architecture arch of Entity latch is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_components.vhdl" in Library work.
Architecture asynch_float_components of Entity asynch_float_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_operators_common.vhdl" in Library work.
Architecture dpath_operators_common of Entity dpath_operators_common is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_components.vhdl" in Library work.
Architecture asynch_uint_components of Entity asynch_uint_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_lt_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_eq_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_gt_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_common_components.vhdl" in Library work.
Architecture dpath_common_components of Entity dpath_common_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/bypass_latch.vhdl" in Library work.
Architecture default_arch of Entity bypass_latch is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_gt_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_lt_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_gt_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_cshr_int.vhdl" in Library work.
Architecture default_arch of Entity asynch_cshr_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_uint.vhdl" in Library work.
Architecture default_arch of Entity asynch_int_to_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_int.vhdl" in Library work.
Architecture default_arch of Entity asynch_uint_to_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_and.vhdl" in Library work.
Architecture default_arch of Entity asynch_and is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_mul_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_cshr_uint.vhdl" in Library work.
Architecture default_arch of Entity asynch_cshr_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_cshl_uint.vhdl" in Library work.
Architecture default_arch of Entity asynch_cshl_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libshift.vhdl" in Library work.
Entity <libshift> compiled.
Entity <libshift> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_int_to_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_uint_to_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libcast.vhdl" in Library work.
Architecture default_arch of Entity libcast is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/binary_operator.vhdl" in Library work.
Architecture default_arch of Entity binary_operator is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/cpath_components.vhdl" in Library work.
Architecture cpath_components of Entity cpath_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/place.vhdl" in Library work.
Architecture behavioral of Entity place is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/transition.vhdl" in Library work.
Architecture behavioral of Entity transition is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/merge.vhdl" in Library work.
Architecture default_arch of Entity merge is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_components.vhdl" in Library work.
Architecture dpath_components of Entity dpath_components is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/configurations.vhdl" in Library work.
Configuration <sine_dp_oper_tmp61_int_config> compiled.
Configuration <start_dp_oper_m_d_1_uint_config> compiled.
Configuration <start_dp_oper_tmp1_uint_config> compiled.
Configuration <start_dp_oper_tmp64_uint_config> compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/libdec.vhdl" in Library work.
Entity <libdec> compiled.
Entity <libdec> (Architecture <structural>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/libmux.vhdl" in Library work.
Entity <libmux> compiled.
Entity <libmux> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/liblod.vhdl" in Library work.
Entity <liblod> compiled.
Entity <liblod> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/libsto.vhdl" in Library work.
Entity <libsto> compiled.
Entity <libsto> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/priority_decoder.vhdl" in Library work.
Entity <priority_decoder> compiled.
Entity <priority_decoder> (Architecture <behave>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/full_adder.vhdl" in Library work.
Entity <full_adder> compiled.
Entity <full_adder> (Architecture <structural>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/memory_components.vhdl" in Library work.
Package <memory_components> compiled.
Package body <memory_components> compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/arbiter_components.vhdl" in Library work.
Compiling vhdl file "/home/projects1/ahir/vhdl/amux_load.vhdl" in Library work.
Architecture pluggable_priority of Entity amux_load is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/amux_store.vhdl" in Library work.
Architecture pluggable_priority of Entity amux_store is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/memory.vhdl" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/divide_dp.vhdl" in Library work.
Entity <divide_dp> compiled.
Entity <divide_dp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/sine_dp.vhdl" in Library work.
Entity <sine_dp> compiled.
Entity <sine_dp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/start_dp.vhdl" in Library work.
Entity <start_dp> compiled.
Entity <start_dp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/divide_cp.vhdl" in Library work.
Entity <divide_cp> compiled.
Entity <divide_cp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/sine_cp.vhdl" in Library work.
Entity <sine_cp> compiled.
Entity <sine_cp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/start_cp.vhdl" in Library work.
Entity <start_cp> compiled.
Entity <start_cp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/divide_ln.vhdl" in Library work.
Entity <divide_ln> compiled.
Entity <divide_ln> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/sine_ln.vhdl" in Library work.
Entity <sine_ln> compiled.
Entity <sine_ln> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/start_ln.vhdl" in Library work.
Entity <start_ln> compiled.
Entity <start_ln> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/fft/system.vhdl" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/xor_bit.vhdl" in Library work.
Entity <xor_bit> compiled.
Entity <xor_bit> (Architecture <behv1>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/unary_operator.vhdl" in Library work.
Entity <unary_operator> compiled.
Entity <unary_operator> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/mutex.vhdl" in Library work.
Entity <mutex> compiled.
Entity <mutex> (Architecture <fixed_priority>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/libkonst.vhdl" in Library work.
Entity <libkonst> compiled.
Entity <libkonst> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/csa.vhdl" in Library work.
Entity <csa> compiled.
Entity <csa> (Architecture <structural>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_xor.vhdl" in Library work.
Entity <asynch_xor> compiled.
Entity <asynch_xor> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_uint.vhdl" in Library work.
Entity <asynch_uint_to_uint> compiled.
Entity <asynch_uint_to_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_typecast_components.vhdl" in Library work.
Package <asynch_typecast_components> compiled.
Package body <asynch_typecast_components> compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_uint.vhdl" in Library work.
Entity <asynch_shr_uint> compiled.
Entity <asynch_shr_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_int.vhdl" in Library work.
Entity <asynch_shr_int> compiled.
Entity <asynch_shr_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_float.vhdl" in Library work.
Entity <asynch_shr_float> compiled.
Entity <asynch_shr_float> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_uint.vhdl" in Library work.
Entity <asynch_shl_uint> compiled.
Entity <asynch_shl_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_int.vhdl" in Library work.
Entity <asynch_shl_int> compiled.
Entity <asynch_shl_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_float.vhdl" in Library work.
Entity <asynch_shl_float> compiled.
Entity <asynch_shl_float> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_or.vhdl" in Library work.
Entity <asynch_or> compiled.
Entity <asynch_or> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ne_uint.vhdl" in Library work.
Entity <asynch_ne_uint> compiled.
Entity <asynch_ne_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ne_int.vhdl" in Library work.
Entity <asynch_ne_int> compiled.
Entity <asynch_ne_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_uint.vhdl" in Library work.
Entity <asynch_mul_uint> compiled.
Entity <asynch_mul_uint> (Architecture <structural>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_int.vhdl" in Library work.
Entity <asynch_mul_int> compiled.
Entity <asynch_mul_int> (Architecture <structural>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_int.vhdl" in Library work.
Entity <asynch_lt_int> compiled.
Entity <asynch_lt_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_float.vhdl" in Library work.
Entity <asynch_le_float> compiled.
Entity <asynch_le_float> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_uint.vhdl" in Library work.
Entity <asynch_le_uint> compiled.
Entity <asynch_le_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_int.vhdl" in Library work.
Entity <asynch_le_int> compiled.
Entity <asynch_le_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_int.vhdl" in Library work.
Entity <asynch_int_to_int> compiled.
Entity <asynch_int_to_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_components.vhdl" in Library work.
Package <asynch_int_components> compiled.
Package body <asynch_int_components> compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ge_uint.vhdl" in Library work.
Entity <asynch_ge_uint> compiled.
Entity <asynch_ge_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ge_int.vhdl" in Library work.
Entity <asynch_ge_int> compiled.
Entity <asynch_ge_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_uint.vhdl" in Library work.
Entity <asynch_float_to_uint> compiled.
Entity <asynch_float_to_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_int.vhdl" in Library work.
Entity <asynch_float_to_int> compiled.
Entity <asynch_float_to_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_float.vhdl" in Library work.
Entity <asynch_float_to_float> compiled.
Entity <asynch_float_to_float> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_int.vhdl" in Library work.
Entity <asynch_eq_int> compiled.
Entity <asynch_eq_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_float.vhdl" in Library work.
Entity <asynch_eq_float> compiled.
Entity <asynch_eq_float> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bool_to_uint.vhdl" in Library work.
Entity <asynch_bool_to_uint> compiled.
Entity <asynch_bool_to_uint> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bool_to_int.vhdl" in Library work.
Entity <asynch_bool_to_int> compiled.
Entity <asynch_bool_to_int> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bitwise_components.vhdl" in Library work.
Package <asynch_bitwise_components> compiled.
Package body <asynch_bitwise_components> compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/arbiter.vhdl" in Library work.
Architecture pluggable_priority of Entity arbiter is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/adder.vhdl" in Library work.
Architecture behavioral of Entity adder is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <amux_load> in library <work> (architecture <pluggable_priority>) with generics.
	num_ports = 3

Analyzing hierarchy for entity <amux_store> in library <work> (architecture <pluggable_priority>) with generics.
	num_ports = 2

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>) with generics.
	size = 278

Analyzing hierarchy for entity <divide_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <sine_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <divide_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <sine_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <divide_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <sine_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <priority_decoder> in library <work> (architecture <behave>) with generics.
	num_ports = 3

Analyzing hierarchy for entity <priority_decoder> in library <work> (architecture <behave>) with generics.
	num_ports = 2

Analyzing hierarchy for entity <libmux> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <libdec> in library <work> (architecture <structural>) with generics.
	ip_wd = 1

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	op_widths = (1,1)
	is_signed = '1'
	ip1_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1,1,1)
	ip1_widths = (32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
	ip0_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32,32)
	is_signed = '1'
	ip1_widths = (32,32,32,32,32,32)
	op_widths = (32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	op_wd = 32
	ip_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (1,1,1,1,1)
	ip0_widths = (32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32,32)
	ip0_widths = (32,32,32)
	is_signed = '1'
	ip1_widths = (32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1)
	is_signed = '1'
	ip0_widths = (32)
	ip1_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32)
	is_signed = '1'
	ip1_widths = (32,32)
	ip0_widths = (32,32)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32)
	ap_wd = 32
	dp_wd = 32

Analyzing hierarchy for entity <libshift> in library <work> (architecture <default_arch>) with generics.
	konst = "00000000000000000000000000000001"
	op_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	op_wd = 32
	ip_wd = 32

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (1)
	is_signed = '1'
	ip1_widths = (1)
	op_widths = (1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	op_widths = (32,32,32,32,32,32)
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32)
	ip0_widths = (32,32,32,32)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ap_wd = 32

Analyzing hierarchy for entity <libshift> in library <work> (architecture <default_arch>) with generics.
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32

Analyzing hierarchy for entity <libshift> in library <work> (architecture <default_arch>) with generics.
	ip0_wd = 32
	op_wd = 32
	konst = "00000000000000000000000000000001"

Analyzing hierarchy for entity <libsto> in library <work> (architecture <Behavioral>) with generics.
	dp_widths = (32,32,32,32,32,32,32,32)
	ap_wd = 32
	dp_wd = 32

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32)
	is_signed = '0'
	ip0_widths = (32,32)
	op_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '0'
	ip1_widths = (32)
	op_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '0'
	op_widths = (32,32,32,32,32,32)
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1)
	ip0_widths = (32)
	is_signed = '0'
	ip1_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '0'
	op_widths = (1,1,1,1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '0'
	ip1_widths = (32,32)
	ip0_widths = (32,32)
	op_widths = (1,1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '0'
	op_widths = (32)
	ip0_widths = (32)
	ip1_widths = (32)

Analyzing hierarchy for entity <place> in library <work> (architecture <behavioral>) with generics.
	init_mark = '0'
	num_ip = 1
	num_op = 1

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 1

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 2

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 4

Analyzing hierarchy for entity <merge> in library <work> (architecture <default_arch>) with generics.
	num_ip = 4

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 3

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 5

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 6

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_add_float> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 32
	op_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 1

Analyzing hierarchy for entity <asynch_gt_float> in library <work> (architecture <default_arch>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1

Analyzing hierarchy for entity <asynch_lt_float> in library <work> (architecture <default_arch>) with generics.
	op_wd = 1
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_mul_float> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 32
	ip0_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_sub_float> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	op_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_sub_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip1_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_int_to_float> in library <work> (architecture <Behavioral>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_add_int> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	op_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_gt_int> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1

Analyzing hierarchy for entity <bypass_latch> in library <work> (architecture <default_arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_cshr_int> in library <work> (architecture <default_arch>) with generics.
	konst = "00000000000000000000000000000001"
	ip0_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_int_to_uint> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_uint_to_int> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_and> in library <work> (architecture <default_arch>) with generics.
	ip0_wd = 1
	ip1_wd = 1
	op_wd = 1

Analyzing hierarchy for entity <asynch_cshr_uint> in library <work> (architecture <default_arch>) with generics.
	op_wd = 32
	ip0_wd = 32
	konst = "00000000000000000000000000000001"

Analyzing hierarchy for entity <asynch_cshl_uint> in library <work> (architecture <default_arch>) with generics.
	op_wd = 32
	konst = "00000000000000000000000000000001"
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_uint_to_float> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip_wd = 32

Analyzing hierarchy for entity <asynch_add_uint> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_gt_uint> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 32
	op_wd = 1
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_lt_uint> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1

Analyzing hierarchy for entity <asynch_sub_uint> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_gt_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1

Analyzing hierarchy for entity <asynch_eq_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1

Analyzing hierarchy for entity <asynch_gt_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 23
	op_wd = 1
	ip1_wd = 23

Analyzing hierarchy for entity <asynch_eq_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 23
	op_wd = 1
	ip1_wd = 23

Analyzing hierarchy for entity <asynch_lt_uint> in library <work> (architecture <behavioral>) with generics.
	op_wd = 1
	ip0_wd = 8
	ip1_wd = 8

Analyzing hierarchy for entity <asynch_lt_uint> in library <work> (architecture <behavioral>) with generics.
	ip1_wd = 23
	ip0_wd = 23
	op_wd = 1

Analyzing hierarchy for entity <asynch_add_float> in library <work> (architecture <behavioral>) with generics.
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <default_arch>).
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/fft/system.vhdl" line 442: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  64" for instance <omega_divide> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_divide> in unit <system>.
    Set user-defined property "retval_width =  32" for instance <omega_divide> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/fft/system.vhdl" line 472: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  32" for instance <omega_sine> in unit <system>.
    Set user-defined property "num_clients =  2" for instance <omega_sine> in unit <system>.
    Set user-defined property "retval_width =  32" for instance <omega_sine> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/fft/system.vhdl" line 493: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  0" for instance <omega_start> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_start> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_start> in unit <system>.
Entity <system> analyzed. Unit <system> generated.

Analyzing generic Entity <amux_load> in library <work> (Architecture <pluggable_priority>).
	num_ports = 3
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
Entity <amux_load> analyzed. Unit <amux_load> generated.

Analyzing generic Entity <priority_decoder.1> in library <work> (Architecture <behave>).
	num_ports = 3
Entity <priority_decoder.1> analyzed. Unit <priority_decoder.1> generated.

Analyzing generic Entity <amux_store> in library <work> (Architecture <pluggable_priority>).
	num_ports = 2
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
Entity <amux_store> analyzed. Unit <amux_store> generated.

Analyzing generic Entity <priority_decoder.2> in library <work> (Architecture <behave>).
	num_ports = 2
Entity <priority_decoder.2> analyzed. Unit <priority_decoder.2> generated.

Analyzing generic Entity <memory> in library <work> (Architecture <behavioral>).
	size = 278
WARNING:Xst:790 - "/home/projects1/ahir/vhdl/memory.vhdl" line 45: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/projects1/ahir/vhdl/memory.vhdl" line 47: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <divide_dp> in library <work> (Architecture <default_arch>).
Entity <divide_dp> analyzed. Unit <divide_dp> generated.

Analyzing generic Entity <libmux> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <libmux> analyzed. Unit <libmux> generated.

Analyzing generic Entity <libdec> in library <work> (Architecture <structural>).
	ip_wd = 1
Entity <libdec> analyzed. Unit <libdec> generated.

Analyzing generic Entity <binary_operator.1> in library <work> (Architecture <default_arch>).
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)
	ip1_widths = (32)
Entity <binary_operator.1> analyzed. Unit <binary_operator.1> generated.

Analyzing generic Entity <latch.1> in library <work> (Architecture <arch>).
	width = 32
Entity <latch.1> analyzed. Unit <latch.1> generated.

Analyzing generic Entity <asynch_add_float.1> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_add_float.1> analyzed. Unit <asynch_add_float.1> generated.

Analyzing generic Entity <binary_operator.2> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.2> analyzed. Unit <binary_operator.2> generated.

Analyzing generic Entity <latch.2> in library <work> (Architecture <arch>).
	width = 1
Entity <latch.2> analyzed. Unit <latch.2> generated.

Analyzing generic Entity <asynch_gt_float> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_gt_float> analyzed. Unit <asynch_gt_float> generated.

Analyzing generic Entity <asynch_gt_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_gt_uint.2> analyzed. Unit <asynch_gt_uint.2> generated.

Analyzing generic Entity <asynch_eq_uint.1> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_eq_uint.1> analyzed. Unit <asynch_eq_uint.1> generated.

Analyzing generic Entity <asynch_gt_uint.3> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_gt_uint.3> analyzed. Unit <asynch_gt_uint.3> generated.

Analyzing generic Entity <asynch_eq_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_eq_uint.2> analyzed. Unit <asynch_eq_uint.2> generated.

Analyzing generic Entity <binary_operator.3> in library <work> (Architecture <default_arch>).
	ip1_widths = (32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32)
	op_widths = (1,1,1)
Entity <binary_operator.3> analyzed. Unit <binary_operator.3> generated.

Analyzing generic Entity <asynch_lt_float> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_lt_float> analyzed. Unit <asynch_lt_float> generated.

Analyzing generic Entity <asynch_lt_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_lt_uint.2> analyzed. Unit <asynch_lt_uint.2> generated.

Analyzing generic Entity <asynch_lt_uint.3> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_lt_uint.3> analyzed. Unit <asynch_lt_uint.3> generated.

Analyzing generic Entity <binary_operator.4> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.4> analyzed. Unit <binary_operator.4> generated.

Analyzing generic Entity <asynch_mul_float> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32
WARNING:Xst:819 - "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl" line 54: The following signals are missing in the process sensitivity list:
   init_exp.
Entity <asynch_mul_float> analyzed. Unit <asynch_mul_float> generated.

Analyzing generic Entity <binary_operator.5> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.5> analyzed. Unit <binary_operator.5> generated.

Analyzing generic Entity <binary_operator.6> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32)
Entity <binary_operator.6> analyzed. Unit <binary_operator.6> generated.

Analyzing generic Entity <asynch_sub_float> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32
Entity <asynch_sub_float> analyzed. Unit <asynch_sub_float> generated.

Analyzing generic Entity <asynch_add_float.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_add_float.2> analyzed. Unit <asynch_add_float.2> generated.

Analyzing generic Entity <binary_operator.7> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
Entity <binary_operator.7> analyzed. Unit <binary_operator.7> generated.

Analyzing generic Entity <asynch_sub_int> in library <work> (Architecture <Behavioral>).
	ip1_wd = 32
	op_wd = 32
	ip0_wd = 32
Entity <asynch_sub_int> analyzed. Unit <asynch_sub_int> generated.

Analyzing generic Entity <libcast.1> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.1> analyzed. Unit <libcast.1> generated.

Analyzing generic Entity <asynch_int_to_float> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip_wd = 32
Entity <asynch_int_to_float> analyzed. Unit <asynch_int_to_float> generated.

Analyzing generic Entity <latch.3> in library <work> (Architecture <arch>).
	width = 32
Entity <latch.3> analyzed. Unit <latch.3> generated.

Analyzing Entity <sine_dp> in library <work> (Architecture <default_arch>).
Entity <sine_dp> analyzed. Unit <sine_dp> generated.

Analyzing generic Entity <binary_operator.8> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (1,1,1,1,1)
Entity <binary_operator.8> analyzed. Unit <binary_operator.8> generated.

Analyzing generic Entity <binary_operator.9> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.9> analyzed. Unit <binary_operator.9> generated.

Analyzing generic Entity <binary_operator.10> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
Entity <binary_operator.10> analyzed. Unit <binary_operator.10> generated.

Analyzing generic Entity <binary_operator.11> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32)
Entity <binary_operator.11> analyzed. Unit <binary_operator.11> generated.

Analyzing generic Entity <binary_operator.12> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32)
	ip1_widths = (32,32,32)
	is_signed = '1'
	op_widths = (32,32,32)
Entity <binary_operator.12> analyzed. Unit <binary_operator.12> generated.

Analyzing generic Entity <asynch_add_int> in library <work> (Architecture <Behavioral>).
	ip1_wd = 32
	op_wd = 32
	ip0_wd = 32
Entity <asynch_add_int> analyzed. Unit <asynch_add_int> generated.

Analyzing generic Entity <binary_operator.13> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (1)
Entity <binary_operator.13> analyzed. Unit <binary_operator.13> generated.

Analyzing generic Entity <asynch_gt_int> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_gt_int> analyzed. Unit <asynch_gt_int> generated.

Analyzing generic Entity <binary_operator.14> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.14> analyzed. Unit <binary_operator.14> generated.

Analyzing generic Entity <liblod.1> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32)
Entity <liblod.1> analyzed. Unit <liblod.1> generated.

Analyzing generic Entity <bypass_latch> in library <work> (Architecture <default_arch>).
	width = 32
Entity <bypass_latch> analyzed. Unit <bypass_latch> generated.

Analyzing generic Entity <libshift.1> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32
Entity <libshift.1> analyzed. Unit <libshift.1> generated.

Analyzing generic Entity <asynch_cshr_int> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32
Entity <asynch_cshr_int> analyzed. Unit <asynch_cshr_int> generated.

Analyzing generic Entity <libcast.2> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.2> analyzed. Unit <libcast.2> generated.

Analyzing generic Entity <asynch_int_to_uint> in library <work> (Architecture <default_arch>).
	op_wd = 32
	ip_wd = 32
Entity <asynch_int_to_uint> analyzed. Unit <asynch_int_to_uint> generated.

Analyzing generic Entity <libcast.3> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.3> analyzed. Unit <libcast.3> generated.

Analyzing generic Entity <asynch_uint_to_int> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <asynch_uint_to_int> analyzed. Unit <asynch_uint_to_int> generated.

Analyzing Entity <start_dp> in library <work> (Architecture <default_arch>).
Entity <start_dp> analyzed. Unit <start_dp> generated.

Analyzing generic Entity <binary_operator.15> in library <work> (Architecture <default_arch>).
	ip1_widths = (1)
	is_signed = '1'
	op_widths = (1)
	ip0_widths = (1)
Entity <binary_operator.15> analyzed. Unit <binary_operator.15> generated.

Analyzing generic Entity <asynch_and> in library <work> (Architecture <default_arch>).
	ip0_wd = 1
	ip1_wd = 1
	op_wd = 1
Entity <asynch_and> analyzed. Unit <asynch_and> generated.

Analyzing generic Entity <binary_operator.16> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32)
Entity <binary_operator.16> analyzed. Unit <binary_operator.16> generated.

Analyzing generic Entity <binary_operator.17> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32)
Entity <binary_operator.17> analyzed. Unit <binary_operator.17> generated.

Analyzing generic Entity <binary_operator.18> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32)
Entity <binary_operator.18> analyzed. Unit <binary_operator.18> generated.

Analyzing generic Entity <liblod.2> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32)
Entity <liblod.2> analyzed. Unit <liblod.2> generated.

Analyzing generic Entity <libshift.2> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32
Entity <libshift.2> analyzed. Unit <libshift.2> generated.

Analyzing generic Entity <asynch_cshr_uint> in library <work> (Architecture <default_arch>).
	konst = "00000000000000000000000000000001"
	ip0_wd = 32
	op_wd = 32
Entity <asynch_cshr_uint> analyzed. Unit <asynch_cshr_uint> generated.

Analyzing generic Entity <libshift.3> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32
Entity <libshift.3> analyzed. Unit <libshift.3> generated.

Analyzing generic Entity <asynch_cshl_uint> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	konst = "00000000000000000000000000000001"
	op_wd = 32
Entity <asynch_cshl_uint> analyzed. Unit <asynch_cshl_uint> generated.

Analyzing generic Entity <libsto> in library <work> (Architecture <Behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32,32)
Entity <libsto> analyzed. Unit <libsto> generated.

Analyzing generic Entity <libcast.4> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.4> analyzed. Unit <libcast.4> generated.

Analyzing generic Entity <asynch_uint_to_float> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip_wd = 32
Entity <asynch_uint_to_float> analyzed. Unit <asynch_uint_to_float> generated.

Analyzing generic Entity <binary_operator.19> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '0'
	op_widths = (32,32)
Entity <binary_operator.19> analyzed. Unit <binary_operator.19> generated.

Analyzing generic Entity <asynch_add_uint> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32
Entity <asynch_add_uint> analyzed. Unit <asynch_add_uint> generated.

Analyzing generic Entity <binary_operator.20> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '0'
	op_widths = (32)
Entity <binary_operator.20> analyzed. Unit <binary_operator.20> generated.

Analyzing generic Entity <binary_operator.21> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '0'
	op_widths = (32,32,32,32,32,32)
Entity <binary_operator.21> analyzed. Unit <binary_operator.21> generated.

Analyzing generic Entity <binary_operator.22> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '0'
	op_widths = (1)
Entity <binary_operator.22> analyzed. Unit <binary_operator.22> generated.

Analyzing generic Entity <asynch_gt_uint.1> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_gt_uint.1> analyzed. Unit <asynch_gt_uint.1> generated.

Analyzing generic Entity <binary_operator.23> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '0'
	op_widths = (1,1,1,1)
Entity <binary_operator.23> analyzed. Unit <binary_operator.23> generated.

Analyzing generic Entity <binary_operator.24> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '0'
	op_widths = (1,1)
Entity <binary_operator.24> analyzed. Unit <binary_operator.24> generated.

Analyzing generic Entity <asynch_lt_uint.1> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_lt_uint.1> analyzed. Unit <asynch_lt_uint.1> generated.

Analyzing generic Entity <binary_operator.25> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '0'
	op_widths = (32)
Entity <binary_operator.25> analyzed. Unit <binary_operator.25> generated.

Analyzing generic Entity <asynch_sub_uint> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_sub_uint> analyzed. Unit <asynch_sub_uint> generated.

Analyzing Entity <divide_cp> in library <work> (Architecture <default_arch>).
Entity <divide_cp> analyzed. Unit <divide_cp> generated.

Analyzing generic Entity <place> in library <work> (Architecture <behavioral>).
	init_mark = '0'
	num_ip = 1
	num_op = 1
Entity <place> analyzed. Unit <place> generated.

Analyzing generic Entity <transition.1> in library <work> (Architecture <behavioral>).
	num_ip = 1
Entity <transition.1> analyzed. Unit <transition.1> generated.

Analyzing generic Entity <transition.2> in library <work> (Architecture <behavioral>).
	num_ip = 2
Entity <transition.2> analyzed. Unit <transition.2> generated.

Analyzing generic Entity <transition.3> in library <work> (Architecture <behavioral>).
	num_ip = 4
Entity <transition.3> analyzed. Unit <transition.3> generated.

Analyzing Entity <sine_cp> in library <work> (Architecture <default_arch>).
Entity <sine_cp> analyzed. Unit <sine_cp> generated.

Analyzing generic Entity <merge> in library <work> (Architecture <default_arch>).
	num_ip = 4
Entity <merge> analyzed. Unit <merge> generated.

Analyzing generic Entity <transition.4> in library <work> (Architecture <behavioral>).
	num_ip = 3
Entity <transition.4> analyzed. Unit <transition.4> generated.

Analyzing Entity <start_cp> in library <work> (Architecture <default_arch>).
Entity <start_cp> analyzed. Unit <start_cp> generated.

Analyzing generic Entity <transition.5> in library <work> (Architecture <behavioral>).
	num_ip = 5
Entity <transition.5> analyzed. Unit <transition.5> generated.

Analyzing generic Entity <transition.6> in library <work> (Architecture <behavioral>).
	num_ip = 6
Entity <transition.6> analyzed. Unit <transition.6> generated.

Analyzing Entity <divide_ln> in library <work> (Architecture <default_arch>).
Entity <divide_ln> analyzed. Unit <divide_ln> generated.

Analyzing Entity <sine_ln> in library <work> (Architecture <default_arch>).
Entity <sine_ln> analyzed. Unit <sine_ln> generated.

Analyzing Entity <start_ln> in library <work> (Architecture <default_arch>).
Entity <start_ln> analyzed. Unit <start_ln> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory>.
    Related source file is "/home/projects1/ahir/vhdl/memory.vhdl".
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:647 - Input <write_addr<31:9>> is never used.
WARNING:Xst:647 - Input <read_addr<31:9>> is never used.
    Found 278x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <write_ack>.
    Found 32-bit register for signal <read_data>.
    Found 1-bit register for signal <read_ack>.
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <divide_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/divide_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <divide_ln> synthesized.


Synthesizing Unit <sine_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/sine_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <sine_ln> synthesized.


Synthesizing Unit <start_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/start_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <start_ln> synthesized.


Synthesizing Unit <priority_decoder_1>.
    Related source file is "/home/projects1/ahir/vhdl/priority_decoder.vhdl".
Unit <priority_decoder_1> synthesized.


Synthesizing Unit <priority_decoder_2>.
    Related source file is "/home/projects1/ahir/vhdl/priority_decoder.vhdl".
Unit <priority_decoder_2> synthesized.


Synthesizing Unit <libmux>.
    Related source file is "/home/projects1/ahir/vhdl/libmux.vhdl".
    Found 32-bit register for signal <op>.
    Found 1-bit register for signal <ack<0>>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <libmux> synthesized.


Synthesizing Unit <libdec>.
    Related source file is "/home/projects1/ahir/vhdl/libdec.vhdl".
    Found 1-bit register for signal <ack0<0>>.
    Found 1-bit register for signal <ack1<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <libdec> synthesized.


Synthesizing Unit <latch_1>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <outp>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <latch_1> synthesized.


Synthesizing Unit <asynch_add_float_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_float.vhdl".
WARNING:Xst:737 - Found 28-bit latch for signal <P_sum>.
WARNING:Xst:737 - Found 32-bit latch for signal <index>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_1>.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_6>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_7>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_8>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_9>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_10>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_11>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_12>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_13>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_14>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_15>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_20>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_16>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_21>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_17>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_22>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_18>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_19>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_3>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_4>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_5>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit subtractor for signal <exp>.
    Found 8-bit adder for signal <exp$addsub0000> created at line 91.
    Found 8-bit subtractor for signal <P_exp_diff$mux0000> created at line 49.
    Found 27-bit adder carry out for signal <P_sum$addsub0000> created at line 70.
    Found 28-bit subtractor for signal <P_sum$sub0000> created at line 73.
    Found 28-bit subtractor for signal <P_sum$sub0001> created at line 75.
    Found 8-bit comparator greater for signal <P_sum1_1$cmp_gt0000> created at line 63.
    Found 32-bit comparator less for signal <sum_6$cmp_lt0000> created at line 95.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_add_float_1> synthesized.


Synthesizing Unit <latch_2>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <outp<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <latch_2> synthesized.


Synthesizing Unit <asynch_gt_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl".
    Found 8-bit comparator greater for signal <op_0$cmp_gt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_uint_2> synthesized.


Synthesizing Unit <asynch_eq_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
Unit <asynch_eq_uint_1> synthesized.


Synthesizing Unit <asynch_gt_uint_3>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl".
    Found 23-bit comparator greater for signal <op_0$cmp_gt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_uint_3> synthesized.


Synthesizing Unit <asynch_eq_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_10$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_11$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_12$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_13$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_14$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_15$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_16$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_17$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_18$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_19$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_20$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_21$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_22$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_8$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_9$xor0000> created at line 22.
Unit <asynch_eq_uint_2> synthesized.


Synthesizing Unit <asynch_lt_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl".
    Found 8-bit comparator less for signal <op_0$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_uint_2> synthesized.


Synthesizing Unit <asynch_lt_uint_3>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl".
    Found 23-bit comparator less for signal <op_0$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_uint_3> synthesized.


Synthesizing Unit <asynch_mul_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl".
WARNING:Xst:646 - Signal <product<22:0>> is assigned but never used.
WARNING:Xst:646 - Signal <exp_f<8>> is assigned but never used.
WARNING:Xst:646 - Signal <exp<30:9>> is assigned but never used.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit xor2 for signal <op<31>>.
    Found 8-bit adder carry out for signal <add0000$addsub0000> created at line 42.
    Found 9-bit adder carry out for signal <exp$addsub0000> created at line 58.
    Found 9-bit subtractor for signal <init_exp$addsub0000> created at line 42.
    Found 24x24-bit multiplier for signal <product>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <asynch_mul_float> synthesized.


Synthesizing Unit <asynch_add_float_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_float.vhdl".
WARNING:Xst:737 - Found 28-bit latch for signal <P_sum>.
WARNING:Xst:737 - Found 32-bit latch for signal <index>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_6>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_7>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_8>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_9>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_10>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_11>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_12>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_13>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_14>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_15>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_20>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_16>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_21>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_17>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_22>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_18>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_19>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_3>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_4>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_5>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit subtractor for signal <exp>.
    Found 8-bit adder for signal <exp$addsub0000> created at line 91.
    Found 8-bit subtractor for signal <P_exp_diff$mux0000> created at line 49.
    Found 27-bit adder carry out for signal <P_sum$addsub0000> created at line 70.
    Found 28-bit subtractor for signal <P_sum$sub0000> created at line 73.
    Found 28-bit subtractor for signal <P_sum$sub0001> created at line 75.
    Found 8-bit comparator greater for signal <P_sum1_1$cmp_gt0000> created at line 63.
    Found 32-bit comparator less for signal <sum_6$cmp_lt0000> created at line 95.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_add_float_2> synthesized.


Synthesizing Unit <asynch_sub_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_int.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit subtractor for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_sub_int> synthesized.


Synthesizing Unit <asynch_int_to_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_int_to_float.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 31-bit adder for signal <exp$addsub0000> created at line 56.
    Found 33-bit adder for signal <mantissa$add0000> created at line 55.
    Found 32-bit adder for signal <mantissa$addsub0000>.
    Found 32-bit adder for signal <mantissa$sub0000> created at line 55.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <asynch_int_to_float> synthesized.


Synthesizing Unit <latch_3>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <outp>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <latch_3> synthesized.


Synthesizing Unit <asynch_add_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_int.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit adder for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_add_int> synthesized.


Synthesizing Unit <asynch_gt_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_int.vhdl".
    Found 32-bit comparator greater for signal <op_0$cmp_gt0000> created at line 23.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_int> synthesized.


Synthesizing Unit <bypass_latch>.
    Related source file is "/home/projects1/ahir/vhdl/bypass_latch.vhdl".
    Found 32-bit register for signal <inp_latch>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <bypass_latch> synthesized.


Synthesizing Unit <asynch_cshr_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_cshr_int.vhdl".
WARNING:Xst:647 - Input <ip0<0>> is never used.
Unit <asynch_cshr_int> synthesized.


Synthesizing Unit <asynch_int_to_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_int_to_uint.vhdl".
Unit <asynch_int_to_uint> synthesized.


Synthesizing Unit <asynch_uint_to_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_uint_to_int.vhdl".
Unit <asynch_uint_to_int> synthesized.


Synthesizing Unit <libsto>.
    Related source file is "/home/projects1/ahir/vhdl/libsto.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 8-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <libsto> synthesized.


Synthesizing Unit <asynch_and>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_and.vhdl".
Unit <asynch_and> synthesized.


Synthesizing Unit <asynch_cshr_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_cshr_uint.vhdl".
WARNING:Xst:647 - Input <ip0<0>> is never used.
Unit <asynch_cshr_uint> synthesized.


Synthesizing Unit <asynch_cshl_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_cshl_uint.vhdl".
WARNING:Xst:647 - Input <ip0<31>> is never used.
Unit <asynch_cshl_uint> synthesized.


Synthesizing Unit <asynch_uint_to_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_uint_to_float.vhdl".
    Found 31-bit adder for signal <exp$addsub0000> created at line 53.
    Found 33-bit adder for signal <mantissa$add0000> created at line 52.
    Found 32-bit adder for signal <mantissa$sub0000> created at line 52.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <asynch_uint_to_float> synthesized.


Synthesizing Unit <asynch_add_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_uint.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit adder for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_add_uint> synthesized.


Synthesizing Unit <asynch_gt_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl".
    Found 32-bit comparator greater for signal <op_0$cmp_gt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_uint_1> synthesized.


Synthesizing Unit <asynch_lt_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl".
    Found 32-bit comparator less for signal <op_0$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_uint_1> synthesized.


Synthesizing Unit <asynch_sub_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_uint.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit subtractor for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_sub_uint> synthesized.


Synthesizing Unit <place>.
    Related source file is "/home/projects1/ahir/vhdl/place.vhdl".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <place> synthesized.


Synthesizing Unit <transition_1>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_1> synthesized.


Synthesizing Unit <transition_2>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_2> synthesized.


Synthesizing Unit <transition_3>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_3> synthesized.


Synthesizing Unit <merge>.
    Related source file is "/home/projects1/ahir/vhdl/merge.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <merge> synthesized.


Synthesizing Unit <transition_4>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_4> synthesized.


Synthesizing Unit <transition_5>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_5> synthesized.


Synthesizing Unit <transition_6>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_6> synthesized.


Synthesizing Unit <amux_load>.
    Related source file is "/home/projects1/ahir/vhdl/amux_load.vhdl".
WARNING:Xst:1780 - Signal <index_latch_valid> is never used or assigned.
    Found 32-bit 3-to-1 multiplexer for signal <maddr>.
    Found 31-bit register for signal <latched_index>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <amux_load> synthesized.


Synthesizing Unit <amux_store>.
    Related source file is "/home/projects1/ahir/vhdl/amux_store.vhdl".
    Found 31-bit register for signal <latched_index>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <amux_store> synthesized.


Synthesizing Unit <divide_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/divide_cp.vhdl".
Unit <divide_cp> synthesized.


Synthesizing Unit <sine_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/sine_cp.vhdl".
Unit <sine_cp> synthesized.


Synthesizing Unit <start_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/start_cp.vhdl".
Unit <start_cp> synthesized.


Synthesizing Unit <binary_operator_1>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_1> synthesized.


Synthesizing Unit <binary_operator_4>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_4> synthesized.


Synthesizing Unit <binary_operator_5>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_5> synthesized.


Synthesizing Unit <binary_operator_7>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_7> synthesized.


Synthesizing Unit <libcast_1>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_1> synthesized.


Synthesizing Unit <asynch_gt_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_float.vhdl".
Unit <asynch_gt_float> synthesized.


Synthesizing Unit <asynch_lt_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_float.vhdl".
Unit <asynch_lt_float> synthesized.


Synthesizing Unit <asynch_sub_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_float.vhdl".
Unit <asynch_sub_float> synthesized.


Synthesizing Unit <binary_operator_10>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_10> synthesized.


Synthesizing Unit <binary_operator_12>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_12> synthesized.


Synthesizing Unit <binary_operator_13>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
    Found 2x32-bit ROM for signal <ip1_sel_array<0>>.
    Summary:
	inferred   1 ROM(s).
Unit <binary_operator_13> synthesized.


Synthesizing Unit <binary_operator_14>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_14> synthesized.


Synthesizing Unit <liblod_1>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 2-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <liblod_1> synthesized.


Synthesizing Unit <libshift_1>.
    Related source file is "/home/projects1/ahir/vhdl/libshift.vhdl".
Unit <libshift_1> synthesized.


Synthesizing Unit <libcast_2>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_2> synthesized.


Synthesizing Unit <libcast_3>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_3> synthesized.


Synthesizing Unit <binary_operator_15>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_15> synthesized.


Synthesizing Unit <binary_operator_16>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_16> synthesized.


Synthesizing Unit <binary_operator_17>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_17> synthesized.


Synthesizing Unit <liblod_2>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 14-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <liblod_2> synthesized.


Synthesizing Unit <libshift_2>.
    Related source file is "/home/projects1/ahir/vhdl/libshift.vhdl".
Unit <libshift_2> synthesized.


Synthesizing Unit <libshift_3>.
    Related source file is "/home/projects1/ahir/vhdl/libshift.vhdl".
Unit <libshift_3> synthesized.


Synthesizing Unit <libcast_4>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_4> synthesized.


Synthesizing Unit <binary_operator_19>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_19> synthesized.


Synthesizing Unit <binary_operator_20>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_20> synthesized.


Synthesizing Unit <binary_operator_21>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_21> synthesized.


Synthesizing Unit <binary_operator_22>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_22> synthesized.


Synthesizing Unit <binary_operator_23>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_23> synthesized.


Synthesizing Unit <binary_operator_24>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_24> synthesized.


Synthesizing Unit <binary_operator_25>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_25> synthesized.


Synthesizing Unit <binary_operator_2>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_2> synthesized.


Synthesizing Unit <binary_operator_3>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_3> synthesized.


Synthesizing Unit <binary_operator_6>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_6> synthesized.


Synthesizing Unit <binary_operator_8>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_8> synthesized.


Synthesizing Unit <binary_operator_9>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_9> synthesized.


Synthesizing Unit <binary_operator_11>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_11> synthesized.


Synthesizing Unit <binary_operator_18>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_18> synthesized.


Synthesizing Unit <divide_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/divide_dp.vhdl".
WARNING:Xst:646 - Signal <cst_15_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_19_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_0_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_11_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_float_d_wire> is assigned but never used.
Unit <divide_dp> synthesized.


Synthesizing Unit <sine_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/sine_dp.vhdl".
WARNING:Xst:646 - Signal <cst_6_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_0_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_float_d_wire> is assigned but never used.
Unit <sine_dp> synthesized.


Synthesizing Unit <start_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/start_dp.vhdl".
WARNING:Xst:646 - Signal <cst_14_uint_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_8_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_15_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_uint_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_uint_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_uint_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_17_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_uint_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_7_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_nn_1_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_2_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_9_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_16_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_4_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_11_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_isign_10_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_6_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_18_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_6_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <location_global_start_dp_data_13_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_uint_d_wire> is assigned but never used.
Unit <start_dp> synthesized.


Synthesizing Unit <system>.
    Related source file is "/home/projects1/ahir/AHIR/examples/fft/system.vhdl".
WARNING:Xst:646 - Signal <omega_divide_retval<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_sine_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_divide_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_sine_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_start_retval<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_divide_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_start_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_divide_margs<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_sine_retval<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_start_margs<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_start_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_sine_margs<0>> is assigned but never used.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 278x32-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 2x32-bit ROM                                          : 1
# Multipliers                                          : 7
 24x24-bit multiplier                                  : 7
# Adders/Subtractors                                   : 85
 27-bit adder carry out                                : 6
 28-bit subtractor                                     : 12
 31-bit adder                                          : 4
 32-bit adder                                          : 17
 32-bit subtractor                                     : 3
 33-bit adder                                          : 4
 8-bit adder                                           : 6
 8-bit adder carry out                                 : 7
 8-bit subtractor                                      : 12
 9-bit adder carry out                                 : 7
 9-bit subtractor                                      : 7
# Registers                                            : 557
 1-bit register                                        : 411
 14-bit register                                       : 1
 2-bit register                                        : 1
 31-bit register                                       : 2
 32-bit register                                       : 141
 8-bit register                                        : 1
# Latches                                              : 150
 1-bit latch                                           : 138
 28-bit latch                                          : 6
 32-bit latch                                          : 6
# Comparators                                          : 24
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 7
 8-bit comparator greater                              : 8
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 32-bit 3-to-1 multiplexer                             : 1
# Xors                                                 : 131
 1-bit xor2                                            : 131

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v8000.nph' in environment /home/projects1/Xilinx/.
INFO:Xst:2691 - Unit <memory> : The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_data>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 278-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_req_0>   | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 278-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to signal <read_data>     |          |
    |     dorstB         | connected to signal <read_req>      | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch outp_0 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch outp_2 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch outp_2 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch outp_4 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch outp_4 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch outp_7 hinder the constant cleaning in the block lat.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch  <outp_29> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_28> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_27> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_26> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_25> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_24> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_23> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_22> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_21> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_20> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_19> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_18> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_17> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_16> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_15> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_14> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_13> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <outp_31> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_30> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_24> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_23> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_22> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_21> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_20> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_19> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_18> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_17> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_16> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_15> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_14> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_13> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_12> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_11> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_10> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_9> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_8> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_6> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_12> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_11> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_10> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_9> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_8> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_7> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_6> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_5> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_3> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_1> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_0> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_31> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_30> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_29> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_28> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_27> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_26> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_25> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <outp_31> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_1> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_0> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_0> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_31> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <op_0> has a constant value of 0 in block <mmax_d_0_uint_mux_1>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <latched_index_24> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_23> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_22> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_21> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_20> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_19> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_18> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_17> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_16> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_15> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_14> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_13> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_12> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_11> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_10> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_9> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_8> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <latched_index_30> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_29> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_28> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_27> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_26> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_25> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_19> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_18> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_17> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_16> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_15> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_14> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_13> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_12> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_11> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_10> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_9> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_8> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_7> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_6> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_5> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_4> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_2> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_7> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_6> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_5> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_4> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_2> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_1> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_30> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_29> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_28> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_27> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_26> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_25> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_24> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_23> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_22> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_21> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_20> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <outp_5> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_3> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <outp_1> has a constant value of 0 in block <lat>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:2677 - Node <outp_0> of sequential type is unconnected in block <gen[0].output_latch>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <j_d_2_uint_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <j_d_3_uint_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <j_d_4_uint_mux_1>.
WARNING:Xst:2677 - Node <inp_latch_31> of sequential type is unconnected in block <gen[0].dp_latch>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <m_d_1_d_in_uint_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <tempr_d_0_float_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <tempr_d_1_float_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <tempr_d_2_float_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <tempr_d_3_float_mux_1>.
WARNING:Xst:2677 - Node <op_0> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_2> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_3> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_4> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_5> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_6> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_7> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_8> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_9> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_10> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_11> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_12> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_13> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_14> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_15> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_16> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_17> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_18> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_19> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_20> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_21> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_22> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_23> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_24> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_25> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_26> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_27> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_28> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_29> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_30> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:2677 - Node <op_31> of sequential type is unconnected in block <tempr_d_4_float_mux_1>.
WARNING:Xst:1290 - Hierarchical block <frac_asynch_eq> is unconnected in block <comp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frac_asynch_eq> is unconnected in block <comp>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 278x32-bit dual-port block RAM                        : 1
# ROMs                                                 : 1
 2x32-bit ROM                                          : 1
# Multipliers                                          : 7
 24x24-bit multiplier                                  : 7
# Adders/Subtractors                                   : 85
 27-bit adder carry out                                : 6
 28-bit subtractor                                     : 12
 32-bit adder                                          : 17
 32-bit subtractor                                     : 3
 33-bit adder                                          : 4
 8-bit adder                                           : 10
 8-bit adder carry out                                 : 7
 8-bit subtractor                                      : 12
 9-bit adder carry out                                 : 7
 9-bit subtractor                                      : 7
# Registers                                            : 4977
 Flip-Flops                                            : 4977
# Latches                                              : 150
 1-bit latch                                           : 138
 28-bit latch                                          : 6
 32-bit latch                                          : 6
# Comparators                                          : 24
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 7
 8-bit comparator greater                              : 8
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 32-bit 3-to-1 multiplexer                             : 1
# Xors                                                 : 131
 1-bit xor2                                            : 131

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <divide_cp>: instances <place_34>, <place_35> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <place_58>, <place_59> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_1_float_mux_1_d_req0>, <N_addr_d_1_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_1_float_mux_1_d_req1>, <N_addr_d_1_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_2_float_mux_1_d_req0>, <N_addr_d_2_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_2_float_mux_1_d_req1>, <N_addr_d_2_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_3_float_mux_1_d_req0>, <N_addr_d_3_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <D_addr_d_3_float_mux_1_d_req1>, <N_addr_d_3_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp10_int_d_req>, <oper_tmp5_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp10_int_d_req>, <oper_tmp8_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp17_float_d_req>, <oper_tmp19_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp29_float_d_req>, <oper_tmp31_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp2_float_d_req>, <oper_tmp_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp42_float_d_req>, <tc_tmp68_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <place_76>, <place_77> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <a_addr_d_0_float_mux_1_d_req0>, <k_d_0_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <a_addr_d_0_float_mux_1_d_req1>, <k_d_0_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <a_addr_d_0_float_mux_2_d_req1>, <k_d_0_int_mux_2_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_0_int_mux_1_d_req0>, <low_d_0_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_0_int_mux_1_d_req1>, <low_d_0_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_1_int_mux_1_d_req0>, <i_d_0_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_1_int_mux_1_d_req0>, <low_d_1_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_1_int_mux_1_d_req1>, <i_d_0_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <high_d_1_int_mux_1_d_req1>, <low_d_1_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <oper_tmp13_bool_d_req>, <oper_tmp15_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <oper_tmp13_bool_d_req>, <oper_tmp17_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sine_cp>: instances <tc_tmp74_float_d_req>, <tc_unnamed_16_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_106>, <place_107> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_113>, <place_114> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_151>, <place_152> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_178>, <place_183> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_178>, <place_188> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_178>, <place_193> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_215>, <place_224> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_335>, <place_339> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_34>, <place_43> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_57>, <place_62> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_82>, <place_83> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_0_uint_mux_1_d_req0>, <j_d_1_uint_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_0_uint_mux_1_d_req0>, <tempr_d_1_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_0_uint_mux_1_d_req1>, <j_d_1_uint_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_0_uint_mux_1_d_req1>, <tempr_d_1_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_3_uint_mux_1_d_req0>, <j_d_2_uint_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_3_uint_mux_1_d_req0>, <tempr_d_2_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_3_uint_mux_1_d_req1>, <j_d_2_uint_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <i_d_3_uint_mux_1_d_req1>, <tempr_d_2_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_0_uint_mux_1_d_req0>, <m_d_1_d_in_uint_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_0_uint_mux_1_d_req1>, <m_d_1_d_in_uint_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req0>, <m_d_3_uint_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req0>, <tempr_d_3_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req0>, <wi_d_1_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req0>, <wr_d_1_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req1>, <m_d_3_uint_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req1>, <tempr_d_3_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req1>, <wi_d_1_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_3_uint_mux_1_d_req1>, <wr_d_1_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_4_uint_mux_1_d_req0>, <mmax_d_0_uint_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_4_uint_mux_1_d_req0>, <tempr_d_4_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_4_uint_mux_1_d_req1>, <mmax_d_0_uint_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <j_d_4_uint_mux_1_d_req1>, <tempr_d_4_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <load_tmp_int_d_req>, <oper_tmp64_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <load_tmp_int_d_req>, <tc_tmp66_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp110_d_lvl_d_1_uint_d_req>, <oper_tmp142_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp110_d_lvl_d_1_uint_d_req>, <oper_tmp83_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp110_d_lvl_d_1_uint_d_req>, <oper_unnamed_53_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp110_d_lvl_d_1_uint_d_req>, <oper_unnamed_57_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp154_float_d_req>, <oper_tmp157_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp154_float_d_req>, <oper_tmp163_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp154_float_d_req>, <oper_tmp166_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp154_float_d_req>, <oper_tmp171_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp38_bool_d_req>, <oper_tmp44_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp51_uint_d_req>, <oper_tmp53_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp7_d_lvl_d_1_uint_d_req>, <oper_tmp_d_lvl_d_1_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp7_d_lvl_d_1_uint_d_req>, <oper_unnamed_38_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <oper_tmp7_d_lvl_d_1_uint_d_req>, <oper_unnamed_40_uint_d_req> of unit <transition_1> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_115> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_30> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
INFO:Xst:2261 - The FF/Latch <latched_index_2> in Unit <amux_load> is equivalent to the following 28 FFs/Latches, which will be removed : <latched_index_3> <latched_index_4> <latched_index_5> <latched_index_6> <latched_index_7> <latched_index_8> <latched_index_9> <latched_index_10> <latched_index_11> <latched_index_12> <latched_index_13> <latched_index_14> <latched_index_15> <latched_index_16> <latched_index_17> <latched_index_18> <latched_index_19> <latched_index_20> <latched_index_21> <latched_index_22> <latched_index_23> <latched_index_24> <latched_index_25> <latched_index_26> <latched_index_27> <latched_index_28> <latched_index_29> <latched_index_30> 
INFO:Xst:2261 - The FF/Latch <latched_index_1> in Unit <amux_store> is equivalent to the following 29 FFs/Latches, which will be removed : <latched_index_2> <latched_index_3> <latched_index_4> <latched_index_5> <latched_index_6> <latched_index_7> <latched_index_8> <latched_index_9> <latched_index_10> <latched_index_11> <latched_index_12> <latched_index_13> <latched_index_14> <latched_index_15> <latched_index_16> <latched_index_17> <latched_index_18> <latched_index_19> <latched_index_20> <latched_index_21> <latched_index_22> <latched_index_23> <latched_index_24> <latched_index_25> <latched_index_26> <latched_index_27> <latched_index_28> <latched_index_29> <latched_index_30> 
INFO:Xst:2261 - The FF/Latch <tc_unnamed_14_int/lat/outp_0> in Unit <sine_dp> is equivalent to the following 3 FFs/Latches, which will be removed : <tc_unnamed_14_int/lat/outp_2> <tc_unnamed_14_int/lat/outp_4> <tc_unnamed_14_int/lat/outp_7> 
INFO:Xst:2261 - The FF/Latch <oper_tmp61_int/lat/outp_30> in Unit <sine_dp> is equivalent to the following FF/Latch, which will be removed : <oper_tmp61_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <tc_unnamed_16_int/lat/outp_0> in Unit <sine_dp> is equivalent to the following 29 FFs/Latches, which will be removed : <tc_unnamed_16_int/lat/outp_1> <tc_unnamed_16_int/lat/outp_3> <tc_unnamed_16_int/lat/outp_5> <tc_unnamed_16_int/lat/outp_6> <tc_unnamed_16_int/lat/outp_7> <tc_unnamed_16_int/lat/outp_8> <tc_unnamed_16_int/lat/outp_9> <tc_unnamed_16_int/lat/outp_10> <tc_unnamed_16_int/lat/outp_11> <tc_unnamed_16_int/lat/outp_12> <tc_unnamed_16_int/lat/outp_13> <tc_unnamed_16_int/lat/outp_14> <tc_unnamed_16_int/lat/outp_15> <tc_unnamed_16_int/lat/outp_16> <tc_unnamed_16_int/lat/outp_17> <tc_unnamed_16_int/lat/outp_18> <tc_unnamed_16_int/lat/outp_19> <tc_unnamed_16_int/lat/outp_20> <tc_unnamed_16_int/lat/outp_21> <tc_unnamed_16_int/lat/outp_22> <tc_unnamed_16_int/lat/outp_23> <tc_unnamed_16_int/lat/outp_24> <tc_unnamed_16_int/lat/outp_25> <tc_unnamed_16_int/lat/outp_26> <tc_unnamed_16_int/lat/outp_27> <tc_unnamed_16_int/lat/outp_28> <tc_unnamed_16_int/lat/outp_29>
   <tc_unnamed_16_int/lat/outp_30> <tc_unnamed_16_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <tc_unnamed_14_int/lat/outp_1> in Unit <sine_dp> is equivalent to the following 27 FFs/Latches, which will be removed : <tc_unnamed_14_int/lat/outp_3> <tc_unnamed_14_int/lat/outp_5> <tc_unnamed_14_int/lat/outp_6> <tc_unnamed_14_int/lat/outp_8> <tc_unnamed_14_int/lat/outp_9> <tc_unnamed_14_int/lat/outp_10> <tc_unnamed_14_int/lat/outp_11> <tc_unnamed_14_int/lat/outp_12> <tc_unnamed_14_int/lat/outp_13> <tc_unnamed_14_int/lat/outp_14> <tc_unnamed_14_int/lat/outp_15> <tc_unnamed_14_int/lat/outp_16> <tc_unnamed_14_int/lat/outp_17> <tc_unnamed_14_int/lat/outp_18> <tc_unnamed_14_int/lat/outp_19> <tc_unnamed_14_int/lat/outp_20> <tc_unnamed_14_int/lat/outp_21> <tc_unnamed_14_int/lat/outp_22> <tc_unnamed_14_int/lat/outp_23> <tc_unnamed_14_int/lat/outp_24> <tc_unnamed_14_int/lat/outp_25> <tc_unnamed_14_int/lat/outp_26> <tc_unnamed_14_int/lat/outp_27> <tc_unnamed_14_int/lat/outp_28> <tc_unnamed_14_int/lat/outp_29> <tc_unnamed_14_int/lat/outp_30> <tc_unnamed_14_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <tc_unnamed_16_int/lat/outp_2> in Unit <sine_dp> is equivalent to the following FF/Latch, which will be removed : <tc_unnamed_16_int/lat/outp_4> 
WARNING:Xst:1293 - FF/Latch  <31> has a constant value of 0 in block <LPM_LATCH_115>.
WARNING:Xst:1293 - FF/Latch  <31> has a constant value of 0 in block <LPM_LATCH_30>.
WARNING:Xst:1293 - FF/Latch  <latched_index_2> has a constant value of 0 in block <amux_load>.
WARNING:Xst:1293 - FF/Latch  <latched_index_1> has a constant value of 0 in block <amux_store>.
WARNING:Xst:1426 - The value init of the FF/Latch tc_unnamed_14_int/lat/outp_0 hinder the constant cleaning in the block sine_dp.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch tc_unnamed_16_int/lat/outp_2 hinder the constant cleaning in the block sine_dp.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch  <tc_unnamed_16_int/lat/outp_0> has a constant value of 0 in block <sine_dp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <tc_unnamed_14_int/lat/outp_1> has a constant value of 0 in block <sine_dp>.
WARNING:Xst:1293 - FF/Latch  <oper_m_d_1_uint/lat/outp_31> has a constant value of 0 in block <start_dp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <oper_tmp64_uint/lat/outp_0> has a constant value of 0 in block <start_dp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <oper_tmp1_uint/lat/outp_0> has a constant value of 0 in block <start_dp>.

Optimizing unit <system> ...

Optimizing unit <libmux> ...

Optimizing unit <asynch_mul_float> ...

Optimizing unit <asynch_int_to_float> ...

Optimizing unit <libsto> ...

Optimizing unit <asynch_uint_to_float> ...

Optimizing unit <amux_load> ...

Optimizing unit <amux_store> ...

Optimizing unit <asynch_add_float_1> ...

Optimizing unit <asynch_add_float_2> ...

Optimizing unit <divide_cp> ...
WARNING:Xst:1293 - FF/Latch  <place_58/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_34/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1293 - FF/Latch  <place_58/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_34/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1293 - FF/Latch  <place_58/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_34/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1293 - FF/Latch  <place_58/Q> has a constant value of 0 in block <divide_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_34/Q> has a constant value of 0 in block <divide_cp>.

Optimizing unit <sine_cp> ...
WARNING:Xst:1293 - FF/Latch  <place_76/Q> has a constant value of 0 in block <sine_cp>.
WARNING:Xst:1293 - FF/Latch  <place_76/Q> has a constant value of 0 in block <sine_cp>.
WARNING:Xst:1293 - FF/Latch  <place_76/Q> has a constant value of 0 in block <sine_cp>.
WARNING:Xst:1293 - FF/Latch  <place_76/Q> has a constant value of 0 in block <sine_cp>.

Optimizing unit <start_cp> ...

Optimizing unit <binary_operator_4> ...

Optimizing unit <binary_operator_5> ...

Optimizing unit <binary_operator_7> ...

Optimizing unit <binary_operator_10> ...

Optimizing unit <binary_operator_12> ...

Optimizing unit <binary_operator_13> ...

Optimizing unit <binary_operator_14> ...

Optimizing unit <liblod_1> ...

Optimizing unit <binary_operator_17> ...

Optimizing unit <liblod_2> ...

Optimizing unit <binary_operator_19> ...

Optimizing unit <binary_operator_20> ...

Optimizing unit <binary_operator_21> ...

Optimizing unit <binary_operator_22> ...

Optimizing unit <binary_operator_23> ...

Optimizing unit <binary_operator_24> ...

Optimizing unit <binary_operator_25> ...

Optimizing unit <binary_operator_1> ...

Optimizing unit <binary_operator_16> ...

Optimizing unit <binary_operator_2> ...

Optimizing unit <binary_operator_3> ...

Optimizing unit <binary_operator_8> ...

Optimizing unit <binary_operator_9> ...

Optimizing unit <binary_operator_6> ...

Optimizing unit <binary_operator_11> ...

Optimizing unit <binary_operator_18> ...

Optimizing unit <divide_dp> ...

Optimizing unit <sine_dp> ...

Optimizing unit <start_dp> ...
WARNING:Xst:1293 - FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_8> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_7> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_6> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_5> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_4> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_3> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_2> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/uint_add_1/gen[0].output_latch/outp_0> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/mmax_d_0_uint_mux_1/op_0> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/tc_tmp66_float/lat/outp_31> has a constant value of 0 in block <system>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <start_dp_inst/oper_tmp64_uint/lat/outp_1> has a constant value of 0 in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[2].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/int_add_0/gen[0].output_latch/outp_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp26_d_cast_ptr_float/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <sine_dp_inst/tc_tmp72_d_cast_ptr_float/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[4].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_8/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_2/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_5/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_7/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_0/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_3/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/uint_add_6/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[0].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_2_uint_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_3_uint_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/j_d_4_uint_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/m_d_1_d_in_uint_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_0_float_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_1_float_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_2_float_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_3_float_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/tempr_d_4_float_mux_1/op_31> of sequential type is unconnected in block <system>.

Mapping all equations...
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[8].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2036 - Inserting OBUF on port <env_acks<1>> driven by black box <omega_amux_3>. Possible simulation mismatch.
WARNING:Xst:1426 - The value init of the FF/Latch divide_dp_inst/sign_d_0_int_mux_1/op_0 hinder the constant cleaning in the block system.
   You should achieve better results by setting this init to 1.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/tc_unnamed_16_int/lat/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/tc_tmp74_float/lat/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[11].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/float_mul_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/tc_tmp68_float/lat/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[5].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <start_dp_inst/uint_add_1/gen[0].output_latch/ack> <start_dp_inst/uint_add_4/gen[0].output_latch/ack> <start_dp_inst/uint_add_0/gen[1].output_latch/ack> <start_dp_inst/uint_add_3/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/high_d_0_int_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/low_d_0_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/D_addr_d_2_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/N_addr_d_2_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/j_d_4_uint_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <start_dp_inst/mmax_d_0_uint_mux_1/ack_0> <start_dp_inst/tempr_d_4_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/a_addr_d_0_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/k_d_0_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/float_sub_0/gen[2].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <sine_dp_inst/float_gt_0/gen[1].output_latch/ack> <sine_dp_inst/int_sub_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/tc_tmp66_float/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/tc_tmp66_float/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/uint_add_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/high_d_1_int_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <sine_dp_inst/i_d_0_int_mux_1/ack_0> <sine_dp_inst/low_d_1_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/D_addr_d_3_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/N_addr_d_3_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/tc_tmp65_float/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/tc_tmp65_float/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_gt_1/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/uint_gt_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[3].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <start_dp_inst/float_mul_3/gen[4].output_latch/ack> <start_dp_inst/float_mul_0/gen[0].output_latch/ack> <start_dp_inst/float_mul_1/gen[0].output_latch/ack> <start_dp_inst/float_mul_2/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[12].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/float_mul_0/gen[1].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/sign_d_0_int_mux_1/op_1> in Unit <system> is equivalent to the following 30 FFs/Latches, which will be removed : <divide_dp_inst/sign_d_0_int_mux_1/op_2> <divide_dp_inst/sign_d_0_int_mux_1/op_3> <divide_dp_inst/sign_d_0_int_mux_1/op_4> <divide_dp_inst/sign_d_0_int_mux_1/op_5> <divide_dp_inst/sign_d_0_int_mux_1/op_6> <divide_dp_inst/sign_d_0_int_mux_1/op_7> <divide_dp_inst/sign_d_0_int_mux_1/op_8> <divide_dp_inst/sign_d_0_int_mux_1/op_9> <divide_dp_inst/sign_d_0_int_mux_1/op_10> <divide_dp_inst/sign_d_0_int_mux_1/op_11> <divide_dp_inst/sign_d_0_int_mux_1/op_12> <divide_dp_inst/sign_d_0_int_mux_1/op_13> <divide_dp_inst/sign_d_0_int_mux_1/op_14> <divide_dp_inst/sign_d_0_int_mux_1/op_15> <divide_dp_inst/sign_d_0_int_mux_1/op_16> <divide_dp_inst/sign_d_0_int_mux_1/op_17> <divide_dp_inst/sign_d_0_int_mux_1/op_18> <divide_dp_inst/sign_d_0_int_mux_1/op_19> <divide_dp_inst/sign_d_0_int_mux_1/op_20> <divide_dp_inst/sign_d_0_int_mux_1/op_21>
   <divide_dp_inst/sign_d_0_int_mux_1/op_22> <divide_dp_inst/sign_d_0_int_mux_1/op_23> <divide_dp_inst/sign_d_0_int_mux_1/op_24> <divide_dp_inst/sign_d_0_int_mux_1/op_25> <divide_dp_inst/sign_d_0_int_mux_1/op_26> <divide_dp_inst/sign_d_0_int_mux_1/op_27> <divide_dp_inst/sign_d_0_int_mux_1/op_28> <divide_dp_inst/sign_d_0_int_mux_1/op_29> <divide_dp_inst/sign_d_0_int_mux_1/op_30> <divide_dp_inst/sign_d_0_int_mux_1/op_31> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/tc_tmp68_float/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/tc_tmp68_float/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/tc_tmp66_float/lat/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/oper_tmp64_uint/lat/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/j_d_0_uint_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/m_d_1_d_in_uint_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_sub_0/gen[0].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/float_lt_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/i_d_3_uint_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <start_dp_inst/j_d_2_uint_mux_1/ack_0> <start_dp_inst/tempr_d_2_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/D_addr_d_1_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/N_addr_d_1_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/i_d_0_uint_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <start_dp_inst/j_d_1_uint_mux_1/ack_0> <start_dp_inst/tempr_d_1_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/tc_tmp74_float/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/tc_tmp74_float/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[1].output_latch/ack> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <start_dp_inst/uint_add_5/gen[0].output_latch/ack> <start_dp_inst/uint_add_7/gen[0].output_latch/ack> <start_dp_inst/uint_add_6/gen[1].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_sub_0/gen[1].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <divide_dp_inst/float_lt_0/gen[1].output_latch/ack> <divide_dp_inst/int_sub_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/j_d_3_uint_mux_1/ack_0> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <start_dp_inst/m_d_3_uint_mux_1/ack_0> <start_dp_inst/tempr_d_3_float_mux_1/ack_0> <start_dp_inst/wi_d_1_float_mux_1/ack_0> <start_dp_inst/wr_d_1_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/i_d_0_int_mux_1/op_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/i_d_0_int_mux_1/op_31> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[4].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/uint_add_2/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <sine_dp_inst/a_addr_d_0_float_mux_2/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <sine_dp_inst/k_d_0_int_mux_2/ack_0> 
INFO:Xst:2261 - The FF/Latch <start_dp_inst/uint_add_8/gen[0].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <start_dp_inst/uint_add_6/gen[0].output_latch/ack> 
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 17.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[9].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[7].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <start_dp_inst/lod_0/gen[6].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4013
 Flip-Flops                                            : 4013

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 136

Cell Usage :
# BELS                             : 16763
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 109
#      LUT1                        : 79
#      LUT2                        : 1663
#      LUT3                        : 3092
#      LUT4                        : 7601
#      MULT_AND                    : 215
#      MUXCY                       : 1768
#      MUXF5                       : 808
#      VCC                         : 1
#      XORCY                       : 1425
# FlipFlops/Latches                : 4181
#      FDC                         : 322
#      FDCE                        : 404
#      FDE                         : 3285
#      FDR                         : 2
#      LD                          : 132
#      LDCP                        : 36
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 89
#      IBUF                        : 54
#      OBUF                        : 35
# MULTs                            : 28
#      MULT18X18                   : 28
# Others                           : 8
#      bypass_latch_set_priority   : 5
#      omega_amux_1                : 1
#      omega_amux_2                : 1
#      omega_amux_3                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v8000ff1152-5 

 Number of Slices:                    7051  out of  46592    15%  
 Number of Slice Flip Flops:          4181  out of  93184     4%  
 Number of 4 input LUTs:             12544  out of  93184    13%  
 Number of IOs:                        136
 Number of bonded IOBs:                 90  out of    824    10%  
 Number of BRAMs:                        1  out of    168     0%  
 Number of MULT18X18s:                  28  out of    168    16%  
 Number of GCLKs:                        1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
Clock Signal                                                                                                                                      | Clock buffer(FF name)                                   | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
clk                                                                                                                                               | BUFGP                                                   | 4014  |
divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                              | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/index_2)| 5     |
divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)| NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_0)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                             | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                    | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_6)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_7)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_8)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_9)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                  | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_10) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_11) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_12) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_13) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                  | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_14) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_15) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_20) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_16) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_21) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_17) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not000132:O)                                | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_22) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_18) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_19) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_2)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_3)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_4)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                    | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_5)  | 1     |
divide_dp_inst/float_add_0/comp/P_sum_mux0004<0>(divide_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                              | NONE(*)(divide_dp_inst/float_add_0/comp/index_4)        | 5     |
divide_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(divide_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_0)          | 1     |
divide_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(divide_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                             | NONE(*)(divide_dp_inst/float_add_0/comp/sum_1)          | 1     |
divide_dp_inst/float_add_0/comp/sum_6_not0001(divide_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                    | NONE(*)(divide_dp_inst/float_add_0/comp/sum_6)          | 1     |
divide_dp_inst/float_add_0/comp/sum_7_not0001(divide_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_7)          | 1     |
divide_dp_inst/float_add_0/comp/sum_8_not0001(divide_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_8)          | 1     |
divide_dp_inst/float_add_0/comp/sum_9_not0001(divide_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_9)          | 1     |
divide_dp_inst/float_add_0/comp/sum_10_not0001(divide_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                  | NONE(*)(divide_dp_inst/float_add_0/comp/sum_10)         | 1     |
divide_dp_inst/float_add_0/comp/sum_11_not0001(divide_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_11)         | 1     |
divide_dp_inst/float_add_0/comp/sum_12_not0001(divide_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_12)         | 1     |
divide_dp_inst/float_add_0/comp/sum_13_not0001(divide_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_13)         | 1     |
divide_dp_inst/float_add_0/comp/sum_14_not0001(divide_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                  | NONE(*)(divide_dp_inst/float_add_0/comp/sum_14)         | 1     |
divide_dp_inst/float_add_0/comp/sum_15_not0001(divide_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_15)         | 1     |
divide_dp_inst/float_add_0/comp/sum_20_not0001(divide_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_20)         | 1     |
divide_dp_inst/float_add_0/comp/sum_16_not0001(divide_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_16)         | 1     |
divide_dp_inst/float_add_0/comp/sum_21_not0001(divide_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_21)         | 1     |
divide_dp_inst/float_add_0/comp/sum_17_not0001(divide_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_17)         | 1     |
divide_dp_inst/float_add_0/comp/sum_22_not0001(divide_dp_inst/float_add_0/comp/sum_22_not000132:O)                                                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_22)         | 1     |
divide_dp_inst/float_add_0/comp/sum_18_not0001(divide_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_18)         | 1     |
divide_dp_inst/float_add_0/comp/sum_19_not0001(divide_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_19)         | 1     |
divide_dp_inst/float_add_0/comp/sum_2_not0001(divide_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_2)          | 1     |
divide_dp_inst/float_add_0/comp/sum_3_not0001(divide_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_3)          | 1     |
divide_dp_inst/float_add_0/comp/sum_4_not0001(divide_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_4)          | 1     |
divide_dp_inst/float_add_0/comp/sum_5_not0001(divide_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                    | NONE(*)(divide_dp_inst/float_add_0/comp/sum_5)          | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                                  | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/index_3)  | 5     |
sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)    | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_0)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(sine_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                                 | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_1)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                        | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_6)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_7)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_8)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_9)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                      | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_10)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_11)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_12)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_13)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                      | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_14)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_15)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                    | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_20)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_16)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_21)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_17)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_22_not000132:O)                                    | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_22)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_18)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                     | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_19)   | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_2)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_3)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                       | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_4)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                        | NONE(*)(sine_dp_inst/float_sub_0/comp/add_st1/sum_5)    | 1     |
start_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(start_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                                | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/index_0) | 5     |
start_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(start_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)  | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_0)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(start_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                               | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                      | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_6)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_7)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_8)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_9)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                    | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_10)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_11)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_12)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_13)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                    | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_14)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_15)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                  | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_20)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_16)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_21)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_17)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_22_not000132:O)                                  | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_22)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_18)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                   | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_19)  | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_2)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_3)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                     | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_4)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(start_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                      | NONE(*)(start_dp_inst/float_sub_0/comp/add_st1/sum_5)   | 1     |
start_dp_inst/float_add_1/comp/P_sum_mux0004<0>(start_dp_inst/float_add_1/comp/P_sum_mux0004<0>:O)                                                | NONE(*)(start_dp_inst/float_add_1/comp/index_1)         | 5     |
start_dp_inst/float_add_1/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(start_dp_inst/float_add_1/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                  | NONE(*)(start_dp_inst/float_add_1/comp/sum_0)           | 1     |
start_dp_inst/float_add_1/comp/sum_1_cmp_eq0000(start_dp_inst/float_add_1/comp/sum_1_cmp_eq00002:O)                                               | NONE(*)(start_dp_inst/float_add_1/comp/sum_1)           | 1     |
start_dp_inst/float_add_1/comp/sum_6_not0001(start_dp_inst/float_add_1/comp/sum_6_not0001:O)                                                      | NONE(*)(start_dp_inst/float_add_1/comp/sum_6)           | 1     |
start_dp_inst/float_add_1/comp/sum_7_not0001(start_dp_inst/float_add_1/comp/sum_7_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_7)           | 1     |
start_dp_inst/float_add_1/comp/sum_8_not0001(start_dp_inst/float_add_1/comp/sum_8_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_8)           | 1     |
start_dp_inst/float_add_1/comp/sum_9_not0001(start_dp_inst/float_add_1/comp/sum_9_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_9)           | 1     |
start_dp_inst/float_add_1/comp/sum_10_not0001(start_dp_inst/float_add_1/comp/sum_10_not0001:O)                                                    | NONE(*)(start_dp_inst/float_add_1/comp/sum_10)          | 1     |
start_dp_inst/float_add_1/comp/sum_11_not0001(start_dp_inst/float_add_1/comp/sum_11_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_11)          | 1     |
start_dp_inst/float_add_1/comp/sum_12_not0001(start_dp_inst/float_add_1/comp/sum_12_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_12)          | 1     |
start_dp_inst/float_add_1/comp/sum_13_not0001(start_dp_inst/float_add_1/comp/sum_13_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_13)          | 1     |
start_dp_inst/float_add_1/comp/sum_14_not0001(start_dp_inst/float_add_1/comp/sum_14_not0001:O)                                                    | NONE(*)(start_dp_inst/float_add_1/comp/sum_14)          | 1     |
start_dp_inst/float_add_1/comp/sum_15_not0001(start_dp_inst/float_add_1/comp/sum_21_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_15)          | 1     |
start_dp_inst/float_add_1/comp/sum_20_not0001(start_dp_inst/float_add_1/comp/sum_20_not000145:O)                                                  | NONE(*)(start_dp_inst/float_add_1/comp/sum_20)          | 1     |
start_dp_inst/float_add_1/comp/sum_16_not0001(start_dp_inst/float_add_1/comp/sum_16_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_16)          | 1     |
start_dp_inst/float_add_1/comp/sum_21_not0001(start_dp_inst/float_add_1/comp/sum_21_not00012:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_21)          | 1     |
start_dp_inst/float_add_1/comp/sum_17_not0001(start_dp_inst/float_add_1/comp/sum_17_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_17)          | 1     |
start_dp_inst/float_add_1/comp/sum_22_not0001(start_dp_inst/float_add_1/comp/sum_22_not000132:O)                                                  | NONE(*)(start_dp_inst/float_add_1/comp/sum_22)          | 1     |
start_dp_inst/float_add_1/comp/sum_18_not0001(start_dp_inst/float_add_1/comp/sum_18_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_18)          | 1     |
start_dp_inst/float_add_1/comp/sum_19_not0001(start_dp_inst/float_add_1/comp/sum_19_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_1/comp/sum_19)          | 1     |
start_dp_inst/float_add_1/comp/sum_2_not0001(start_dp_inst/float_add_1/comp/sum_2_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_2)           | 1     |
start_dp_inst/float_add_1/comp/sum_3_not0001(start_dp_inst/float_add_1/comp/sum_3_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_3)           | 1     |
start_dp_inst/float_add_1/comp/sum_4_not0001(start_dp_inst/float_add_1/comp/sum_4_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_1/comp/sum_4)           | 1     |
start_dp_inst/float_add_1/comp/sum_5_not0001(start_dp_inst/float_add_1/comp/sum_5_not0001:O)                                                      | NONE(*)(start_dp_inst/float_add_1/comp/sum_5)           | 1     |
start_dp_inst/float_add_0/comp/P_sum_mux0004<0>(start_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                                | NONE(*)(start_dp_inst/float_add_0/comp/index_2)         | 5     |
start_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(start_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                  | NONE(*)(start_dp_inst/float_add_0/comp/sum_0)           | 1     |
start_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(start_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                               | NONE(*)(start_dp_inst/float_add_0/comp/sum_1)           | 1     |
start_dp_inst/float_add_0/comp/sum_6_not0001(start_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                      | NONE(*)(start_dp_inst/float_add_0/comp/sum_6)           | 1     |
start_dp_inst/float_add_0/comp/sum_7_not0001(start_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_7)           | 1     |
start_dp_inst/float_add_0/comp/sum_8_not0001(start_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_8)           | 1     |
start_dp_inst/float_add_0/comp/sum_9_not0001(start_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_9)           | 1     |
start_dp_inst/float_add_0/comp/sum_10_not0001(start_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                    | NONE(*)(start_dp_inst/float_add_0/comp/sum_10)          | 1     |
start_dp_inst/float_add_0/comp/sum_11_not0001(start_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_11)          | 1     |
start_dp_inst/float_add_0/comp/sum_12_not0001(start_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_12)          | 1     |
start_dp_inst/float_add_0/comp/sum_13_not0001(start_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_13)          | 1     |
start_dp_inst/float_add_0/comp/sum_14_not0001(start_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                    | NONE(*)(start_dp_inst/float_add_0/comp/sum_14)          | 1     |
start_dp_inst/float_add_0/comp/sum_15_not0001(start_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_15)          | 1     |
start_dp_inst/float_add_0/comp/sum_20_not0001(start_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                  | NONE(*)(start_dp_inst/float_add_0/comp/sum_20)          | 1     |
start_dp_inst/float_add_0/comp/sum_16_not0001(start_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_16)          | 1     |
start_dp_inst/float_add_0/comp/sum_21_not0001(start_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_21)          | 1     |
start_dp_inst/float_add_0/comp/sum_17_not0001(start_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_17)          | 1     |
start_dp_inst/float_add_0/comp/sum_22_not0001(start_dp_inst/float_add_0/comp/sum_22_not000132:O)                                                  | NONE(*)(start_dp_inst/float_add_0/comp/sum_22)          | 1     |
start_dp_inst/float_add_0/comp/sum_18_not0001(start_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_18)          | 1     |
start_dp_inst/float_add_0/comp/sum_19_not0001(start_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                   | NONE(*)(start_dp_inst/float_add_0/comp/sum_19)          | 1     |
start_dp_inst/float_add_0/comp/sum_2_not0001(start_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_2)           | 1     |
start_dp_inst/float_add_0/comp/sum_3_not0001(start_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_3)           | 1     |
start_dp_inst/float_add_0/comp/sum_4_not0001(start_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                     | NONE(*)(start_dp_inst/float_add_0/comp/sum_4)           | 1     |
start_dp_inst/float_add_0/comp/sum_5_not0001(start_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                      | NONE(*)(start_dp_inst/float_add_0/comp/sum_5)           | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
(*) These 144 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Control Signal                                                                                                       | Buffer(FF name)                                      | Load  |
---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
reset_IBUF_1(reset_IBUF_1:O)                                                                                         | NONE(start_dp_inst/lod_0/gen[5].dp_latch/inp_latch_0)| 373   |
reset                                                                                                                | IBUF                                                 | 353   |
divide_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_2)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_2)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_1)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_1)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_4)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_4)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_3)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_3)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_0)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_0)| 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)    | NONE(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)    | NONE(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)  | 1     |
divide_dp_inst/float_add_0/comp/index_4__and0000(divide_dp_inst/float_add_0/comp/index_4__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_4)        | 1     |
divide_dp_inst/float_add_0/comp/index_4__or0000(divide_dp_inst/float_add_0/comp/index_4__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_4)        | 1     |
divide_dp_inst/float_add_0/comp/index_0__and0000(divide_dp_inst/float_add_0/comp/index_0__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_0)        | 1     |
divide_dp_inst/float_add_0/comp/index_0__or0000(divide_dp_inst/float_add_0/comp/index_0__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_0)        | 1     |
divide_dp_inst/float_add_0/comp/index_2__or0000(divide_dp_inst/float_add_0/comp/index_2__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_2)        | 1     |
divide_dp_inst/float_add_0/comp/index_2__and0000(divide_dp_inst/float_add_0/comp/index_2__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_2)        | 1     |
divide_dp_inst/float_add_0/comp/index_3__and0000(divide_dp_inst/float_add_0/comp/index_3__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_3)        | 1     |
divide_dp_inst/float_add_0/comp/index_3__or0000(divide_dp_inst/float_add_0/comp/index_3__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_3)        | 1     |
divide_dp_inst/float_add_0/comp/index_1__and0000(divide_dp_inst/float_add_0/comp/index_1__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_1)        | 1     |
divide_dp_inst/float_add_0/comp/index_1__or0000(divide_dp_inst/float_add_0/comp/index_1__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_1)        | 1     |
divide_dp_inst/float_add_0/comp/sum_1__and0000(divide_dp_inst/float_add_0/comp/sum_1__and00001:O)                    | NONE(divide_dp_inst/float_add_0/comp/sum_1)          | 1     |
divide_dp_inst/float_add_0/comp/sum_1__and0001(divide_dp_inst/float_add_0/comp/sum_1__and00011:O)                    | NONE(divide_dp_inst/float_add_0/comp/sum_1)          | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(sine_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)    | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_3)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(sine_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)      | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_3)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(sine_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)    | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_1)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(sine_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)      | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_1)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(sine_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)    | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_4)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(sine_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)      | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_4)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(sine_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)      | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_2)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(sine_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)    | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_2)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(sine_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)    | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_0)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(sine_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)      | NONE(sine_dp_inst/float_sub_0/comp/add_st1/index_0)  | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(sine_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)        | NONE(sine_dp_inst/float_sub_0/comp/add_st1/sum_1)    | 1     |
sine_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(sine_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)        | NONE(sine_dp_inst/float_sub_0/comp/add_st1/sum_1)    | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(start_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)  | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(start_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)    | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(start_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)  | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(start_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)    | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(start_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)  | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(start_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)    | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(start_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)  | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(start_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)    | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(start_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)    | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(start_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)  | NONE(start_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(start_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)      | NONE(start_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
start_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(start_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)      | NONE(start_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
start_dp_inst/float_add_1/comp/index_1__and0000(start_dp_inst/float_add_1/comp/index_1__and00001:O)                  | NONE(start_dp_inst/float_add_1/comp/index_1)         | 1     |
start_dp_inst/float_add_1/comp/index_1__or0000(start_dp_inst/float_add_1/comp/index_1__or00001:O)                    | NONE(start_dp_inst/float_add_1/comp/index_1)         | 1     |
start_dp_inst/float_add_1/comp/index_3__and0000(start_dp_inst/float_add_1/comp/index_3__and00001:O)                  | NONE(start_dp_inst/float_add_1/comp/index_3)         | 1     |
start_dp_inst/float_add_1/comp/index_3__or0000(start_dp_inst/float_add_1/comp/index_3__or00001:O)                    | NONE(start_dp_inst/float_add_1/comp/index_3)         | 1     |
start_dp_inst/float_add_1/comp/index_2__or0000(start_dp_inst/float_add_1/comp/index_2__or00001:O)                    | NONE(start_dp_inst/float_add_1/comp/index_2)         | 1     |
start_dp_inst/float_add_1/comp/index_2__and0000(start_dp_inst/float_add_1/comp/index_2__and00001:O)                  | NONE(start_dp_inst/float_add_1/comp/index_2)         | 1     |
start_dp_inst/float_add_1/comp/index_0__and0000(start_dp_inst/float_add_1/comp/index_0__and00001:O)                  | NONE(start_dp_inst/float_add_1/comp/index_0)         | 1     |
start_dp_inst/float_add_1/comp/index_0__or0000(start_dp_inst/float_add_1/comp/index_0__or00001:O)                    | NONE(start_dp_inst/float_add_1/comp/index_0)         | 1     |
start_dp_inst/float_add_1/comp/index_4__and0000(start_dp_inst/float_add_1/comp/index_4__and00001:O)                  | NONE(start_dp_inst/float_add_1/comp/index_4)         | 1     |
start_dp_inst/float_add_1/comp/index_4__or0000(start_dp_inst/float_add_1/comp/index_4__or00001:O)                    | NONE(start_dp_inst/float_add_1/comp/index_4)         | 1     |
start_dp_inst/float_add_1/comp/sum_1__and0000(start_dp_inst/float_add_1/comp/sum_1__and00001:O)                      | NONE(start_dp_inst/float_add_1/comp/sum_1)           | 1     |
start_dp_inst/float_add_1/comp/sum_1__and0001(start_dp_inst/float_add_1/comp/sum_1__and00011:O)                      | NONE(start_dp_inst/float_add_1/comp/sum_1)           | 1     |
start_dp_inst/float_add_0/comp/index_2__or0000(start_dp_inst/float_add_0/comp/index_2__or00001:O)                    | NONE(start_dp_inst/float_add_0/comp/index_2)         | 1     |
start_dp_inst/float_add_0/comp/index_2__and0000(start_dp_inst/float_add_0/comp/index_2__and00001:O)                  | NONE(start_dp_inst/float_add_0/comp/index_2)         | 1     |
start_dp_inst/float_add_0/comp/index_4__and0000(start_dp_inst/float_add_0/comp/index_4__and00001:O)                  | NONE(start_dp_inst/float_add_0/comp/index_4)         | 1     |
start_dp_inst/float_add_0/comp/index_4__or0000(start_dp_inst/float_add_0/comp/index_4__or00001:O)                    | NONE(start_dp_inst/float_add_0/comp/index_4)         | 1     |
start_dp_inst/float_add_0/comp/index_3__and0000(start_dp_inst/float_add_0/comp/index_3__and00001:O)                  | NONE(start_dp_inst/float_add_0/comp/index_3)         | 1     |
start_dp_inst/float_add_0/comp/index_3__or0000(start_dp_inst/float_add_0/comp/index_3__or00001:O)                    | NONE(start_dp_inst/float_add_0/comp/index_3)         | 1     |
start_dp_inst/float_add_0/comp/index_0__and0000(start_dp_inst/float_add_0/comp/index_0__and00001:O)                  | NONE(start_dp_inst/float_add_0/comp/index_0)         | 1     |
start_dp_inst/float_add_0/comp/index_0__or0000(start_dp_inst/float_add_0/comp/index_0__or00001:O)                    | NONE(start_dp_inst/float_add_0/comp/index_0)         | 1     |
start_dp_inst/float_add_0/comp/index_1__and0000(start_dp_inst/float_add_0/comp/index_1__and00001:O)                  | NONE(start_dp_inst/float_add_0/comp/index_1)         | 1     |
start_dp_inst/float_add_0/comp/index_1__or0000(start_dp_inst/float_add_0/comp/index_1__or00001:O)                    | NONE(start_dp_inst/float_add_0/comp/index_1)         | 1     |
start_dp_inst/float_add_0/comp/sum_1__and0000(start_dp_inst/float_add_0/comp/sum_1__and00001:O)                      | NONE(start_dp_inst/float_add_0/comp/sum_1)           | 1     |
start_dp_inst/float_add_0/comp/sum_1__and0001(start_dp_inst/float_add_0/comp/sum_1__and00011:O)                      | NONE(start_dp_inst/float_add_0/comp/sum_1)           | 1     |
---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 39.602ns (Maximum Frequency: 25.251MHz)
   Minimum input arrival time before clock: 37.713ns
   Maximum output required time after clock: 7.803ns
   Maximum combinational path delay: 4.346ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 39.602ns (frequency: 25.251MHz)
  Total number of paths / destination ports: 3640517104505 / 7172
-------------------------------------------------------------------------
Delay:               39.602ns (Levels of Logic = 59)
  Source:            amux_load_inst/latched_index_1 (FF)
  Destination:       start_dp_inst/float_sub_0/gen[3].output_latch/outp_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: amux_load_inst/latched_index_1 to start_dp_inst/float_sub_0/gen[3].output_latch/outp_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            118   0.494   1.320  amux_load_inst/latched_index_1 (amux_load_inst/latched_index_1)
     LUT4:I1->O           67   0.382   1.060  start_dp_inst/lod_0/latch_data_11_and00001 (start_dp_op<95>)
     LUT4:I3->O           67   0.382   1.273  start_cp_inst/oper_tmp122_float_d_req/op1 (start_cp_op<111>)
     LUT2:I0->O            1   0.382   0.485  start_dp_inst/float_sub_0/ip1_sel<23>11 (start_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT4:I3->O            3   0.382   0.878  start_dp_inst/float_sub_0/ip1_sel<23>14 (start_dp_inst/float_sub_0/ip1_sel<23>)
     LUT2:I0->O            1   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (start_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         137   0.820   1.182  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             48   0.382   1.230  start_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (start_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (start_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (start_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  start_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (start_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand201 (start_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd42)
     LUT3:I1->O            3   0.382   0.811  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand17_SW1 (N48825)
     LUT4:I1->O            1   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand1111 (N57384)
     MUXF5:I1->O           2   0.379   0.610  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand111_f5 (start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand_bdd0)
     MUXF5:S->O            2   0.608   0.791  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand141_SW1_f5 (N55593)
     LUT4:I1->O            1   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand1411 (N57788)
     MUXF5:I1->O           3   0.379   0.630  start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand141_f5 (start_dp_inst/float_sub_0/comp/add_st1/P_sum1_2_mux0000_mand)
     INV:I->O              1   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<2>1_INV_0 (start_dp_inst/float_sub_0/comp/add_st1/N81)
     MUXCY:S->O            1   0.259   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  start_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (start_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.811  start_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N52768)
     LUT3:I1->O           15   0.382   1.108  start_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (start_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (start_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.221  start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (start_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I1->O            5   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_lut<0> (start_dp_inst/float_sub_0/op0<23>)
     MUXCY:S->O            1   0.259   0.000  start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<0> (start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<1> (start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<2> (start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<2>)
     XORCY:CI->O           3   1.107   0.878  start_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_xor<3> (start_dp_inst/float_sub_0/comp/add_st1/Msub_exp4)
     LUT4:I0->O            3   0.382   0.811  start_dp_inst/float_sub_0/comp/add_st1/exp<5>11 (start_dp_inst/float_sub_0/comp/add_st1/exp<5>_bdd0)
     LUT2:I1->O            4   0.382   0.000  start_dp_inst/float_sub_0/comp/add_st1/exp<5>2 (start_dp_inst/float_sub_0/op0<28>)
     FDE:D                     0.322          start_dp_inst/float_sub_0/gen[3].output_latch/outp_28
    ----------------------------------------
    Total                     39.602ns (17.631ns logic, 21.971ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 89792522819 / 3104
-------------------------------------------------------------------------
Offset:              35.524ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/gen[5].output_latch/outp_28 (FF)
  Destination Clock: clk rising

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/gen[5].output_latch/outp_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.221  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I1->O            7   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_lut<0> (divide_dp_inst/float_sub_0/op0<23>)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_cy<2>)
     XORCY:CI->O           3   1.107   0.878  divide_dp_inst/float_sub_0/comp/add_st1/Madd_exp_addsub0000_xor<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_exp4)
     LUT4:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/exp<5>11 (divide_dp_inst/float_sub_0/comp/add_st1/exp<5>_bdd0)
     LUT2:I1->O            6   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/exp<5>2 (divide_dp_inst/float_sub_0/op0<28>)
     FDE:D                     0.322          divide_dp_inst/float_sub_0/gen[5].output_latch/outp_28
    ----------------------------------------
    Total                     35.524ns (16.419ns logic, 19.105ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>'
  Total number of paths / destination ports: 382974465 / 5
-------------------------------------------------------------------------
Offset:              29.706ns (Levels of Logic = 44)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/index_1 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0> falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<8> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<8>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>_SW0 (N38875)
     LUT3:I1->O           24   0.382   1.173  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>)
     LUT4:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>32 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<1>_map24)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>45 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map21)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>117_SW0 (N55233)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>117 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map27)
     LUT4:I2->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>162 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map31)
     LUT2:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>175 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>)
     LDCP:D                    0.322          divide_dp_inst/float_sub_0/comp/add_st1/index_1
    ----------------------------------------
    Total                     29.706ns (13.493ns logic, 16.213ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 2318794331 / 1
-------------------------------------------------------------------------
Offset:              34.944ns (Levels of Logic = 55)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_0 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           19   0.382   1.148  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000114 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map8)
     LUT4:I3->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000117 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map9)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000124 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_0
    ----------------------------------------
    Total                     34.944ns (15.343ns logic, 19.601ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000'
  Total number of paths / destination ports: 2787881882 / 1
-------------------------------------------------------------------------
Offset:              35.033ns (Levels of Logic = 64)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_1 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_1_mux000251 (divide_dp_inst/float_sub_0/comp/add_st1/sum_1_mux0002)
     LDCP:D                    0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_1
    ----------------------------------------
    Total                     35.033ns (16.345ns logic, 18.688ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001'
  Total number of paths / destination ports: 3305622976 / 1
-------------------------------------------------------------------------
Offset:              35.011ns (Levels of Logic = 64)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_6 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002133 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_6
    ----------------------------------------
    Total                     35.011ns (16.571ns logic, 18.440ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001'
  Total number of paths / destination ports: 3581886366 / 1
-------------------------------------------------------------------------
Offset:              35.201ns (Levels of Logic = 56)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_7 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           14   0.382   1.031  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000228_SW0 (N54306)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000228 (divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map13)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002180_G (N56869)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002180 (divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_7
    ----------------------------------------
    Total                     35.201ns (15.722ns logic, 19.479ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001'
  Total number of paths / destination ports: 5955122301 / 1
-------------------------------------------------------------------------
Offset:              35.900ns (Levels of Logic = 65)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_8 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002127 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002_map35)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002138 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_8
    ----------------------------------------
    Total                     35.900ns (16.727ns logic, 19.173ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001'
  Total number of paths / destination ports: 6547926009 / 1
-------------------------------------------------------------------------
Offset:              35.900ns (Levels of Logic = 65)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_9 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002135 (divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map37)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002146 (divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_9
    ----------------------------------------
    Total                     35.900ns (16.727ns logic, 19.173ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001'
  Total number of paths / destination ports: 6550691848 / 1
-------------------------------------------------------------------------
Offset:              35.771ns (Levels of Logic = 56)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_10 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002117 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map35)
     LUT4:I2->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122_SW0 (N54366)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155_SW1 (N53855)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_10
    ----------------------------------------
    Total                     35.771ns (15.725ns logic, 20.046ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001'
  Total number of paths / destination ports: 7022808647 / 1
-------------------------------------------------------------------------
Offset:              36.794ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_11 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002125 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map37)
     LUT4:I2->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002130_SW0 (N54396)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002130 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map39)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002152_SW0 (N54398)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162_G (N56521)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_11
    ----------------------------------------
    Total                     36.794ns (16.486ns logic, 20.308ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001'
  Total number of paths / destination ports: 7109620061 / 1
-------------------------------------------------------------------------
Offset:              36.794ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_12 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002139 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map41)
     LUT4:I2->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002144_SW0 (N54432)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002144 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map43)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002166_SW0 (N54434)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176_G (N56533)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_12
    ----------------------------------------
    Total                     36.794ns (16.486ns logic, 20.308ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001'
  Total number of paths / destination ports: 7114379134 / 1
-------------------------------------------------------------------------
Offset:              36.794ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_13 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002164 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map47)
     LUT4:I2->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002169_SW0 (N54468)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002169 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map49)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002191_SW0 (N54470)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002201_G (N56545)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002201 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_13
    ----------------------------------------
    Total                     36.794ns (16.486ns logic, 20.308ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001'
  Total number of paths / destination ports: 7585092430 / 1
-------------------------------------------------------------------------
Offset:              36.794ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_14 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002173 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map49)
     LUT4:I2->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002178_SW0 (N54494)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002178 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map51)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002200_SW0 (N54496)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002210_G (N56557)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002210 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_14
    ----------------------------------------
    Total                     36.794ns (16.486ns logic, 20.308ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001'
  Total number of paths / destination ports: 9849179922 / 1
-------------------------------------------------------------------------
Offset:              37.459ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_15 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000248 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map18)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274_SW0 (N54520)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map27)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153_F (N56902)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_15
    ----------------------------------------
    Total                     37.459ns (16.486ns logic, 20.973ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001'
  Total number of paths / destination ports: 12207618476 / 1
-------------------------------------------------------------------------
Offset:              37.287ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_20 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.660  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I2->O            8   0.382   0.911  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00051 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0005)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux000254 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109_SW0 (N54558)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map37)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188_F (N56578)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_20
    ----------------------------------------
    Total                     37.287ns (16.486ns logic, 20.801ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001'
  Total number of paths / destination ports: 10320019128 / 1
-------------------------------------------------------------------------
Offset:              37.142ns (Levels of Logic = 57)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_16 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000254 (divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map20)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280_SW0 (N54534)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159_SW0 (N56008)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159 (divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_16
    ----------------------------------------
    Total                     37.142ns (16.107ns logic, 21.035ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001'
  Total number of paths / destination ports: 12678638594 / 1
-------------------------------------------------------------------------
Offset:              37.327ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_21 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55193)
     LUT4:I1->O           11   0.382   0.820  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002101_SW0 (N54578)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002101 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map35)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map40)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201_F (N56590)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_21
    ----------------------------------------
    Total                     37.327ns (16.486ns logic, 20.841ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001'
  Total number of paths / destination ports: 10790911305 / 1
-------------------------------------------------------------------------
Offset:              37.713ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_17 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (divide_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I0->O            6   0.382   0.720  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00011 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0001)
     LUT4:I2->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253_SW0 (N54546)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253 (divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map19)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_SW0_SW0 (N56240)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_SW0 (N56026)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167 (divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_17
    ----------------------------------------
    Total                     37.713ns (16.489ns logic, 21.224ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001'
  Total number of paths / destination ports: 13149665840 / 1
-------------------------------------------------------------------------
Offset:              37.691ns (Levels of Logic = 58)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_22 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55193)
     LUT4:I1->O           11   0.382   0.971  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002103 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map36)
     LUT3:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002128 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map45)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002140 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map46)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220_F (N56602)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_22
    ----------------------------------------
    Total                     37.691ns (16.486ns logic, 21.205ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001'
  Total number of paths / destination ports: 11263732843 / 1
-------------------------------------------------------------------------
Offset:              37.161ns (Levels of Logic = 57)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_18 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55193)
     LUT4:I1->O           11   0.382   0.971  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000282 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map28)
     LUT2:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000288 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map32)
     LUT4:I1->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175_SW0 (N56044)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_18
    ----------------------------------------
    Total                     37.161ns (16.107ns logic, 21.054ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001'
  Total number of paths / destination ports: 11736614072 / 1
-------------------------------------------------------------------------
Offset:              37.161ns (Levels of Logic = 57)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_19 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55193)
     LUT4:I1->O           11   0.382   0.971  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000288 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map30)
     LUT2:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000294 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map34)
     LUT4:I1->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181_SW0 (N56062)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_19
    ----------------------------------------
    Total                     37.161ns (16.107ns logic, 21.054ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001'
  Total number of paths / destination ports: 3257094476 / 1
-------------------------------------------------------------------------
Offset:              35.011ns (Levels of Logic = 64)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_2 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_2_mux000290 (divide_dp_inst/float_sub_0/comp/add_st1/sum_2_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_2
    ----------------------------------------
    Total                     35.011ns (16.571ns logic, 18.440ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001'
  Total number of paths / destination ports: 3349719508 / 1
-------------------------------------------------------------------------
Offset:              35.464ns (Levels of Logic = 56)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_3 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           19   0.382   1.081  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000269 (divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002_map20)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000295_SW0 (N54258)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107_G (N56915)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107 (divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_3
    ----------------------------------------
    Total                     35.464ns (15.722ns logic, 19.742ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001'
  Total number of paths / destination ports: 3390554457 / 1
-------------------------------------------------------------------------
Offset:              35.011ns (Levels of Logic = 64)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_4 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002109 (divide_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_4
    ----------------------------------------
    Total                     35.011ns (16.571ns logic, 18.440ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001'
  Total number of paths / destination ports: 3364054173 / 1
-------------------------------------------------------------------------
Offset:              35.055ns (Levels of Logic = 56)
  Source:            omega_divide:mreq (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_5 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001 falling

  Data Path: omega_divide:mreq to divide_dp_inst/float_sub_0/comp/add_st1/sum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_1:mreq     37   0.000   0.987  omega_divide (omega_to_divide_ln)
     LUT4:I2->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<23>9 (divide_dp_inst/float_sub_0/ip1_sel<23>_map5)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/ip1_sel<23>23 (divide_dp_inst/float_sub_0/ip1_sel<23>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         154   0.820   1.221  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           31   0.382   1.192  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000151 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_11_mux0000_bdd25)
     MUXF5:S->O            3   0.608   0.660  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1120_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand11_map8)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228_G (N56451)
     MUXF5:I1->O           2   0.379   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1228 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1_map48)
     LUT2:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand12571 (N57782)
     MUXF5:I1->O           3   0.379   0.630  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand1257_f5 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_mux0000_mand)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N80)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0001_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0001<15>)
     LUT3:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N44631)
     LUT3:I1->O           17   0.382   1.128  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           14   0.382   0.885  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000228_SW0 (N54282)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000228 (divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map13)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002122_G (N56927)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002122 (divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_5
    ----------------------------------------
    Total                     35.055ns (15.722ns logic, 19.333ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>'
  Total number of paths / destination ports: 229282091 / 5
-------------------------------------------------------------------------
Offset:              29.505ns (Levels of Logic = 38)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/index_1 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0> falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<8> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<8>)
     LUT3:I2->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>_SW0 (N45296)
     LUT3:I1->O           24   0.382   1.173  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>)
     LUT4:I0->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>32 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<1>_map24)
     LUT4:I1->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>45 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map21)
     LUT3:I2->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>70 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map23)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>117 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map27)
     LUT4:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>162 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map31)
     LUT2:I1->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>175 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>)
     LDCP:D                    0.322          sine_dp_inst/float_sub_0/comp/add_st1/index_1
    ----------------------------------------
    Total                     29.505ns (12.661ns logic, 16.844ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 1366130157 / 1
-------------------------------------------------------------------------
Offset:              34.681ns (Levels of Logic = 49)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_0 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           19   0.382   1.148  sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000114 (sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map8)
     LUT4:I3->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000117 (sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map9)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000124 (sine_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_0
    ----------------------------------------
    Total                     34.681ns (14.511ns logic, 20.170ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000'
  Total number of paths / destination ports: 1642518048 / 1
-------------------------------------------------------------------------
Offset:              34.770ns (Levels of Logic = 58)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_1 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_1_mux000251 (sine_dp_inst/float_sub_0/comp/add_st1/sum_1_mux0002)
     LDCP:D                    0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_1
    ----------------------------------------
    Total                     34.770ns (15.513ns logic, 19.257ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001'
  Total number of paths / destination ports: 1947357792 / 1
-------------------------------------------------------------------------
Offset:              34.748ns (Levels of Logic = 58)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_6 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002133 (sine_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_6
    ----------------------------------------
    Total                     34.748ns (15.739ns logic, 19.009ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001'
  Total number of paths / destination ports: 2110760543 / 1
-------------------------------------------------------------------------
Offset:              34.938ns (Levels of Logic = 50)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_7 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           14   0.382   1.031  sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00001 (sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000228_SW0 (N54304)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000228 (sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map13)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002180_G (N56867)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002180 (sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_7
    ----------------------------------------
    Total                     34.938ns (14.890ns logic, 20.048ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001'
  Total number of paths / destination ports: 3508963414 / 1
-------------------------------------------------------------------------
Offset:              35.637ns (Levels of Logic = 59)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_8 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002127 (sine_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002_map35)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002138 (sine_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_8
    ----------------------------------------
    Total                     35.637ns (15.895ns logic, 19.742ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001'
  Total number of paths / destination ports: 3858720966 / 1
-------------------------------------------------------------------------
Offset:              35.637ns (Levels of Logic = 59)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_9 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   1.205  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002135 (sine_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map37)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002146 (sine_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_9
    ----------------------------------------
    Total                     35.637ns (15.895ns logic, 19.742ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001'
  Total number of paths / destination ports: 3860328558 / 1
-------------------------------------------------------------------------
Offset:              36.162ns (Levels of Logic = 51)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_10 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (sine_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002117 (sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map35)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122_SW0 (N54364)
     LUT4:I3->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155_SW1_SW0 (N55638)
     LUT4:I3->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155_SW1 (N53852)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155 (sine_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_10
    ----------------------------------------
    Total                     36.162ns (15.275ns logic, 20.887ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001'
  Total number of paths / destination ports: 4138739188 / 1
-------------------------------------------------------------------------
Offset:              36.531ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_11 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (sine_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002125 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map37)
     LUT4:I2->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002130_SW0 (N54390)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002130 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map39)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002152_SW0 (N54392)
     LUT3:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162_G (N56519)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_11
    ----------------------------------------
    Total                     36.531ns (15.654ns logic, 20.877ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001'
  Total number of paths / destination ports: 4189977596 / 1
-------------------------------------------------------------------------
Offset:              36.531ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_12 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (sine_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002139 (sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map41)
     LUT4:I2->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002144_SW0 (N54426)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002144 (sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map43)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002166_SW0 (N54428)
     LUT3:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176_G (N56531)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176 (sine_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_12
    ----------------------------------------
    Total                     36.531ns (15.654ns logic, 20.877ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001'
  Total number of paths / destination ports: 4192940065 / 1
-------------------------------------------------------------------------
Offset:              36.531ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_13 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (sine_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002164 (sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map47)
     LUT4:I2->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002169_SW0 (N54462)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002169 (sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map49)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002191_SW0 (N54464)
     LUT3:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002201_G (N56543)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002201 (sine_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_13
    ----------------------------------------
    Total                     36.531ns (15.654ns logic, 20.877ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001'
  Total number of paths / destination ports: 4470393137 / 1
-------------------------------------------------------------------------
Offset:              36.531ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_14 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.070  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           16   0.382   1.118  sine_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (sine_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002173 (sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map49)
     LUT4:I2->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002178_SW0 (N54490)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002178 (sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map51)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002200_SW0 (N54492)
     LUT3:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002210_G (N56555)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002210 (sine_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_14
    ----------------------------------------
    Total                     36.531ns (15.654ns logic, 20.877ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001'
  Total number of paths / destination ports: 5805340871 / 1
-------------------------------------------------------------------------
Offset:              37.196ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_15 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (sine_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (sine_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000248 (sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map18)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274_SW0 (N54516)
     LUT4:I3->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274 (sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map27)
     LUT4:I1->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153_F (N56900)
     MUXF5:I0->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153 (sine_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_15
    ----------------------------------------
    Total                     37.196ns (15.654ns logic, 21.542ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001'
  Total number of paths / destination ports: 7196013915 / 1
-------------------------------------------------------------------------
Offset:              37.024ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_20 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (sine_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I2->O            8   0.382   0.911  sine_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00051 (sine_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0005)
     LUT4:I1->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux000254 (sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109_SW0 (N54556)
     LUT4:I3->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109 (sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map37)
     LUT4:I1->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188_F (N56576)
     MUXF5:I0->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188 (sine_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_20
    ----------------------------------------
    Total                     37.024ns (15.654ns logic, 21.370ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001'
  Total number of paths / destination ports: 6082891141 / 1
-------------------------------------------------------------------------
Offset:              37.533ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_16 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (sine_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  sine_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (sine_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000254 (sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map20)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280_SW0 (N54532)
     LUT4:I3->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159_SW0_SW0 (N56226)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159_SW0 (N56005)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159 (sine_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_16
    ----------------------------------------
    Total                     37.533ns (15.657ns logic, 21.876ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001'
  Total number of paths / destination ports: 7473664395 / 1
-------------------------------------------------------------------------
Offset:              37.064ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_21 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55191)
     LUT4:I1->O           11   0.382   0.820  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002101_SW0 (N54574)
     LUT4:I3->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002101 (sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map35)
     LUT4:I1->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122 (sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map40)
     LUT4:I1->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201_F (N56588)
     MUXF5:I0->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201 (sine_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_21
    ----------------------------------------
    Total                     37.064ns (15.654ns logic, 21.410ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001'
  Total number of paths / destination ports: 6360477190 / 1
-------------------------------------------------------------------------
Offset:              37.450ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_17 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            3   0.382   0.878  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (sine_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I0->O            6   0.382   0.720  sine_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00011 (sine_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0001)
     LUT4:I2->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253_SW0 (N54544)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253 (sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map19)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_SW0_SW0 (N56238)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_SW0 (N56023)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167 (sine_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_17
    ----------------------------------------
    Total                     37.450ns (15.657ns logic, 21.793ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001'
  Total number of paths / destination ports: 7751317251 / 1
-------------------------------------------------------------------------
Offset:              37.428ns (Levels of Logic = 52)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_22 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55191)
     LUT4:I1->O           11   0.382   0.971  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002103 (sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map36)
     LUT3:I1->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002128 (sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map45)
     LUT4:I0->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002140 (sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map46)
     LUT4:I1->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220_F (N56600)
     MUXF5:I0->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220 (sine_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_22
    ----------------------------------------
    Total                     37.428ns (15.654ns logic, 21.774ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001'
  Total number of paths / destination ports: 6639407289 / 1
-------------------------------------------------------------------------
Offset:              36.898ns (Levels of Logic = 51)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_18 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55191)
     LUT4:I1->O           11   0.382   0.971  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000282 (sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map28)
     LUT2:I0->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000288 (sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map32)
     LUT4:I1->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175_SW0 (N56041)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175 (sine_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_18
    ----------------------------------------
    Total                     36.898ns (15.275ns logic, 21.623ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001'
  Total number of paths / destination ports: 6918369737 / 1
-------------------------------------------------------------------------
Offset:              36.898ns (Levels of Logic = 51)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_19 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000_SW1 (N55191)
     LUT4:I1->O           11   0.382   0.971  sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000 (sine_dp_inst/float_sub_0/comp/add_st1/sum_11_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000288 (sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map30)
     LUT2:I0->O            1   0.382   0.631  sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000294 (sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map34)
     LUT4:I1->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181_SW0 (N56059)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181 (sine_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_19
    ----------------------------------------
    Total                     36.898ns (15.275ns logic, 21.623ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001'
  Total number of paths / destination ports: 1919007088 / 1
-------------------------------------------------------------------------
Offset:              34.748ns (Levels of Logic = 58)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_2 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_2_mux000290 (sine_dp_inst/float_sub_0/comp/add_st1/sum_2_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_2
    ----------------------------------------
    Total                     34.748ns (15.739ns logic, 19.009ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001'
  Total number of paths / destination ports: 1973696960 / 1
-------------------------------------------------------------------------
Offset:              35.201ns (Levels of Logic = 50)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_3 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           19   0.382   1.081  sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000269 (sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002_map20)
     LUT4:I0->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000295_SW0 (N54256)
     LUT3:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107_G (N56913)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107 (sine_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_3
    ----------------------------------------
    Total                     35.201ns (14.890ns logic, 20.311ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001'
  Total number of paths / destination ports: 1998010113 / 1
-------------------------------------------------------------------------
Offset:              34.748ns (Levels of Logic = 58)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_4 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          37   1.093   0.957  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002109 (sine_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_4
    ----------------------------------------
    Total                     34.748ns (15.739ns logic, 19.009ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sine_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001'
  Total number of paths / destination ports: 1981934323 / 1
-------------------------------------------------------------------------
Offset:              34.792ns (Levels of Logic = 50)
  Source:            omega_sine:margs<24> (PAD)
  Destination:       sine_dp_inst/float_sub_0/comp/add_st1/sum_5 (LATCH)
  Destination Clock: sine_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001 falling

  Data Path: omega_sine:margs<24> to sine_dp_inst/float_sub_0/comp/add_st1/sum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:margs<24>    3   0.000   0.660  omega_sine (omega_sine_margs<24>)
     LUT4:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/ip1_sel<23>_SW0 (N50702)
     LUT4:I3->O            3   0.382   0.878  sine_dp_inst/float_sub_0/ip1_sel<23> (sine_dp_inst/float_sub_0/ip1_sel<23>)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         134   0.820   1.176  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             49   0.382   1.232  sine_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I0->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (sine_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (sine_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           47   0.382   1.228  sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            3   0.382   0.660  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1115 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            4   0.382   0.831  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I1->O            2   0.382   0.791  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N54184)
     LUT3:I1->O            2   0.382   0.640  sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (sine_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I2->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (sine_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  sine_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.811  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N50326)
     LUT3:I1->O           15   0.382   1.108  sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (sine_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2311 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map4)
     LUT4:I0->O            1   0.382   0.698  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2330 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map8)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2364 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map13)
     LUT4:I3->O            2   0.382   0.858  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2375 (sine_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I0->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           74   0.382   1.288  sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (sine_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I0->O           14   0.382   0.885  sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00001 (sine_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.480  sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000228_SW0 (N54280)
     LUT3:I2->O            1   0.382   0.485  sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000228 (sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map13)
     LUT4:I3->O            1   0.382   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002122_G (N56925)
     MUXF5:I1->O           1   0.379   0.000  sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002122 (sine_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002)
     LD:D                      0.322          sine_dp_inst/float_sub_0/comp/add_st1/sum_5
    ----------------------------------------
    Total                     34.792ns (14.890ns logic, 19.902ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 432 / 207
-------------------------------------------------------------------------
Offset:              7.803ns (Levels of Logic = 5)
  Source:            amux_load_inst/latched_index_1 (FF)
  Destination:       amux_store_inst/reqs_iterate[1].reqs_bypass:set (PAD)
  Source Clock:      clk rising

  Data Path: amux_load_inst/latched_index_1 to amux_store_inst/reqs_iterate[1].reqs_bypass:set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            118   0.494   1.320  amux_load_inst/latched_index_1 (amux_load_inst/latched_index_1)
     LUT4:I1->O           68   0.382   1.062  start_dp_inst/lod_0/latch_data_2_and00001 (start_dp_op<19>)
     LUT4:I3->O            2   0.382   0.858  start_cp_inst/store_1_d_req/op_SW0 (N16114)
     LUT3:I0->O            5   0.382   0.918  start_cp_inst/store_1_d_req/op (start_cp_op<27>)
     LUT4:I0->O            2   0.382   0.791  start_dp_inst/sto_0/req_active9 (start_dp_inst/sto_0/req_active_map5)
     LUT2:I1->O            1   0.382   0.450  start_dp_inst/sto_0/req_active10 (start_dp_store_reqs)
    bypass_latch_set_priority:set        0.000          amux_store_inst/reqs_iterate[1].reqs_bypass
    ----------------------------------------
    Total                      7.803ns (2.404ns logic, 5.399ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               4.346ns (Levels of Logic = 1)
  Source:            omega_start:acks<0> (PAD)
  Destination:       env_acks<1> (PAD)

  Data Path: omega_start:acks<0> to env_acks<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_3:acks<0>    1   0.000   0.450  omega_start (env_acks)
     OBUF:I->O                 3.896          env_acks_1_OBUF (env_acks<1>)
    ----------------------------------------
    Total                      4.346ns (3.896ns logic, 0.450ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
WARNING:Xst:616 - Invalid property "args_width 64": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "retval_width 32": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "args_width 32": Did not attach to omega_sine.
WARNING:Xst:616 - Invalid property "num_clients 2": Did not attach to omega_sine.
WARNING:Xst:616 - Invalid property "retval_width 32": Did not attach to omega_sine.
WARNING:Xst:616 - Invalid property "args_width 0": Did not attach to omega_start.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_start.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_start.
CPU : 641.52 / 641.62 s | Elapsed : 643.00 / 643.00 s
 
--> 


Total memory usage is 1013376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1612 (   0 filtered)
Number of infos    :   88 (   0 filtered)

