
Progetto_APC3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800d988  0800d988  0001d988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd94  0800dd94  00020358  2**0
                  CONTENTS
  4 .ARM          00000000  0800dd94  0800dd94  00020358  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dd94  0800dd94  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd94  0800dd94  0001dd94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd98  0800dd98  0001dd98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800dd9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020358  2**0
                  CONTENTS
 10 .bss          00001428  20000358  20000358  00020358  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001780  20001780  00020358  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001356f  00000000  00000000  000203cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000343c  00000000  00000000  0003393a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001108  00000000  00000000  00036d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ce1  00000000  00000000  00037e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000211ac  00000000  00000000  00038b61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000163ca  00000000  00000000  00059d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b93c7  00000000  00000000  000700d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005734  00000000  00000000  001294a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0012ebd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d970 	.word	0x0800d970

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	0800d970 	.word	0x0800d970

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <ritarda>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ritarda (uint16_t time)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000bf2:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <ritarda+0x30>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6))<time);
 8000bfa:	bf00      	nop
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <ritarda+0x30>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d3f9      	bcc.n	8000bfc <ritarda+0x14>
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	200003c0 	.word	0x200003c0

08000c1c <invia_dati>:

void invia_dati (float temp, float umid)
{
 8000c1c:	b5b0      	push	{r4, r5, r7, lr}
 8000c1e:	b096      	sub	sp, #88	; 0x58
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	ed87 0a01 	vstr	s0, [r7, #4]
 8000c26:	edc7 0a00 	vstr	s1, [r7]
	char buffer[64];
	int length = sprintf(buffer, "Temperatura: %.2f; Umidita': %.2f\n",temp,umid);
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff fc8c 	bl	8000548 <__aeabi_f2d>
 8000c30:	4604      	mov	r4, r0
 8000c32:	460d      	mov	r5, r1
 8000c34:	6838      	ldr	r0, [r7, #0]
 8000c36:	f7ff fc87 	bl	8000548 <__aeabi_f2d>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	f107 000c 	add.w	r0, r7, #12
 8000c42:	e9cd 2300 	strd	r2, r3, [sp]
 8000c46:	4622      	mov	r2, r4
 8000c48:	462b      	mov	r3, r5
 8000c4a:	4908      	ldr	r1, [pc, #32]	; (8000c6c <invia_dati+0x50>)
 8000c4c:	f00a fd32 	bl	800b6b4 <siprintf>
 8000c50:	64f8      	str	r0, [r7, #76]	; 0x4c
	CDC_Transmit_FS((uint8_t*)buffer, length);
 8000c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f009 fbf7 	bl	800a450 <CDC_Transmit_FS>
}
 8000c62:	bf00      	nop
 8000c64:	3750      	adds	r7, #80	; 0x50
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	0800d988 	.word	0x0800d988

08000c70 <aggiorna_led>:

void aggiorna_led(float temperatura)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t num_led_accesi = (uint8_t)(temperatura / 7.0);
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff fc64 	bl	8000548 <__aeabi_f2d>
 8000c80:	f04f 0200 	mov.w	r2, #0
 8000c84:	4b1b      	ldr	r3, [pc, #108]	; (8000cf4 <aggiorna_led+0x84>)
 8000c86:	f7ff fde1 	bl	800084c <__aeabi_ddiv>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	4610      	mov	r0, r2
 8000c90:	4619      	mov	r1, r3
 8000c92:	f7ff ff89 	bl	8000ba8 <__aeabi_d2uiz>
 8000c96:	4603      	mov	r3, r0
 8000c98:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < NUM_LED; i++)			// spegne tutti i LED
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e00c      	b.n	8000cba <aggiorna_led+0x4a>
  {
    HAL_GPIO_WritePin(LED_PORT, LED_PINS[i], GPIO_PIN_RESET);
 8000ca0:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <aggiorna_led+0x88>)
 8000ca2:	6818      	ldr	r0, [r3, #0]
 8000ca4:	4a15      	ldr	r2, [pc, #84]	; (8000cfc <aggiorna_led+0x8c>)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cac:	2200      	movs	r2, #0
 8000cae:	4619      	mov	r1, r3
 8000cb0:	f001 f920 	bl	8001ef4 <HAL_GPIO_WritePin>
  for (int i = 0; i < NUM_LED; i++)			// spegne tutti i LED
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	2b07      	cmp	r3, #7
 8000cbe:	ddef      	ble.n	8000ca0 <aggiorna_led+0x30>
  }

  for (int i = 0; i < num_led_accesi; i++)	// accende un certo numero di LED
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	613b      	str	r3, [r7, #16]
 8000cc4:	e00c      	b.n	8000ce0 <aggiorna_led+0x70>
  {
    HAL_GPIO_WritePin(LED_PORT, LED_PINS[i], GPIO_PIN_SET);
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <aggiorna_led+0x88>)
 8000cc8:	6818      	ldr	r0, [r3, #0]
 8000cca:	4a0c      	ldr	r2, [pc, #48]	; (8000cfc <aggiorna_led+0x8c>)
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f001 f90d 	bl	8001ef4 <HAL_GPIO_WritePin>
  for (int i = 0; i < num_led_accesi; i++)	// accende un certo numero di LED
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	dbee      	blt.n	8000cc6 <aggiorna_led+0x56>
  }
}
 8000ce8:	bf00      	nop
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	401c0000 	.word	0x401c0000
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000004 	.word	0x20000004

08000d00 <set_pin_output>:

void set_pin_output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 030c 	add.w	r3, r7, #12
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000d1c:	887b      	ldrh	r3, [r7, #2]
 8000d1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	// mode: output
 8000d20:	2301      	movs	r3, #1
 8000d22:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f000 ff4e 	bl	8001bd0 <HAL_GPIO_Init>
}
 8000d34:	bf00      	nop
 8000d36:	3720      	adds	r7, #32
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <set_pin_input>:

void set_pin_input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	460b      	mov	r3, r1
 8000d46:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 030c 	add.w	r3, r7, #12
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000d58:	887b      	ldrh	r3, [r7, #2]
 8000d5a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;	// mode: input
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d64:	f107 030c 	add.w	r3, r7, #12
 8000d68:	4619      	mov	r1, r3
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f000 ff30 	bl	8001bd0 <HAL_GPIO_Init>
}
 8000d70:	bf00      	nop
 8000d72:	3720      	adds	r7, #32
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <inizio_DHT11>:

void inizio_DHT11 ()
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	set_pin_output (DHT11_PORTA, DHT11_PIN);		// setta il pin come output
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d82:	f7ff ffbd 	bl	8000d00 <set_pin_output>
	HAL_GPIO_WritePin (DHT11_PORTA, DHT11_PIN, 0);	// abbassa il pin
 8000d86:	2200      	movs	r2, #0
 8000d88:	2102      	movs	r1, #2
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8e:	f001 f8b1 	bl	8001ef4 <HAL_GPIO_WritePin>
	ritarda (18000);								// aspetta per 18 ms
 8000d92:	f244 6050 	movw	r0, #18000	; 0x4650
 8000d96:	f7ff ff27 	bl	8000be8 <ritarda>
    HAL_GPIO_WritePin (DHT11_PORTA, DHT11_PIN, 1);	// alza il pin
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da2:	f001 f8a7 	bl	8001ef4 <HAL_GPIO_WritePin>
    ritarda (20);									// aspetta per 20 us
 8000da6:	2014      	movs	r0, #20
 8000da8:	f7ff ff1e 	bl	8000be8 <ritarda>
	set_pin_input(DHT11_PORTA, DHT11_PIN);			// setta il pin come input
 8000dac:	2102      	movs	r1, #2
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f7ff ffc3 	bl	8000d3c <set_pin_input>
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}

08000dba <controlla_risposta_DHT11>:

uint8_t controlla_risposta_DHT11 ()
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b082      	sub	sp, #8
 8000dbe:	af00      	add	r7, sp, #0
	uint8_t risp = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	71fb      	strb	r3, [r7, #7]
	ritarda (40);										// aspetta 40 us (in modo tale da mettersi al "centro")
 8000dc4:	2028      	movs	r0, #40	; 0x28
 8000dc6:	f7ff ff0f 	bl	8000be8 <ritarda>
	if (!(HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN)))	// controlla che il pin sia basso
 8000dca:	2102      	movs	r1, #2
 8000dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd0:	f001 f878 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d10f      	bne.n	8000dfa <controlla_risposta_DHT11+0x40>
	{
		ritarda (80);									// aspetta 80 us (sempre al "centro" del segnale)
 8000dda:	2050      	movs	r0, #80	; 0x50
 8000ddc:	f7ff ff04 	bl	8000be8 <ritarda>
		if ((HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN))) // controlla che il pin sia alto
 8000de0:	2102      	movs	r1, #2
 8000de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de6:	f001 f86d 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d002      	beq.n	8000df6 <controlla_risposta_DHT11+0x3c>
			risp = 1;			// se è così, il sensore è presente
 8000df0:	2301      	movs	r3, #1
 8000df2:	71fb      	strb	r3, [r7, #7]
 8000df4:	e001      	b.n	8000dfa <controlla_risposta_DHT11+0x40>
		else risp = -1;			// altrimenti, il sensore non è presente
 8000df6:	23ff      	movs	r3, #255	; 0xff
 8000df8:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN)));	// aspetta che il pin torni basso
 8000dfa:	bf00      	nop
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e02:	f001 f85f 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d1f7      	bne.n	8000dfc <controlla_risposta_DHT11+0x42>
	return risp;
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <leggi_DHT11>:

uint8_t leggi_DHT11 (void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	71bb      	strb	r3, [r7, #6]
 8000e20:	e03a      	b.n	8000e98 <leggi_DHT11+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN)));	// aspetta che il pin sia alto
 8000e22:	bf00      	nop
 8000e24:	2102      	movs	r1, #2
 8000e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2a:	f001 f84b 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0f7      	beq.n	8000e24 <leggi_DHT11+0xe>
		ritarda (40);											// aspetta per 40 us
 8000e34:	2028      	movs	r0, #40	; 0x28
 8000e36:	f7ff fed7 	bl	8000be8 <ritarda>
		if (!(HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN)))		// se il pin è basso...
 8000e3a:	2102      	movs	r1, #2
 8000e3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e40:	f001 f840 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d10e      	bne.n	8000e68 <leggi_DHT11+0x52>
		{
			i &= ~(1<<(7-j));					// ...scrive "0" nella corretta posizione...
 8000e4a:	79bb      	ldrb	r3, [r7, #6]
 8000e4c:	f1c3 0307 	rsb	r3, r3, #7
 8000e50:	2201      	movs	r2, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	b25b      	sxtb	r3, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	b25a      	sxtb	r2, r3
 8000e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e60:	4013      	ands	r3, r2
 8000e62:	b25b      	sxtb	r3, r3
 8000e64:	71fb      	strb	r3, [r7, #7]
 8000e66:	e00b      	b.n	8000e80 <leggi_DHT11+0x6a>
		}
		else i |= (1<<(7-j));					// ...altrimenti scrive "1"
 8000e68:	79bb      	ldrb	r3, [r7, #6]
 8000e6a:	f1c3 0307 	rsb	r3, r3, #7
 8000e6e:	2201      	movs	r2, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	b25a      	sxtb	r2, r3
 8000e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	b25b      	sxtb	r3, r3
 8000e7e:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORTA, DHT11_PIN)));	// aspetta che il pin sia basso
 8000e80:	bf00      	nop
 8000e82:	2102      	movs	r1, #2
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e88:	f001 f81c 	bl	8001ec4 <HAL_GPIO_ReadPin>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f7      	bne.n	8000e82 <leggi_DHT11+0x6c>
	for (j=0;j<8;j++)
 8000e92:	79bb      	ldrb	r3, [r7, #6]
 8000e94:	3301      	adds	r3, #1
 8000e96:	71bb      	strb	r3, [r7, #6]
 8000e98:	79bb      	ldrb	r3, [r7, #6]
 8000e9a:	2b07      	cmp	r3, #7
 8000e9c:	d9c1      	bls.n	8000e22 <leggi_DHT11+0xc>
	}
	return i;	// i è il byte ricevuto
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eae:	f000 fcf3 	bl	8001898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb2:	f000 f871 	bl	8000f98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f000 f9af 	bl	8001218 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000eba:	f000 f93f 	bl	800113c <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8000ebe:	f009 fa09 	bl	800a2d4 <MX_USB_DEVICE_Init>
  MX_TIM7_Init();
 8000ec2:	f000 f971 	bl	80011a8 <MX_TIM7_Init>
  MX_TIM2_Init();
 8000ec6:	f000 f8c3 	bl	8001050 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8000eca:	482b      	ldr	r0, [pc, #172]	; (8000f78 <main+0xd0>)
 8000ecc:	f004 f90a 	bl	80050e4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 8000ed0:	482a      	ldr	r0, [pc, #168]	; (8000f7c <main+0xd4>)
 8000ed2:	f004 f969 	bl	80051a8 <HAL_TIM_Base_Start_IT>
  HAL_Delay(2000);		// necessario
 8000ed6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000eda:	f000 fd43 	bl	8001964 <HAL_Delay>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	// per il buzzer
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4827      	ldr	r0, [pc, #156]	; (8000f80 <main+0xd8>)
 8000ee2:	f004 fa2d 	bl	8005340 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(Temperatura < 15 || Temperatura > 32 || Umidita < 40 || Umidita > 70)
 8000ee6:	4b27      	ldr	r3, [pc, #156]	; (8000f84 <main+0xdc>)
 8000ee8:	edd3 7a00 	vldr	s15, [r3]
 8000eec:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000ef0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef8:	d41d      	bmi.n	8000f36 <main+0x8e>
 8000efa:	4b22      	ldr	r3, [pc, #136]	; (8000f84 <main+0xdc>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8000f88 <main+0xe0>
 8000f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0c:	dc13      	bgt.n	8000f36 <main+0x8e>
 8000f0e:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <main+0xe4>)
 8000f10:	edd3 7a00 	vldr	s15, [r3]
 8000f14:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000f90 <main+0xe8>
 8000f18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f20:	d409      	bmi.n	8000f36 <main+0x8e>
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <main+0xe4>)
 8000f24:	edd3 7a00 	vldr	s15, [r3]
 8000f28:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000f94 <main+0xec>
 8000f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f34:	dd1a      	ble.n	8000f6c <main+0xc4>
	        {
	    	for(int x = 10; x < 30; x++)
 8000f36:	230a      	movs	r3, #10
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	e013      	b.n	8000f64 <main+0xbc>
	    	    {
	    	      __HAL_TIM_SET_AUTORELOAD(&htim2, x*2);	// modifica la frequenza del PWM
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	005a      	lsls	r2, r3, #1
 8000f40:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <main+0xd8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <main+0xd8>)
 8000f4e:	60da      	str	r2, [r3, #12]
	    	      __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, x);	// imposta il duty cycle del PWM
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <main+0xd8>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	635a      	str	r2, [r3, #52]	; 0x34
	    	      HAL_Delay(100);	// attende 100ms
 8000f58:	2064      	movs	r0, #100	; 0x64
 8000f5a:	f000 fd03 	bl	8001964 <HAL_Delay>
	    	for(int x = 10; x < 30; x++)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3301      	adds	r3, #1
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b1d      	cmp	r3, #29
 8000f68:	dde8      	ble.n	8000f3c <main+0x94>
 8000f6a:	e003      	b.n	8000f74 <main+0xcc>
	    	    }
	        }
	  else __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);	// spegne il buzzer
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <main+0xd8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	635a      	str	r2, [r3, #52]	; 0x34
	  if(Temperatura < 15 || Temperatura > 32 || Umidita < 40 || Umidita > 70)
 8000f74:	e7b7      	b.n	8000ee6 <main+0x3e>
 8000f76:	bf00      	nop
 8000f78:	200003c0 	.word	0x200003c0
 8000f7c:	2000040c 	.word	0x2000040c
 8000f80:	20000374 	.word	0x20000374
 8000f84:	20000464 	.word	0x20000464
 8000f88:	42000000 	.word	0x42000000
 8000f8c:	20000468 	.word	0x20000468
 8000f90:	42200000 	.word	0x42200000
 8000f94:	428c0000 	.word	0x428c0000

08000f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b09e      	sub	sp, #120	; 0x78
 8000f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fa2:	2228      	movs	r2, #40	; 0x28
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f00a fbe7 	bl	800b77a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	223c      	movs	r2, #60	; 0x3c
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00a fbd9 	bl	800b77a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fcc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000fe4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000fe8:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f002 fc62 	bl	80038b8 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ffa:	f000 fa61 	bl	80014c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2302      	movs	r3, #2
 8001004:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800100a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800100e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001014:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001018:	2101      	movs	r1, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f003 fc8a 	bl	8004934 <HAL_RCC_ClockConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001026:	f000 fa4b 	bl	80014c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800102a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800102e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001030:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001034:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001036:	463b      	mov	r3, r7
 8001038:	4618      	mov	r0, r3
 800103a:	f003 fe4b 	bl	8004cd4 <HAL_RCCEx_PeriphCLKConfig>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001044:	f000 fa3c 	bl	80014c0 <Error_Handler>
  }
}
 8001048:	bf00      	nop
 800104a:	3778      	adds	r7, #120	; 0x78
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08e      	sub	sp, #56	; 0x38
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001070:	463b      	mov	r3, r7
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]
 800107e:	615a      	str	r2, [r3, #20]
 8001080:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001082:	4b2d      	ldr	r3, [pc, #180]	; (8001138 <MX_TIM2_Init+0xe8>)
 8001084:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001088:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 128-1;
 800108a:	4b2b      	ldr	r3, [pc, #172]	; (8001138 <MX_TIM2_Init+0xe8>)
 800108c:	227f      	movs	r2, #127	; 0x7f
 800108e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001090:	4b29      	ldr	r3, [pc, #164]	; (8001138 <MX_TIM2_Init+0xe8>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20;
 8001096:	4b28      	ldr	r3, [pc, #160]	; (8001138 <MX_TIM2_Init+0xe8>)
 8001098:	2214      	movs	r2, #20
 800109a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800109c:	4b26      	ldr	r3, [pc, #152]	; (8001138 <MX_TIM2_Init+0xe8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <MX_TIM2_Init+0xe8>)
 80010a4:	2280      	movs	r2, #128	; 0x80
 80010a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010a8:	4823      	ldr	r0, [pc, #140]	; (8001138 <MX_TIM2_Init+0xe8>)
 80010aa:	f003 ffc3 	bl	8005034 <HAL_TIM_Base_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80010b4:	f000 fa04 	bl	80014c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c2:	4619      	mov	r1, r3
 80010c4:	481c      	ldr	r0, [pc, #112]	; (8001138 <MX_TIM2_Init+0xe8>)
 80010c6:	f004 fc51 	bl	800596c <HAL_TIM_ConfigClockSource>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80010d0:	f000 f9f6 	bl	80014c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010d4:	4818      	ldr	r0, [pc, #96]	; (8001138 <MX_TIM2_Init+0xe8>)
 80010d6:	f004 f8d1 	bl	800527c <HAL_TIM_PWM_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80010e0:	f000 f9ee 	bl	80014c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4811      	ldr	r0, [pc, #68]	; (8001138 <MX_TIM2_Init+0xe8>)
 80010f4:	f005 f95e 	bl	80063b4 <HAL_TIMEx_MasterConfigSynchronization>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80010fe:	f000 f9df 	bl	80014c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001102:	2360      	movs	r3, #96	; 0x60
 8001104:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	4619      	mov	r1, r3
 8001118:	4807      	ldr	r0, [pc, #28]	; (8001138 <MX_TIM2_Init+0xe8>)
 800111a:	f004 fb13 	bl	8005744 <HAL_TIM_PWM_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001124:	f000 f9cc 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001128:	4803      	ldr	r0, [pc, #12]	; (8001138 <MX_TIM2_Init+0xe8>)
 800112a:	f000 fa3f 	bl	80015ac <HAL_TIM_MspPostInit>

}
 800112e:	bf00      	nop
 8001130:	3738      	adds	r7, #56	; 0x38
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000374 	.word	0x20000374

0800113c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_TIM6_Init+0x64>)
 800114e:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <MX_TIM6_Init+0x68>)
 8001150:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48-1;
 8001152:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <MX_TIM6_Init+0x64>)
 8001154:	222f      	movs	r2, #47	; 0x2f
 8001156:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_TIM6_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <MX_TIM6_Init+0x64>)
 8001160:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001164:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <MX_TIM6_Init+0x64>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800116c:	480c      	ldr	r0, [pc, #48]	; (80011a0 <MX_TIM6_Init+0x64>)
 800116e:	f003 ff61 	bl	8005034 <HAL_TIM_Base_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001178:	f000 f9a2 	bl	80014c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_TIM6_Init+0x64>)
 800118a:	f005 f913 	bl	80063b4 <HAL_TIMEx_MasterConfigSynchronization>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001194:	f000 f994 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200003c0 	.word	0x200003c0
 80011a4:	40001000 	.word	0x40001000

080011a8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80011b8:	4b15      	ldr	r3, [pc, #84]	; (8001210 <MX_TIM7_Init+0x68>)
 80011ba:	4a16      	ldr	r2, [pc, #88]	; (8001214 <MX_TIM7_Init+0x6c>)
 80011bc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48000 - 1;
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <MX_TIM7_Init+0x68>)
 80011c0:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80011c4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c6:	4b12      	ldr	r3, [pc, #72]	; (8001210 <MX_TIM7_Init+0x68>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000 - 1;
 80011cc:	4b10      	ldr	r3, [pc, #64]	; (8001210 <MX_TIM7_Init+0x68>)
 80011ce:	f241 3287 	movw	r2, #4999	; 0x1387
 80011d2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_TIM7_Init+0x68>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80011da:	480d      	ldr	r0, [pc, #52]	; (8001210 <MX_TIM7_Init+0x68>)
 80011dc:	f003 ff2a 	bl	8005034 <HAL_TIM_Base_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80011e6:	f000 f96b 	bl	80014c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	4619      	mov	r1, r3
 80011f6:	4806      	ldr	r0, [pc, #24]	; (8001210 <MX_TIM7_Init+0x68>)
 80011f8:	f005 f8dc 	bl	80063b4 <HAL_TIMEx_MasterConfigSynchronization>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001202:	f000 f95d 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000040c 	.word	0x2000040c
 8001214:	40001400 	.word	0x40001400

08001218 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800122e:	4b53      	ldr	r3, [pc, #332]	; (800137c <MX_GPIO_Init+0x164>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	4a52      	ldr	r2, [pc, #328]	; (800137c <MX_GPIO_Init+0x164>)
 8001234:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001238:	6153      	str	r3, [r2, #20]
 800123a:	4b50      	ldr	r3, [pc, #320]	; (800137c <MX_GPIO_Init+0x164>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b4d      	ldr	r3, [pc, #308]	; (800137c <MX_GPIO_Init+0x164>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	4a4c      	ldr	r2, [pc, #304]	; (800137c <MX_GPIO_Init+0x164>)
 800124c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001250:	6153      	str	r3, [r2, #20]
 8001252:	4b4a      	ldr	r3, [pc, #296]	; (800137c <MX_GPIO_Init+0x164>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800125e:	4b47      	ldr	r3, [pc, #284]	; (800137c <MX_GPIO_Init+0x164>)
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	4a46      	ldr	r2, [pc, #280]	; (800137c <MX_GPIO_Init+0x164>)
 8001264:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001268:	6153      	str	r3, [r2, #20]
 800126a:	4b44      	ldr	r3, [pc, #272]	; (800137c <MX_GPIO_Init+0x164>)
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b41      	ldr	r3, [pc, #260]	; (800137c <MX_GPIO_Init+0x164>)
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	4a40      	ldr	r2, [pc, #256]	; (800137c <MX_GPIO_Init+0x164>)
 800127c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001280:	6153      	str	r3, [r2, #20]
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <MX_GPIO_Init+0x164>)
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	4b3b      	ldr	r3, [pc, #236]	; (800137c <MX_GPIO_Init+0x164>)
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	4a3a      	ldr	r2, [pc, #232]	; (800137c <MX_GPIO_Init+0x164>)
 8001294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001298:	6153      	str	r3, [r2, #20]
 800129a:	4b38      	ldr	r3, [pc, #224]	; (800137c <MX_GPIO_Init+0x164>)
 800129c:	695b      	ldr	r3, [r3, #20]
 800129e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012a6:	2200      	movs	r2, #0
 80012a8:	f64f 7108 	movw	r1, #65288	; 0xff08
 80012ac:	4834      	ldr	r0, [pc, #208]	; (8001380 <MX_GPIO_Init+0x168>)
 80012ae:	f000 fe21 	bl	8001ef4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2102      	movs	r1, #2
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ba:	f000 fe1b 	bl	8001ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80012be:	2337      	movs	r3, #55	; 0x37
 80012c0:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012c2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80012c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	482b      	ldr	r0, [pc, #172]	; (8001380 <MX_GPIO_Init+0x168>)
 80012d4:	f000 fc7c 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012d8:	f64f 7308 	movw	r3, #65288	; 0xff08
 80012dc:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	2301      	movs	r3, #1
 80012e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	4619      	mov	r1, r3
 80012f0:	4823      	ldr	r0, [pc, #140]	; (8001380 <MX_GPIO_Init+0x168>)
 80012f2:	f000 fc6d 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012f6:	2301      	movs	r3, #1
 80012f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4619      	mov	r1, r3
 8001308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800130c:	f000 fc60 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001310:	2302      	movs	r3, #2
 8001312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4619      	mov	r1, r3
 8001326:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800132a:	f000 fc51 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800132e:	23e0      	movs	r3, #224	; 0xe0
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800133a:	2303      	movs	r3, #3
 800133c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800133e:	2305      	movs	r3, #5
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134c:	f000 fc40 	bl	8001bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001350:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001356:	2312      	movs	r3, #18
 8001358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001362:	2304      	movs	r3, #4
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4805      	ldr	r0, [pc, #20]	; (8001384 <MX_GPIO_Init+0x16c>)
 800136e:	f000 fc2f 	bl	8001bd0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001372:	bf00      	nop
 8001374:	3728      	adds	r7, #40	; 0x28
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000
 8001380:	48001000 	.word	0x48001000
 8001384:	48000400 	.word	0x48000400

08001388 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
//  funzione chiamata automaticamente quando...
// ...scade il periodo di un timer configurato
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if (htim == &htim7)	// TIM7
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a3f      	ldr	r2, [pc, #252]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d176      	bne.n	8001486 <HAL_TIM_PeriodElapsedCallback+0xfe>
  {
    inizio_DHT11();
 8001398:	f7ff fcee 	bl	8000d78 <inizio_DHT11>
    Risultato = controlla_risposta_DHT11();
 800139c:	f7ff fd0d 	bl	8000dba <controlla_risposta_DHT11>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b3b      	ldr	r3, [pc, #236]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80013a6:	701a      	strb	r2, [r3, #0]

    umid_1 = leggi_DHT11();		// 1o byte
 80013a8:	f7ff fd35 	bl	8000e16 <leggi_DHT11>
 80013ac:	4603      	mov	r3, r0
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b39      	ldr	r3, [pc, #228]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80013b2:	701a      	strb	r2, [r3, #0]
    umid_2 = leggi_DHT11();		// 2o byte
 80013b4:	f7ff fd2f 	bl	8000e16 <leggi_DHT11>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b37      	ldr	r3, [pc, #220]	; (800149c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80013be:	701a      	strb	r2, [r3, #0]
    temp_1 = leggi_DHT11();		// 3o byte
 80013c0:	f7ff fd29 	bl	8000e16 <leggi_DHT11>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b35      	ldr	r3, [pc, #212]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80013ca:	701a      	strb	r2, [r3, #0]
    temp_2 = leggi_DHT11();		// 4o byte
 80013cc:	f7ff fd23 	bl	8000e16 <leggi_DHT11>
 80013d0:	4603      	mov	r3, r0
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80013d6:	701a      	strb	r2, [r3, #0]
    Checksum = leggi_DHT11();	// 5o byte (non usato)
 80013d8:	f7ff fd1d 	bl	8000e16 <leggi_DHT11>
 80013dc:	4603      	mov	r3, r0
 80013de:	b29a      	uxth	r2, r3
 80013e0:	4b31      	ldr	r3, [pc, #196]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80013e2:	801a      	strh	r2, [r3, #0]

    TEMP = (temp_1 << 8) | temp_2;
 80013e4:	4b2e      	ldr	r3, [pc, #184]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	021b      	lsls	r3, r3, #8
 80013ea:	b21a      	sxth	r2, r3
 80013ec:	4b2d      	ldr	r3, [pc, #180]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 80013fa:	801a      	strh	r2, [r3, #0]
    Temperatura = (float) (TEMP);
 80013fc:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001408:	4b29      	ldr	r3, [pc, #164]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800140a:	edc3 7a00 	vstr	s15, [r3]
    Temperatura /= 256.0;		// temperatura misurata
 800140e:	4b28      	ldr	r3, [pc, #160]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001410:	ed93 7a00 	vldr	s14, [r3]
 8001414:	eddf 6a27 	vldr	s13, [pc, #156]	; 80014b4 <HAL_TIM_PeriodElapsedCallback+0x12c>
 8001418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800141c:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800141e:	edc3 7a00 	vstr	s15, [r3]

    UMID = (umid_1 << 8) | umid_1;
 8001422:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b21b      	sxth	r3, r3
 8001430:	4313      	orrs	r3, r2
 8001432:	b21b      	sxth	r3, r3
 8001434:	b29a      	uxth	r2, r3
 8001436:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001438:	801a      	strh	r2, [r3, #0]
    Umidita = (float) (UMID);
 800143a:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001448:	edc3 7a00 	vstr	s15, [r3]
    Umidita /= 256.0;			// umidità relativa misurata
 800144c:	4b1b      	ldr	r3, [pc, #108]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 800144e:	ed93 7a00 	vldr	s14, [r3]
 8001452:	eddf 6a18 	vldr	s13, [pc, #96]	; 80014b4 <HAL_TIM_PeriodElapsedCallback+0x12c>
 8001456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 800145c:	edc3 7a00 	vstr	s15, [r3]


    invia_dati(Temperatura, Umidita);
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001462:	edd3 7a00 	vldr	s15, [r3]
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001468:	ed93 7a00 	vldr	s14, [r3]
 800146c:	eef0 0a47 	vmov.f32	s1, s14
 8001470:	eeb0 0a67 	vmov.f32	s0, s15
 8001474:	f7ff fbd2 	bl	8000c1c <invia_dati>
    aggiorna_led(Temperatura);
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eeb0 0a67 	vmov.f32	s0, s15
 8001482:	f7ff fbf5 	bl	8000c70 <aggiorna_led>
  }
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	2000040c 	.word	0x2000040c
 8001494:	2000046c 	.word	0x2000046c
 8001498:	20000458 	.word	0x20000458
 800149c:	20000459 	.word	0x20000459
 80014a0:	2000045a 	.word	0x2000045a
 80014a4:	2000045b 	.word	0x2000045b
 80014a8:	2000045c 	.word	0x2000045c
 80014ac:	20000460 	.word	0x20000460
 80014b0:	20000464 	.word	0x20000464
 80014b4:	43800000 	.word	0x43800000
 80014b8:	2000045e 	.word	0x2000045e
 80014bc:	20000468 	.word	0x20000468

080014c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c4:	b672      	cpsid	i
}
 80014c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <Error_Handler+0x8>
	...

080014cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d2:	4b0f      	ldr	r3, [pc, #60]	; (8001510 <HAL_MspInit+0x44>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	4a0e      	ldr	r2, [pc, #56]	; (8001510 <HAL_MspInit+0x44>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6193      	str	r3, [r2, #24]
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <HAL_MspInit+0x44>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <HAL_MspInit+0x44>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	4a08      	ldr	r2, [pc, #32]	; (8001510 <HAL_MspInit+0x44>)
 80014f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f4:	61d3      	str	r3, [r2, #28]
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <HAL_MspInit+0x44>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001502:	2007      	movs	r0, #7
 8001504:	f000 fb22 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40021000 	.word	0x40021000

08001514 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001524:	d10c      	bne.n	8001540 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001526:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	61d3      	str	r3, [r2, #28]
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800153e:	e02a      	b.n	8001596 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a17      	ldr	r2, [pc, #92]	; (80015a4 <HAL_TIM_Base_MspInit+0x90>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d10c      	bne.n	8001564 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	4a14      	ldr	r2, [pc, #80]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001550:	f043 0310 	orr.w	r3, r3, #16
 8001554:	61d3      	str	r3, [r2, #28]
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	f003 0310 	and.w	r3, r3, #16
 800155e:	613b      	str	r3, [r7, #16]
 8001560:	693b      	ldr	r3, [r7, #16]
}
 8001562:	e018      	b.n	8001596 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0f      	ldr	r2, [pc, #60]	; (80015a8 <HAL_TIM_Base_MspInit+0x94>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d113      	bne.n	8001596 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 8001574:	f043 0320 	orr.w	r3, r3, #32
 8001578:	61d3      	str	r3, [r2, #28]
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_TIM_Base_MspInit+0x8c>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 0320 	and.w	r3, r3, #32
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2037      	movs	r0, #55	; 0x37
 800158c:	f000 fae9 	bl	8001b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001590:	2037      	movs	r0, #55	; 0x37
 8001592:	f000 fb02 	bl	8001b9a <HAL_NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3718      	adds	r7, #24
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40001000 	.word	0x40001000
 80015a8:	40001400 	.word	0x40001400

080015ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015cc:	d11d      	bne.n	800160a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <HAL_TIM_MspPostInit+0x68>)
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_TIM_MspPostInit+0x68>)
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d8:	6153      	str	r3, [r2, #20]
 80015da:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <HAL_TIM_MspPostInit+0x68>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ec:	2302      	movs	r3, #2
 80015ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4619      	mov	r1, r3
 8001602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001606:	f000 fae3 	bl	8001bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800160a:	bf00      	nop
 800160c:	3720      	adds	r7, #32
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000

08001618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800161c:	e7fe      	b.n	800161c <NMI_Handler+0x4>

0800161e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <MemManage_Handler+0x4>

0800162a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <UsageFault_Handler+0x4>

08001636 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001664:	f000 f95e 	bl	8001924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}

0800166c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001672:	f000 fd44 	bl	80020fe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20001140 	.word	0x20001140

08001680 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <TIM7_IRQHandler+0x10>)
 8001686:	f003 ff5b 	bl	8005540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	2000040c 	.word	0x2000040c

08001694 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return 1;
 8001698:	2301      	movs	r3, #1
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_kill>:

int _kill(int pid, int sig)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ae:	f00a f8b7 	bl	800b820 <__errno>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2216      	movs	r2, #22
 80016b6:	601a      	str	r2, [r3, #0]
  return -1;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_exit>:

void _exit (int status)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7ff ffe7 	bl	80016a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016d6:	e7fe      	b.n	80016d6 <_exit+0x12>

080016d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	e00a      	b.n	8001700 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ea:	f3af 8000 	nop.w
 80016ee:	4601      	mov	r1, r0
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	1c5a      	adds	r2, r3, #1
 80016f4:	60ba      	str	r2, [r7, #8]
 80016f6:	b2ca      	uxtb	r2, r1
 80016f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	3301      	adds	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	429a      	cmp	r2, r3
 8001706:	dbf0      	blt.n	80016ea <_read+0x12>
  }

  return len;
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	e009      	b.n	8001738 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	60ba      	str	r2, [r7, #8]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	3301      	adds	r3, #1
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	429a      	cmp	r2, r3
 800173e:	dbf1      	blt.n	8001724 <_write+0x12>
  }
  return len;
 8001740:	687b      	ldr	r3, [r7, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_close>:

int _close(int file)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001772:	605a      	str	r2, [r3, #4]
  return 0;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_isatty>:

int _isatty(int file)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800178a:	2301      	movs	r3, #1
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
	...

080017b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017bc:	4a14      	ldr	r2, [pc, #80]	; (8001810 <_sbrk+0x5c>)
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <_sbrk+0x60>)
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c8:	4b13      	ldr	r3, [pc, #76]	; (8001818 <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d102      	bne.n	80017d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <_sbrk+0x64>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	; (800181c <_sbrk+0x68>)
 80017d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <_sbrk+0x64>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d207      	bcs.n	80017f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017e4:	f00a f81c 	bl	800b820 <__errno>
 80017e8:	4603      	mov	r3, r0
 80017ea:	220c      	movs	r2, #12
 80017ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295
 80017f2:	e009      	b.n	8001808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <_sbrk+0x64>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017fa:	4b07      	ldr	r3, [pc, #28]	; (8001818 <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	4a05      	ldr	r2, [pc, #20]	; (8001818 <_sbrk+0x64>)
 8001804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001806:	68fb      	ldr	r3, [r7, #12]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	2000a000 	.word	0x2000a000
 8001814:	00000400 	.word	0x00000400
 8001818:	20000470 	.word	0x20000470
 800181c:	20001780 	.word	0x20001780

08001820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <SystemInit+0x20>)
 8001826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800182a:	4a05      	ldr	r2, [pc, #20]	; (8001840 <SystemInit+0x20>)
 800182c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800187c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001848:	f7ff ffea 	bl	8001820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800184c:	480c      	ldr	r0, [pc, #48]	; (8001880 <LoopForever+0x6>)
  ldr r1, =_edata
 800184e:	490d      	ldr	r1, [pc, #52]	; (8001884 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001850:	4a0d      	ldr	r2, [pc, #52]	; (8001888 <LoopForever+0xe>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001854:	e002      	b.n	800185c <LoopCopyDataInit>

08001856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185a:	3304      	adds	r3, #4

0800185c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800185c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001860:	d3f9      	bcc.n	8001856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001862:	4a0a      	ldr	r2, [pc, #40]	; (800188c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001864:	4c0a      	ldr	r4, [pc, #40]	; (8001890 <LoopForever+0x16>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001868:	e001      	b.n	800186e <LoopFillZerobss>

0800186a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800186c:	3204      	adds	r2, #4

0800186e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001870:	d3fb      	bcc.n	800186a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001872:	f009 ffdb 	bl	800b82c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001876:	f7ff fb17 	bl	8000ea8 <main>

0800187a <LoopForever>:

LoopForever:
    b LoopForever
 800187a:	e7fe      	b.n	800187a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800187c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001884:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 8001888:	0800dd9c 	.word	0x0800dd9c
  ldr r2, =_sbss
 800188c:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 8001890:	20001780 	.word	0x20001780

08001894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001894:	e7fe      	b.n	8001894 <ADC1_2_IRQHandler>
	...

08001898 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <HAL_Init+0x28>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a07      	ldr	r2, [pc, #28]	; (80018c0 <HAL_Init+0x28>)
 80018a2:	f043 0310 	orr.w	r3, r3, #16
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a8:	2003      	movs	r0, #3
 80018aa:	f000 f94f 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ae:	2000      	movs	r0, #0
 80018b0:	f000 f808 	bl	80018c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018b4:	f7ff fe0a 	bl	80014cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40022000 	.word	0x40022000

080018c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <HAL_InitTick+0x54>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <HAL_InitTick+0x58>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	4619      	mov	r1, r3
 80018d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018da:	fbb3 f3f1 	udiv	r3, r3, r1
 80018de:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f967 	bl	8001bb6 <HAL_SYSTICK_Config>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e00e      	b.n	8001910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b0f      	cmp	r3, #15
 80018f6:	d80a      	bhi.n	800190e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f8:	2200      	movs	r2, #0
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001900:	f000 f92f 	bl	8001b62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001904:	4a06      	ldr	r2, [pc, #24]	; (8001920 <HAL_InitTick+0x5c>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	e000      	b.n	8001910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000014 	.word	0x20000014
 800191c:	2000001c 	.word	0x2000001c
 8001920:	20000018 	.word	0x20000018

08001924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <HAL_IncTick+0x20>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	461a      	mov	r2, r3
 800192e:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_IncTick+0x24>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4413      	add	r3, r2
 8001934:	4a04      	ldr	r2, [pc, #16]	; (8001948 <HAL_IncTick+0x24>)
 8001936:	6013      	str	r3, [r2, #0]
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	2000001c 	.word	0x2000001c
 8001948:	20000474 	.word	0x20000474

0800194c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001950:	4b03      	ldr	r3, [pc, #12]	; (8001960 <HAL_GetTick+0x14>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	20000474 	.word	0x20000474

08001964 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800196c:	f7ff ffee 	bl	800194c <HAL_GetTick>
 8001970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197c:	d005      	beq.n	800198a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <HAL_Delay+0x44>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4413      	add	r3, r2
 8001988:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800198a:	bf00      	nop
 800198c:	f7ff ffde 	bl	800194c <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	429a      	cmp	r2, r3
 800199a:	d8f7      	bhi.n	800198c <HAL_Delay+0x28>
  {
  }
}
 800199c:	bf00      	nop
 800199e:	bf00      	nop
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000001c 	.word	0x2000001c

080019ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019c8:	4013      	ands	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019de:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	60d3      	str	r3, [r2, #12]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f8:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <__NVIC_GetPriorityGrouping+0x18>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	f003 0307 	and.w	r3, r3, #7
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	db0b      	blt.n	8001a3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	f003 021f 	and.w	r2, r3, #31
 8001a28:	4907      	ldr	r1, [pc, #28]	; (8001a48 <__NVIC_EnableIRQ+0x38>)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	095b      	lsrs	r3, r3, #5
 8001a30:	2001      	movs	r0, #1
 8001a32:	fa00 f202 	lsl.w	r2, r0, r2
 8001a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000e100 	.word	0xe000e100

08001a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	6039      	str	r1, [r7, #0]
 8001a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	db0a      	blt.n	8001a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	490c      	ldr	r1, [pc, #48]	; (8001a98 <__NVIC_SetPriority+0x4c>)
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6a:	0112      	lsls	r2, r2, #4
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	440b      	add	r3, r1
 8001a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a74:	e00a      	b.n	8001a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	4908      	ldr	r1, [pc, #32]	; (8001a9c <__NVIC_SetPriority+0x50>)
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	f003 030f 	and.w	r3, r3, #15
 8001a82:	3b04      	subs	r3, #4
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	440b      	add	r3, r1
 8001a8a:	761a      	strb	r2, [r3, #24]
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000e100 	.word	0xe000e100
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	; 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	f1c3 0307 	rsb	r3, r3, #7
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	bf28      	it	cs
 8001abe:	2304      	movcs	r3, #4
 8001ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	2b06      	cmp	r3, #6
 8001ac8:	d902      	bls.n	8001ad0 <NVIC_EncodePriority+0x30>
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3b03      	subs	r3, #3
 8001ace:	e000      	b.n	8001ad2 <NVIC_EncodePriority+0x32>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43da      	mvns	r2, r3
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fa01 f303 	lsl.w	r3, r1, r3
 8001af2:	43d9      	mvns	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af8:	4313      	orrs	r3, r2
         );
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3724      	adds	r7, #36	; 0x24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
	...

08001b08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b18:	d301      	bcc.n	8001b1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00f      	b.n	8001b3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <SysTick_Config+0x40>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b26:	210f      	movs	r1, #15
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2c:	f7ff ff8e 	bl	8001a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <SysTick_Config+0x40>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b36:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <SysTick_Config+0x40>)
 8001b38:	2207      	movs	r2, #7
 8001b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	e000e010 	.word	0xe000e010

08001b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff29 	bl	80019ac <__NVIC_SetPriorityGrouping>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b086      	sub	sp, #24
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60b9      	str	r1, [r7, #8]
 8001b6c:	607a      	str	r2, [r7, #4]
 8001b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b74:	f7ff ff3e 	bl	80019f4 <__NVIC_GetPriorityGrouping>
 8001b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6978      	ldr	r0, [r7, #20]
 8001b80:	f7ff ff8e 	bl	8001aa0 <NVIC_EncodePriority>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff5d 	bl	8001a4c <__NVIC_SetPriority>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff31 	bl	8001a10 <__NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffa2 	bl	8001b08 <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bde:	e154      	b.n	8001e8a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2101      	movs	r1, #1
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 8146 	beq.w	8001e84 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d005      	beq.n	8001c10 <HAL_GPIO_Init+0x40>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d130      	bne.n	8001c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c46:	2201      	movs	r2, #1
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	f003 0201 	and.w	r2, r3, #1
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d017      	beq.n	8001cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	2203      	movs	r2, #3
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4013      	ands	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d123      	bne.n	8001d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	08da      	lsrs	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3208      	adds	r2, #8
 8001cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	08da      	lsrs	r2, r3, #3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3208      	adds	r2, #8
 8001cfc:	6939      	ldr	r1, [r7, #16]
 8001cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4013      	ands	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0203 	and.w	r2, r3, #3
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 80a0 	beq.w	8001e84 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d44:	4b58      	ldr	r3, [pc, #352]	; (8001ea8 <HAL_GPIO_Init+0x2d8>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4a57      	ldr	r2, [pc, #348]	; (8001ea8 <HAL_GPIO_Init+0x2d8>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6193      	str	r3, [r2, #24]
 8001d50:	4b55      	ldr	r3, [pc, #340]	; (8001ea8 <HAL_GPIO_Init+0x2d8>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d5c:	4a53      	ldr	r2, [pc, #332]	; (8001eac <HAL_GPIO_Init+0x2dc>)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d86:	d019      	beq.n	8001dbc <HAL_GPIO_Init+0x1ec>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a49      	ldr	r2, [pc, #292]	; (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d013      	beq.n	8001db8 <HAL_GPIO_Init+0x1e8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a48      	ldr	r2, [pc, #288]	; (8001eb4 <HAL_GPIO_Init+0x2e4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d00d      	beq.n	8001db4 <HAL_GPIO_Init+0x1e4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a47      	ldr	r2, [pc, #284]	; (8001eb8 <HAL_GPIO_Init+0x2e8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d007      	beq.n	8001db0 <HAL_GPIO_Init+0x1e0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a46      	ldr	r2, [pc, #280]	; (8001ebc <HAL_GPIO_Init+0x2ec>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d101      	bne.n	8001dac <HAL_GPIO_Init+0x1dc>
 8001da8:	2304      	movs	r3, #4
 8001daa:	e008      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001dac:	2305      	movs	r3, #5
 8001dae:	e006      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db0:	2303      	movs	r3, #3
 8001db2:	e004      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e002      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001db8:	2301      	movs	r3, #1
 8001dba:	e000      	b.n	8001dbe <HAL_GPIO_Init+0x1ee>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	f002 0203 	and.w	r2, r2, #3
 8001dc4:	0092      	lsls	r2, r2, #2
 8001dc6:	4093      	lsls	r3, r2
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dce:	4937      	ldr	r1, [pc, #220]	; (8001eac <HAL_GPIO_Init+0x2dc>)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	089b      	lsrs	r3, r3, #2
 8001dd4:	3302      	adds	r3, #2
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ddc:	4b38      	ldr	r3, [pc, #224]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	43db      	mvns	r3, r3
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e00:	4a2f      	ldr	r2, [pc, #188]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e06:	4b2e      	ldr	r3, [pc, #184]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	4013      	ands	r3, r2
 8001e14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e2a:	4a25      	ldr	r2, [pc, #148]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e30:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e54:	4a1a      	ldr	r2, [pc, #104]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e5a:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	43db      	mvns	r3, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e7e:	4a10      	ldr	r2, [pc, #64]	; (8001ec0 <HAL_GPIO_Init+0x2f0>)
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	3301      	adds	r3, #1
 8001e88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	fa22 f303 	lsr.w	r3, r2, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f47f aea3 	bne.w	8001be0 <HAL_GPIO_Init+0x10>
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	bf00      	nop
 8001e9e:	371c      	adds	r7, #28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	48000400 	.word	0x48000400
 8001eb4:	48000800 	.word	0x48000800
 8001eb8:	48000c00 	.word	0x48000c00
 8001ebc:	48001000 	.word	0x48001000
 8001ec0:	40010400 	.word	0x40010400

08001ec4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	887b      	ldrh	r3, [r7, #2]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d002      	beq.n	8001ee2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001edc:	2301      	movs	r3, #1
 8001ede:	73fb      	strb	r3, [r7, #15]
 8001ee0:	e001      	b.n	8001ee6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]
 8001f00:	4613      	mov	r3, r2
 8001f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f04:	787b      	ldrb	r3, [r7, #1]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f0a:	887a      	ldrh	r2, [r7, #2]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f10:	e002      	b.n	8001f18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f12:	887a      	ldrh	r2, [r7, #2]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e0b9      	b.n	80020aa <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d106      	bne.n	8001f50 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f008 fbb6 	bl	800a6bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2203      	movs	r2, #3
 8001f54:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f004 fade 	bl	800651e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f62:	2300      	movs	r3, #0
 8001f64:	73fb      	strb	r3, [r7, #15]
 8001f66:	e03e      	b.n	8001fe6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f68:	7bfa      	ldrb	r2, [r7, #15]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	440b      	add	r3, r1
 8001f76:	3311      	adds	r3, #17
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	3310      	adds	r3, #16
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f90:	7bfa      	ldrb	r2, [r7, #15]
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	4613      	mov	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	440b      	add	r3, r1
 8001f9e:	3313      	adds	r3, #19
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fa4:	7bfa      	ldrb	r2, [r7, #15]
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	440b      	add	r3, r1
 8001fb2:	3320      	adds	r3, #32
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fb8:	7bfa      	ldrb	r2, [r7, #15]
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	440b      	add	r3, r1
 8001fc6:	3324      	adds	r3, #36	; 0x24
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	440b      	add	r3, r1
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	73fb      	strb	r3, [r7, #15]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	791b      	ldrb	r3, [r3, #4]
 8001fea:	7bfa      	ldrb	r2, [r7, #15]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d3bb      	bcc.n	8001f68 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	73fb      	strb	r3, [r7, #15]
 8001ff4:	e044      	b.n	8002080 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ff6:	7bfa      	ldrb	r2, [r7, #15]
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	440b      	add	r3, r1
 8002004:	f203 1351 	addw	r3, r3, #337	; 0x151
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800200c:	7bfa      	ldrb	r2, [r7, #15]
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	440b      	add	r3, r1
 800201a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800201e:	7bfa      	ldrb	r2, [r7, #15]
 8002020:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002022:	7bfa      	ldrb	r2, [r7, #15]
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	f203 1353 	addw	r3, r3, #339	; 0x153
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002038:	7bfa      	ldrb	r2, [r7, #15]
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	440b      	add	r3, r1
 8002046:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800204e:	7bfa      	ldrb	r2, [r7, #15]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	440b      	add	r3, r1
 800205c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	440b      	add	r3, r1
 8002072:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	3301      	adds	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	791b      	ldrb	r3, [r3, #4]
 8002084:	7bfa      	ldrb	r2, [r7, #15]
 8002086:	429a      	cmp	r2, r3
 8002088:	d3b5      	bcc.n	8001ff6 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3304      	adds	r3, #4
 8002092:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002096:	f004 fa5d 	bl	8006554 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d101      	bne.n	80020c8 <HAL_PCD_Start+0x16>
 80020c4:	2302      	movs	r3, #2
 80020c6:	e016      	b.n	80020f6 <HAL_PCD_Start+0x44>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 fa0b 	bl	80064f0 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80020da:	2101      	movs	r1, #1
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f008 fd89 	bl	800abf4 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f006 fcc8 	bl	8008a7c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4618      	mov	r0, r3
 800210c:	f006 fcc1 	bl	8008a92 <USB_ReadInterrupts>
 8002110:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 fab1 	bl	8002684 <PCD_EP_ISR_Handler>

    return;
 8002122:	e0bd      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800212a:	2b00      	cmp	r3, #0
 800212c:	d013      	beq.n	8002156 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002136:	b29a      	uxth	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002140:	b292      	uxth	r2, r2
 8002142:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f008 fb59 	bl	800a7fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800214c:	2100      	movs	r1, #0
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f8a9 	bl	80022a6 <HAL_PCD_SetAddress>

    return;
 8002154:	e0a4      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00c      	beq.n	800217a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002168:	b29a      	uxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002172:	b292      	uxth	r2, r2
 8002174:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002178:	e092      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d00c      	beq.n	800219e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800218c:	b29a      	uxth	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002196:	b292      	uxth	r2, r2
 8002198:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800219c:	e080      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d027      	beq.n	80021f8 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0204 	bic.w	r2, r2, #4
 80021ba:	b292      	uxth	r2, r2
 80021bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0208 	bic.w	r2, r2, #8
 80021d2:	b292      	uxth	r2, r2
 80021d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f008 fb49 	bl	800a870 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80021f0:	b292      	uxth	r2, r2
 80021f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80021f6:	e053      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d027      	beq.n	8002252 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800220a:	b29a      	uxth	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f042 0208 	orr.w	r2, r2, #8
 8002214:	b292      	uxth	r2, r2
 8002216:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002222:	b29a      	uxth	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800222c:	b292      	uxth	r2, r2
 800222e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800223a:	b29a      	uxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f042 0204 	orr.w	r2, r2, #4
 8002244:	b292      	uxth	r2, r2
 8002246:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f008 faf6 	bl	800a83c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002250:	e026      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00f      	beq.n	800227c <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002264:	b29a      	uxth	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800226e:	b292      	uxth	r2, r2
 8002270:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f008 fab4 	bl	800a7e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800227a:	e011      	b.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00c      	beq.n	80022a0 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800228e:	b29a      	uxth	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002298:	b292      	uxth	r2, r2
 800229a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800229e:	bf00      	nop
  }
}
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	460b      	mov	r3, r1
 80022b0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <HAL_PCD_SetAddress+0x1a>
 80022bc:	2302      	movs	r3, #2
 80022be:	e012      	b.n	80022e6 <HAL_PCD_SetAddress+0x40>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	78fa      	ldrb	r2, [r7, #3]
 80022d4:	4611      	mov	r1, r2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f006 fbbc 	bl	8008a54 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b084      	sub	sp, #16
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	4608      	mov	r0, r1
 80022f8:	4611      	mov	r1, r2
 80022fa:	461a      	mov	r2, r3
 80022fc:	4603      	mov	r3, r0
 80022fe:	70fb      	strb	r3, [r7, #3]
 8002300:	460b      	mov	r3, r1
 8002302:	803b      	strh	r3, [r7, #0]
 8002304:	4613      	mov	r3, r2
 8002306:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800230c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002310:	2b00      	cmp	r3, #0
 8002312:	da0e      	bge.n	8002332 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	f003 0207 	and.w	r2, r3, #7
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	3310      	adds	r3, #16
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	4413      	add	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2201      	movs	r2, #1
 800232e:	705a      	strb	r2, [r3, #1]
 8002330:	e00e      	b.n	8002350 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002332:	78fb      	ldrb	r3, [r7, #3]
 8002334:	f003 0207 	and.w	r2, r3, #7
 8002338:	4613      	mov	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	4413      	add	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	b2da      	uxtb	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800235c:	883a      	ldrh	r2, [r7, #0]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	78ba      	ldrb	r2, [r7, #2]
 8002366:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002368:	78bb      	ldrb	r3, [r7, #2]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d102      	bne.n	8002374 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800237a:	2b01      	cmp	r3, #1
 800237c:	d101      	bne.n	8002382 <HAL_PCD_EP_Open+0x94>
 800237e:	2302      	movs	r3, #2
 8002380:	e00e      	b.n	80023a0 <HAL_PCD_EP_Open+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68f9      	ldr	r1, [r7, #12]
 8002390:	4618      	mov	r0, r3
 8002392:	f004 f8fd 	bl	8006590 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 800239e:	7afb      	ldrb	r3, [r7, #11]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	460b      	mov	r3, r1
 80023b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80023b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	da0e      	bge.n	80023da <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023bc:	78fb      	ldrb	r3, [r7, #3]
 80023be:	f003 0207 	and.w	r2, r3, #7
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	3310      	adds	r3, #16
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	4413      	add	r3, r2
 80023d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2201      	movs	r2, #1
 80023d6:	705a      	strb	r2, [r3, #1]
 80023d8:	e00e      	b.n	80023f8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	f003 0207 	and.w	r2, r3, #7
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80023f8:	78fb      	ldrb	r3, [r7, #3]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	b2da      	uxtb	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_PCD_EP_Close+0x6a>
 800240e:	2302      	movs	r3, #2
 8002410:	e00e      	b.n	8002430 <HAL_PCD_EP_Close+0x88>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68f9      	ldr	r1, [r7, #12]
 8002420:	4618      	mov	r0, r3
 8002422:	f004 fc79 	bl	8006d18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	460b      	mov	r3, r1
 8002446:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002448:	7afb      	ldrb	r3, [r7, #11]
 800244a:	f003 0207 	and.w	r2, r3, #7
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4413      	add	r3, r2
 800245e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2200      	movs	r2, #0
 8002470:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2200      	movs	r2, #0
 8002476:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002478:	7afb      	ldrb	r3, [r7, #11]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	b2da      	uxtb	r2, r3
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6979      	ldr	r1, [r7, #20]
 800248a:	4618      	mov	r0, r3
 800248c:	f004 fe31 	bl	80070f2 <USB_EPStartXfer>

  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	f003 0207 	and.w	r2, r3, #7
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	4613      	mov	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	440b      	add	r3, r1
 80024b8:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80024bc:	681b      	ldr	r3, [r3, #0]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b086      	sub	sp, #24
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	607a      	str	r2, [r7, #4]
 80024d4:	603b      	str	r3, [r7, #0]
 80024d6:	460b      	mov	r3, r1
 80024d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024da:	7afb      	ldrb	r3, [r7, #11]
 80024dc:	f003 0207 	and.w	r2, r3, #7
 80024e0:	4613      	mov	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	3310      	adds	r3, #16
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	4413      	add	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	2200      	movs	r2, #0
 800250e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2201      	movs	r2, #1
 8002514:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002516:	7afb      	ldrb	r3, [r7, #11]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	b2da      	uxtb	r2, r3
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6979      	ldr	r1, [r7, #20]
 8002528:	4618      	mov	r0, r3
 800252a:	f004 fde2 	bl	80070f2 <USB_EPStartXfer>

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002544:	78fb      	ldrb	r3, [r7, #3]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	7912      	ldrb	r2, [r2, #4]
 800254e:	4293      	cmp	r3, r2
 8002550:	d901      	bls.n	8002556 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e03e      	b.n	80025d4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002556:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800255a:	2b00      	cmp	r3, #0
 800255c:	da0e      	bge.n	800257c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800255e:	78fb      	ldrb	r3, [r7, #3]
 8002560:	f003 0207 	and.w	r2, r3, #7
 8002564:	4613      	mov	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	3310      	adds	r3, #16
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2201      	movs	r2, #1
 8002578:	705a      	strb	r2, [r3, #1]
 800257a:	e00c      	b.n	8002596 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2201      	movs	r2, #1
 800259a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800259c:	78fb      	ldrb	r3, [r7, #3]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d101      	bne.n	80025b6 <HAL_PCD_EP_SetStall+0x7e>
 80025b2:	2302      	movs	r3, #2
 80025b4:	e00e      	b.n	80025d4 <HAL_PCD_EP_SetStall+0x9c>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68f9      	ldr	r1, [r7, #12]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f006 f946 	bl	8008856 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80025e8:	78fb      	ldrb	r3, [r7, #3]
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	7912      	ldrb	r2, [r2, #4]
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d901      	bls.n	80025fa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e040      	b.n	800267c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	da0e      	bge.n	8002620 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002602:	78fb      	ldrb	r3, [r7, #3]
 8002604:	f003 0207 	and.w	r2, r3, #7
 8002608:	4613      	mov	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	3310      	adds	r3, #16
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2201      	movs	r2, #1
 800261c:	705a      	strb	r2, [r3, #1]
 800261e:	e00e      	b.n	800263e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002620:	78fb      	ldrb	r3, [r7, #3]
 8002622:	f003 0207 	and.w	r2, r3, #7
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	4413      	add	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002644:	78fb      	ldrb	r3, [r7, #3]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	b2da      	uxtb	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8002656:	2b01      	cmp	r3, #1
 8002658:	d101      	bne.n	800265e <HAL_PCD_EP_ClrStall+0x82>
 800265a:	2302      	movs	r3, #2
 800265c:	e00e      	b.n	800267c <HAL_PCD_EP_ClrStall+0xa0>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68f9      	ldr	r1, [r7, #12]
 800266c:	4618      	mov	r0, r3
 800266e:	f006 f943 	bl	80088f8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3710      	adds	r7, #16
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b096      	sub	sp, #88	; 0x58
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800268c:	e3bc      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
  {
    wIstr = hpcd->Instance->ISTR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002696:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800269a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	f003 030f 	and.w	r3, r3, #15
 80026a4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

    if (epindex == 0U)
 80026a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f040 8176 	bne.w	800299e <PCD_EP_ISR_Handler+0x31a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80026b2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80026b6:	f003 0310 	and.w	r3, r3, #16
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d14f      	bne.n	800275e <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80026ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ce:	81fb      	strh	r3, [r7, #14]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	89fb      	ldrh	r3, [r7, #14]
 80026d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026de:	b29b      	uxth	r3, r3
 80026e0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3310      	adds	r3, #16
 80026e6:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	4413      	add	r3, r2
 80026fc:	3302      	adds	r3, #2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	4413      	add	r3, r2
 8002706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002710:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002712:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002714:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002716:	695a      	ldr	r2, [r3, #20]
 8002718:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	441a      	add	r2, r3
 800271e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002720:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002722:	2100      	movs	r1, #0
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f008 f842 	bl	800a7ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	7b1b      	ldrb	r3, [r3, #12]
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 8369 	beq.w	8002e08 <PCD_EP_ISR_Handler+0x784>
 8002736:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 8364 	bne.w	8002e08 <PCD_EP_ISR_Handler+0x784>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	7b1b      	ldrb	r3, [r3, #12]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800274a:	b2da      	uxtb	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	b292      	uxth	r2, r2
 8002752:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	731a      	strb	r2, [r3, #12]
 800275c:	e354      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002764:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002770:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002774:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002778:	2b00      	cmp	r3, #0
 800277a:	d034      	beq.n	80027e6 <PCD_EP_ISR_Handler+0x162>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002784:	b29b      	uxth	r3, r3
 8002786:	461a      	mov	r2, r3
 8002788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4413      	add	r3, r2
 8002790:	3306      	adds	r3, #6
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	4413      	add	r3, r2
 800279a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027a6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f503 7126 	add.w	r1, r3, #664	; 0x298
 80027b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027b4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80027b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027b8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	f006 f9bf 	bl	8008b3e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80027cc:	4013      	ands	r3, r2
 80027ce:	823b      	strh	r3, [r7, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	8a3a      	ldrh	r2, [r7, #16]
 80027d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027da:	b292      	uxth	r2, r2
 80027dc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f007 ffb8 	bl	800a754 <HAL_PCD_SetupStageCallback>
 80027e4:	e310      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80027e6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f280 830c 	bge.w	8002e08 <PCD_EP_ISR_Handler+0x784>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80027fc:	4013      	ands	r3, r2
 80027fe:	83fb      	strh	r3, [r7, #30]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	8bfa      	ldrh	r2, [r7, #30]
 8002806:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800280a:	b292      	uxth	r2, r2
 800280c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002816:	b29b      	uxth	r3, r3
 8002818:	461a      	mov	r2, r3
 800281a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4413      	add	r3, r2
 8002822:	3306      	adds	r3, #6
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6812      	ldr	r2, [r2, #0]
 800282a:	4413      	add	r3, r2
 800282c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002830:	881b      	ldrh	r3, [r3, #0]
 8002832:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002838:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800283a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d019      	beq.n	8002876 <PCD_EP_ISR_Handler+0x1f2>
 8002842:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d015      	beq.n	8002876 <PCD_EP_ISR_Handler+0x1f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002850:	6959      	ldr	r1, [r3, #20]
 8002852:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002854:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002856:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002858:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800285a:	b29b      	uxth	r3, r3
 800285c:	f006 f96f 	bl	8008b3e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002860:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	441a      	add	r2, r3
 800286a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800286c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800286e:	2100      	movs	r1, #0
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f007 ff81 	bl	800a778 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002880:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002888:	2b00      	cmp	r3, #0
 800288a:	f040 82bd 	bne.w	8002e08 <PCD_EP_ISR_Handler+0x784>
 800288e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002892:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002896:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800289a:	f000 82b5 	beq.w	8002e08 <PCD_EP_ISR_Handler+0x784>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	61bb      	str	r3, [r7, #24]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	4413      	add	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	801a      	strh	r2, [r3, #0]
 80028ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10a      	bne.n	80028ec <PCD_EP_ISR_Handler+0x268>
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	801a      	strh	r2, [r3, #0]
 80028ea:	e039      	b.n	8002960 <PCD_EP_ISR_Handler+0x2dc>
 80028ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	2b3e      	cmp	r3, #62	; 0x3e
 80028f2:	d818      	bhi.n	8002926 <PCD_EP_ISR_Handler+0x2a2>
 80028f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	085b      	lsrs	r3, r3, #1
 80028fa:	647b      	str	r3, [r7, #68]	; 0x44
 80028fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <PCD_EP_ISR_Handler+0x28a>
 8002908:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800290a:	3301      	adds	r3, #1
 800290c:	647b      	str	r3, [r7, #68]	; 0x44
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	b29a      	uxth	r2, r3
 8002914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002916:	b29b      	uxth	r3, r3
 8002918:	029b      	lsls	r3, r3, #10
 800291a:	b29b      	uxth	r3, r3
 800291c:	4313      	orrs	r3, r2
 800291e:	b29a      	uxth	r2, r3
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	801a      	strh	r2, [r3, #0]
 8002924:	e01c      	b.n	8002960 <PCD_EP_ISR_Handler+0x2dc>
 8002926:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	647b      	str	r3, [r7, #68]	; 0x44
 800292e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	2b00      	cmp	r3, #0
 8002938:	d102      	bne.n	8002940 <PCD_EP_ISR_Handler+0x2bc>
 800293a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800293c:	3b01      	subs	r3, #1
 800293e:	647b      	str	r3, [r7, #68]	; 0x44
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	881b      	ldrh	r3, [r3, #0]
 8002944:	b29a      	uxth	r2, r3
 8002946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002948:	b29b      	uxth	r3, r3
 800294a:	029b      	lsls	r3, r3, #10
 800294c:	b29b      	uxth	r3, r3
 800294e:	4313      	orrs	r3, r2
 8002950:	b29b      	uxth	r3, r3
 8002952:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002956:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800295a:	b29a      	uxth	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800296c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002970:	827b      	strh	r3, [r7, #18]
 8002972:	8a7b      	ldrh	r3, [r7, #18]
 8002974:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002978:	827b      	strh	r3, [r7, #18]
 800297a:	8a7b      	ldrh	r3, [r7, #18]
 800297c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002980:	827b      	strh	r3, [r7, #18]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	8a7b      	ldrh	r3, [r7, #18]
 8002988:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800298c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002990:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002998:	b29b      	uxth	r3, r3
 800299a:	8013      	strh	r3, [r2, #0]
 800299c:	e234      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80029b2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f280 80fc 	bge.w	8002bb4 <PCD_EP_ISR_Handler+0x530>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	f640 738f 	movw	r3, #3983	; 0xf8f
 80029d2:	4013      	ands	r3, r2
 80029d4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80029ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029ee:	b292      	uxth	r2, r2
 80029f0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80029f2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002a08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a0a:	7b1b      	ldrb	r3, [r3, #12]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d125      	bne.n	8002a5c <PCD_EP_ISR_Handler+0x3d8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	4413      	add	r3, r2
 8002a24:	3306      	adds	r3, #6
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a38:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8002a3c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8092 	beq.w	8002b6a <PCD_EP_ISR_Handler+0x4e6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6818      	ldr	r0, [r3, #0]
 8002a4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a4c:	6959      	ldr	r1, [r3, #20]
 8002a4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a50:	88da      	ldrh	r2, [r3, #6]
 8002a52:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002a56:	f006 f872 	bl	8008b3e <USB_ReadPMA>
 8002a5a:	e086      	b.n	8002b6a <PCD_EP_ISR_Handler+0x4e6>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002a5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a5e:	78db      	ldrb	r3, [r3, #3]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d10a      	bne.n	8002a7a <PCD_EP_ISR_Handler+0x3f6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002a64:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002a68:	461a      	mov	r2, r3
 8002a6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f9d9 	bl	8002e24 <HAL_PCD_EP_DB_Receive>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002a78:	e077      	b.n	8002b6a <PCD_EP_ISR_Handler+0x4e6>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a94:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	441a      	add	r2, r3
 8002aa6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002aaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002aae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ab6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d024      	beq.n	8002b22 <PCD_EP_ISR_Handler+0x49e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4413      	add	r3, r2
 8002aec:	3302      	adds	r3, #2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6812      	ldr	r2, [r2, #0]
 8002af4:	4413      	add	r3, r2
 8002af6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b00:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002b04:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d02e      	beq.n	8002b6a <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6818      	ldr	r0, [r3, #0]
 8002b10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b12:	6959      	ldr	r1, [r3, #20]
 8002b14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b16:	891a      	ldrh	r2, [r3, #8]
 8002b18:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b1c:	f006 f80f 	bl	8008b3e <USB_ReadPMA>
 8002b20:	e023      	b.n	8002b6a <PCD_EP_ISR_Handler+0x4e6>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4413      	add	r3, r2
 8002b36:	3306      	adds	r3, #6
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b4a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002b4e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b5c:	6959      	ldr	r1, [r3, #20]
 8002b5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b60:	895a      	ldrh	r2, [r3, #10]
 8002b62:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b66:	f005 ffea 	bl	8008b3e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b72:	441a      	add	r2, r3
 8002b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b76:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002b78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002b80:	441a      	add	r2, r3
 8002b82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b84:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <PCD_EP_ISR_Handler+0x516>
 8002b8e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d206      	bcs.n	8002ba8 <PCD_EP_ISR_Handler+0x524>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f007 fde9 	bl	800a778 <HAL_PCD_DataOutStageCallback>
 8002ba6:	e005      	b.n	8002bb4 <PCD_EP_ISR_Handler+0x530>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f004 fa9f 	bl	80070f2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002bb4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 8123 	beq.w	8002e08 <PCD_EP_ISR_Handler+0x784>
      {
        ep = &hpcd->IN_ep[epindex];
 8002bc2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4413      	add	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	3310      	adds	r3, #16
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	881b      	ldrh	r3, [r3, #0]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bf0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	441a      	add	r2, r3
 8002c02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002c06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c14:	78db      	ldrb	r3, [r3, #3]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	f040 80a2 	bne.w	8002d60 <PCD_EP_ISR_Handler+0x6dc>
        {
          ep->xfer_len = 0U;
 8002c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c1e:	2200      	movs	r2, #0
 8002c20:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c24:	7b1b      	ldrb	r3, [r3, #12]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f000 8093 	beq.w	8002d52 <PCD_EP_ISR_Handler+0x6ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c2c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d046      	beq.n	8002cc6 <PCD_EP_ISR_Handler+0x642>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c3a:	785b      	ldrb	r3, [r3, #1]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d126      	bne.n	8002c8e <PCD_EP_ISR_Handler+0x60a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	461a      	mov	r2, r3
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	4413      	add	r3, r2
 8002c56:	627b      	str	r3, [r7, #36]	; 0x24
 8002c58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	011a      	lsls	r2, r3, #4
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	4413      	add	r3, r2
 8002c62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c66:	623b      	str	r3, [r7, #32]
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	801a      	strh	r2, [r3, #0]
 8002c78:	6a3b      	ldr	r3, [r7, #32]
 8002c7a:	881b      	ldrh	r3, [r3, #0]
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	801a      	strh	r2, [r3, #0]
 8002c8c:	e061      	b.n	8002d52 <PCD_EP_ISR_Handler+0x6ce>
 8002c8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c90:	785b      	ldrb	r3, [r3, #1]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d15d      	bne.n	8002d52 <PCD_EP_ISR_Handler+0x6ce>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002caa:	4413      	add	r3, r2
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	011a      	lsls	r2, r3, #4
 8002cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	801a      	strh	r2, [r3, #0]
 8002cc4:	e045      	b.n	8002d52 <PCD_EP_ISR_Handler+0x6ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cce:	785b      	ldrb	r3, [r3, #1]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d126      	bne.n	8002d22 <PCD_EP_ISR_Handler+0x69e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ce8:	4413      	add	r3, r2
 8002cea:	637b      	str	r3, [r7, #52]	; 0x34
 8002cec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	011a      	lsls	r2, r3, #4
 8002cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002cfa:	633b      	str	r3, [r7, #48]	; 0x30
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0a:	801a      	strh	r2, [r3, #0]
 8002d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1e:	801a      	strh	r2, [r3, #0]
 8002d20:	e017      	b.n	8002d52 <PCD_EP_ISR_Handler+0x6ce>
 8002d22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d24:	785b      	ldrb	r3, [r3, #1]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d113      	bne.n	8002d52 <PCD_EP_ISR_Handler+0x6ce>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	461a      	mov	r2, r3
 8002d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d38:	4413      	add	r3, r2
 8002d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	011a      	lsls	r2, r3, #4
 8002d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d44:	4413      	add	r3, r2
 8002d46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4e:	2200      	movs	r2, #0
 8002d50:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	4619      	mov	r1, r3
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f007 fd28 	bl	800a7ae <HAL_PCD_DataInStageCallback>
 8002d5e:	e053      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002d60:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d146      	bne.n	8002dfa <PCD_EP_ISR_Handler+0x776>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	461a      	mov	r2, r3
 8002d78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	4413      	add	r3, r2
 8002d80:	3302      	adds	r3, #2
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6812      	ldr	r2, [r2, #0]
 8002d88:	4413      	add	r3, r2
 8002d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d94:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8002d98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d9a:	699a      	ldr	r2, [r3, #24]
 8002d9c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d907      	bls.n	8002db4 <PCD_EP_ISR_Handler+0x730>
            {
              ep->xfer_len -= TxPctSize;
 8002da4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002da6:	699a      	ldr	r2, [r3, #24]
 8002da8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002dac:	1ad2      	subs	r2, r2, r3
 8002dae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002db0:	619a      	str	r2, [r3, #24]
 8002db2:	e002      	b.n	8002dba <PCD_EP_ISR_Handler+0x736>
            }
            else
            {
              ep->xfer_len = 0U;
 8002db4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002db6:	2200      	movs	r2, #0
 8002db8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <PCD_EP_ISR_Handler+0x74c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f007 fcf0 	bl	800a7ae <HAL_PCD_DataInStageCallback>
 8002dce:	e01b      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002dd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dd2:	695a      	ldr	r2, [r3, #20]
 8002dd4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002dd8:	441a      	add	r2, r3
 8002dda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ddc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002dde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002de6:	441a      	add	r2, r3
 8002de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dea:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002df2:	4618      	mov	r0, r3
 8002df4:	f004 f97d 	bl	80070f2 <USB_EPStartXfer>
 8002df8:	e006      	b.n	8002e08 <PCD_EP_ISR_Handler+0x784>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002dfa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002dfe:	461a      	mov	r2, r3
 8002e00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f91b 	bl	800303e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	b21b      	sxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f6ff ac3a 	blt.w	800268e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3758      	adds	r7, #88	; 0x58
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e32:	88fb      	ldrh	r3, [r7, #6]
 8002e34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d07e      	beq.n	8002f3a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	461a      	mov	r2, r3
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	4413      	add	r3, r2
 8002e50:	3302      	adds	r3, #2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	6812      	ldr	r2, [r2, #0]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e64:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	8b7b      	ldrh	r3, [r7, #26]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d306      	bcc.n	8002e7e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	699a      	ldr	r2, [r3, #24]
 8002e74:	8b7b      	ldrh	r3, [r7, #26]
 8002e76:	1ad2      	subs	r2, r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	619a      	str	r2, [r3, #24]
 8002e7c:	e002      	b.n	8002e84 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2200      	movs	r2, #0
 8002e82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d123      	bne.n	8002ed4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	461a      	mov	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	881b      	ldrh	r3, [r3, #0]
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea6:	833b      	strh	r3, [r7, #24]
 8002ea8:	8b3b      	ldrh	r3, [r7, #24]
 8002eaa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002eae:	833b      	strh	r3, [r7, #24]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	441a      	add	r2, r3
 8002ebe:	8b3b      	ldrh	r3, [r7, #24]
 8002ec0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ec4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ec8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ed4:	88fb      	ldrh	r3, [r7, #6]
 8002ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d01f      	beq.n	8002f1e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ef8:	82fb      	strh	r3, [r7, #22]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	441a      	add	r2, r3
 8002f08:	8afb      	ldrh	r3, [r7, #22]
 8002f0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f16:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002f1e:	8b7b      	ldrh	r3, [r7, #26]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 8087 	beq.w	8003034 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	6959      	ldr	r1, [r3, #20]
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	891a      	ldrh	r2, [r3, #8]
 8002f32:	8b7b      	ldrh	r3, [r7, #26]
 8002f34:	f005 fe03 	bl	8008b3e <USB_ReadPMA>
 8002f38:	e07c      	b.n	8003034 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3306      	adds	r3, #6
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f62:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	699a      	ldr	r2, [r3, #24]
 8002f68:	8b7b      	ldrh	r3, [r7, #26]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d306      	bcc.n	8002f7c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	699a      	ldr	r2, [r3, #24]
 8002f72:	8b7b      	ldrh	r3, [r7, #26]
 8002f74:	1ad2      	subs	r2, r2, r3
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	619a      	str	r2, [r3, #24]
 8002f7a:	e002      	b.n	8002f82 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d123      	bne.n	8002fd2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	881b      	ldrh	r3, [r3, #0]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fa4:	83fb      	strh	r3, [r7, #30]
 8002fa6:	8bfb      	ldrh	r3, [r7, #30]
 8002fa8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002fac:	83fb      	strh	r3, [r7, #30]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	441a      	add	r2, r3
 8002fbc:	8bfb      	ldrh	r3, [r7, #30]
 8002fbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002fc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002fd2:	88fb      	ldrh	r3, [r7, #6]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11f      	bne.n	800301c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ff6:	83bb      	strh	r3, [r7, #28]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	441a      	add	r2, r3
 8003006:	8bbb      	ldrh	r3, [r7, #28]
 8003008:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800300c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003010:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003014:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003018:	b29b      	uxth	r3, r3
 800301a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800301c:	8b7b      	ldrh	r3, [r7, #26]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d008      	beq.n	8003034 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	6959      	ldr	r1, [r3, #20]
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	895a      	ldrh	r2, [r3, #10]
 800302e:	8b7b      	ldrh	r3, [r7, #26]
 8003030:	f005 fd85 	bl	8008b3e <USB_ReadPMA>
    }
  }

  return count;
 8003034:	8b7b      	ldrh	r3, [r7, #26]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b0a4      	sub	sp, #144	; 0x90
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	4613      	mov	r3, r2
 800304a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800304c:	88fb      	ldrh	r3, [r7, #6]
 800304e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 81dd 	beq.w	8003412 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003060:	b29b      	uxth	r3, r3
 8003062:	461a      	mov	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4413      	add	r3, r2
 800306c:	3302      	adds	r3, #2
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	4413      	add	r3, r2
 8003076:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003080:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

    if (ep->xfer_len > TxPctSize)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	699a      	ldr	r2, [r3, #24]
 8003088:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800308c:	429a      	cmp	r2, r3
 800308e:	d907      	bls.n	80030a0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	699a      	ldr	r2, [r3, #24]
 8003094:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003098:	1ad2      	subs	r2, r2, r3
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	619a      	str	r2, [r3, #24]
 800309e:	e002      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2200      	movs	r2, #0
 80030a4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f040 80b9 	bne.w	8003222 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	785b      	ldrb	r3, [r3, #1]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d126      	bne.n	8003106 <HAL_PCD_EP_DB_Transmit+0xc8>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	461a      	mov	r2, r3
 80030ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030cc:	4413      	add	r3, r2
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	011a      	lsls	r2, r3, #4
 80030d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d8:	4413      	add	r3, r2
 80030da:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030de:	62bb      	str	r3, [r7, #40]	; 0x28
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ee:	801a      	strh	r2, [r3, #0]
 80030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030fe:	b29a      	uxth	r2, r3
 8003100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003102:	801a      	strh	r2, [r3, #0]
 8003104:	e01a      	b.n	800313c <HAL_PCD_EP_DB_Transmit+0xfe>
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	785b      	ldrb	r3, [r3, #1]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d116      	bne.n	800313c <HAL_PCD_EP_DB_Transmit+0xfe>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	637b      	str	r3, [r7, #52]	; 0x34
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800311c:	b29b      	uxth	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003122:	4413      	add	r3, r2
 8003124:	637b      	str	r3, [r7, #52]	; 0x34
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	011a      	lsls	r2, r3, #4
 800312c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312e:	4413      	add	r3, r2
 8003130:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003134:	633b      	str	r3, [r7, #48]	; 0x30
 8003136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003138:	2200      	movs	r2, #0
 800313a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	785b      	ldrb	r3, [r3, #1]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d126      	bne.n	8003198 <HAL_PCD_EP_DB_Transmit+0x15a>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	61fb      	str	r3, [r7, #28]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003158:	b29b      	uxth	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	4413      	add	r3, r2
 8003160:	61fb      	str	r3, [r7, #28]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	011a      	lsls	r2, r3, #4
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	4413      	add	r3, r2
 800316c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	b29b      	uxth	r3, r3
 8003178:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800317c:	b29a      	uxth	r2, r3
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	801a      	strh	r2, [r3, #0]
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	881b      	ldrh	r3, [r3, #0]
 8003186:	b29b      	uxth	r3, r3
 8003188:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800318c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003190:	b29a      	uxth	r2, r3
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	801a      	strh	r2, [r3, #0]
 8003196:	e017      	b.n	80031c8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	785b      	ldrb	r3, [r3, #1]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d113      	bne.n	80031c8 <HAL_PCD_EP_DB_Transmit+0x18a>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ae:	4413      	add	r3, r2
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	011a      	lsls	r2, r3, #4
 80031b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ba:	4413      	add	r3, r2
 80031bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80031c0:	623b      	str	r3, [r7, #32]
 80031c2:	6a3b      	ldr	r3, [r7, #32]
 80031c4:	2200      	movs	r2, #0
 80031c6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	4619      	mov	r1, r3
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f007 faed 	bl	800a7ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f000 82fc 	beq.w	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	461a      	mov	r2, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031fa:	82fb      	strh	r3, [r7, #22]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	441a      	add	r2, r3
 800320a:	8afb      	ldrh	r3, [r7, #22]
 800320c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003210:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003214:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800321c:	b29b      	uxth	r3, r3
 800321e:	8013      	strh	r3, [r2, #0]
 8003220:	e2da      	b.n	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d021      	beq.n	8003270 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	461a      	mov	r2, r3
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	881b      	ldrh	r3, [r3, #0]
 800323c:	b29b      	uxth	r3, r3
 800323e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003246:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	441a      	add	r2, r3
 8003258:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800325c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003260:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003264:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800326c:	b29b      	uxth	r3, r3
 800326e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003276:	2b01      	cmp	r3, #1
 8003278:	f040 82ae 	bne.w	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	695a      	ldr	r2, [r3, #20]
 8003280:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003284:	441a      	add	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003292:	441a      	add	r2, r3
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	6a1a      	ldr	r2, [r3, #32]
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d30b      	bcc.n	80032bc <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	6a1a      	ldr	r2, [r3, #32]
 80032b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032b4:	1ad2      	subs	r2, r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	621a      	str	r2, [r3, #32]
 80032ba:	e017      	b.n	80032ec <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d108      	bne.n	80032d6 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80032c4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80032c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80032d4:	e00a      	b.n	80032ec <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	6a1b      	ldr	r3, [r3, #32]
 80032e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2200      	movs	r2, #0
 80032ea:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	785b      	ldrb	r3, [r3, #1]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d165      	bne.n	80033c0 <HAL_PCD_EP_DB_Transmit+0x382>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003308:	4413      	add	r3, r2
 800330a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	011a      	lsls	r2, r3, #4
 8003312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003314:	4413      	add	r3, r2
 8003316:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800331a:	63bb      	str	r3, [r7, #56]	; 0x38
 800331c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	b29b      	uxth	r3, r3
 8003322:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003326:	b29a      	uxth	r2, r3
 8003328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800332a:	801a      	strh	r2, [r3, #0]
 800332c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10a      	bne.n	800334a <HAL_PCD_EP_DB_Transmit+0x30c>
 8003334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800333e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003342:	b29a      	uxth	r2, r3
 8003344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	e057      	b.n	80033fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 800334a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800334e:	2b3e      	cmp	r3, #62	; 0x3e
 8003350:	d818      	bhi.n	8003384 <HAL_PCD_EP_DB_Transmit+0x346>
 8003352:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003356:	085b      	lsrs	r3, r3, #1
 8003358:	64bb      	str	r3, [r7, #72]	; 0x48
 800335a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d002      	beq.n	800336c <HAL_PCD_EP_DB_Transmit+0x32e>
 8003366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003368:	3301      	adds	r3, #1
 800336a:	64bb      	str	r3, [r7, #72]	; 0x48
 800336c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	b29a      	uxth	r2, r3
 8003372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003374:	b29b      	uxth	r3, r3
 8003376:	029b      	lsls	r3, r3, #10
 8003378:	b29b      	uxth	r3, r3
 800337a:	4313      	orrs	r3, r2
 800337c:	b29a      	uxth	r2, r3
 800337e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003380:	801a      	strh	r2, [r3, #0]
 8003382:	e03a      	b.n	80033fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003384:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003388:	095b      	lsrs	r3, r3, #5
 800338a:	64bb      	str	r3, [r7, #72]	; 0x48
 800338c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	2b00      	cmp	r3, #0
 8003396:	d102      	bne.n	800339e <HAL_PCD_EP_DB_Transmit+0x360>
 8003398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800339a:	3b01      	subs	r3, #1
 800339c:	64bb      	str	r3, [r7, #72]	; 0x48
 800339e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	029b      	lsls	r3, r3, #10
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	4313      	orrs	r3, r2
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033bc:	801a      	strh	r2, [r3, #0]
 80033be:	e01c      	b.n	80033fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	785b      	ldrb	r3, [r3, #1]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d118      	bne.n	80033fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	647b      	str	r3, [r7, #68]	; 0x44
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033dc:	4413      	add	r3, r2
 80033de:	647b      	str	r3, [r7, #68]	; 0x44
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	011a      	lsls	r2, r3, #4
 80033e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033e8:	4413      	add	r3, r2
 80033ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80033ee:	643b      	str	r3, [r7, #64]	; 0x40
 80033f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033f8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	6959      	ldr	r1, [r3, #20]
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	891a      	ldrh	r2, [r3, #8]
 8003406:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800340a:	b29b      	uxth	r3, r3
 800340c:	f005 fb51 	bl	8008ab2 <USB_WritePMA>
 8003410:	e1e2      	b.n	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	3306      	adds	r3, #6
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	4413      	add	r3, r2
 8003430:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800343a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

    if (ep->xfer_len >= TxPctSize)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003446:	429a      	cmp	r2, r3
 8003448:	d307      	bcc.n	800345a <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003452:	1ad2      	subs	r2, r2, r3
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	619a      	str	r2, [r3, #24]
 8003458:	e002      	b.n	8003460 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	2200      	movs	r2, #0
 800345e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 80c0 	bne.w	80035ea <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	785b      	ldrb	r3, [r3, #1]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d126      	bne.n	80034c0 <HAL_PCD_EP_DB_Transmit+0x482>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003480:	b29b      	uxth	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003486:	4413      	add	r3, r2
 8003488:	67fb      	str	r3, [r7, #124]	; 0x7c
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	011a      	lsls	r2, r3, #4
 8003490:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003492:	4413      	add	r3, r2
 8003494:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003498:	67bb      	str	r3, [r7, #120]	; 0x78
 800349a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034a8:	801a      	strh	r2, [r3, #0]
 80034aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034bc:	801a      	strh	r2, [r3, #0]
 80034be:	e01a      	b.n	80034f6 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	785b      	ldrb	r3, [r3, #1]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d116      	bne.n	80034f6 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	667b      	str	r3, [r7, #100]	; 0x64
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034dc:	4413      	add	r3, r2
 80034de:	667b      	str	r3, [r7, #100]	; 0x64
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	011a      	lsls	r2, r3, #4
 80034e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034e8:	4413      	add	r3, r2
 80034ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80034ee:	663b      	str	r3, [r7, #96]	; 0x60
 80034f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034f2:	2200      	movs	r2, #0
 80034f4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	677b      	str	r3, [r7, #116]	; 0x74
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	785b      	ldrb	r3, [r3, #1]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d12b      	bne.n	800355c <HAL_PCD_EP_DB_Transmit+0x51e>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	66fb      	str	r3, [r7, #108]	; 0x6c
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003512:	b29b      	uxth	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003518:	4413      	add	r3, r2
 800351a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	011a      	lsls	r2, r3, #4
 8003522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003524:	4413      	add	r3, r2
 8003526:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800352a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800352e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	b29b      	uxth	r3, r3
 8003536:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800353a:	b29a      	uxth	r2, r3
 800353c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003540:	801a      	strh	r2, [r3, #0]
 8003542:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	b29b      	uxth	r3, r3
 800354a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800354e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003552:	b29a      	uxth	r2, r3
 8003554:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003558:	801a      	strh	r2, [r3, #0]
 800355a:	e017      	b.n	800358c <HAL_PCD_EP_DB_Transmit+0x54e>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	785b      	ldrb	r3, [r3, #1]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d113      	bne.n	800358c <HAL_PCD_EP_DB_Transmit+0x54e>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800356c:	b29b      	uxth	r3, r3
 800356e:	461a      	mov	r2, r3
 8003570:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003572:	4413      	add	r3, r2
 8003574:	677b      	str	r3, [r7, #116]	; 0x74
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	011a      	lsls	r2, r3, #4
 800357c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800357e:	4413      	add	r3, r2
 8003580:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003584:	673b      	str	r3, [r7, #112]	; 0x70
 8003586:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003588:	2200      	movs	r2, #0
 800358a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	4619      	mov	r1, r3
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f007 f90b 	bl	800a7ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f040 811a 	bne.w	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035be:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	441a      	add	r2, r3
 80035d0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80035d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	8013      	strh	r3, [r2, #0]
 80035e8:	e0f6      	b.n	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80035ea:	88fb      	ldrh	r3, [r7, #6]
 80035ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d121      	bne.n	8003638 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	461a      	mov	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	b29b      	uxth	r3, r3
 8003606:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800360a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800360e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	441a      	add	r2, r3
 8003620:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003624:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003628:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800362c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003634:	b29b      	uxth	r3, r3
 8003636:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800363e:	2b01      	cmp	r3, #1
 8003640:	f040 80ca 	bne.w	80037d8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800364c:	441a      	add	r2, r3
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	69da      	ldr	r2, [r3, #28]
 8003656:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800365a:	441a      	add	r2, r3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	6a1a      	ldr	r2, [r3, #32]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	429a      	cmp	r2, r3
 800366a:	d30b      	bcc.n	8003684 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	6a1a      	ldr	r2, [r3, #32]
 8003678:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800367c:	1ad2      	subs	r2, r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	621a      	str	r2, [r3, #32]
 8003682:	e017      	b.n	80036b4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d108      	bne.n	800369e <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 800368c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003690:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800369c:	e00a      	b.n	80036b4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2200      	movs	r2, #0
 80036aa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	657b      	str	r3, [r7, #84]	; 0x54
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	785b      	ldrb	r3, [r3, #1]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d165      	bne.n	800378e <HAL_PCD_EP_DB_Transmit+0x750>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036d6:	4413      	add	r3, r2
 80036d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	011a      	lsls	r2, r3, #4
 80036e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036e2:	4413      	add	r3, r2
 80036e4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80036e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80036ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ec:	881b      	ldrh	r3, [r3, #0]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036f8:	801a      	strh	r2, [r3, #0]
 80036fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10a      	bne.n	8003718 <HAL_PCD_EP_DB_Transmit+0x6da>
 8003702:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800370c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003710:	b29a      	uxth	r2, r3
 8003712:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003714:	801a      	strh	r2, [r3, #0]
 8003716:	e054      	b.n	80037c2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003718:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800371c:	2b3e      	cmp	r3, #62	; 0x3e
 800371e:	d818      	bhi.n	8003752 <HAL_PCD_EP_DB_Transmit+0x714>
 8003720:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003724:	085b      	lsrs	r3, r3, #1
 8003726:	66bb      	str	r3, [r7, #104]	; 0x68
 8003728:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <HAL_PCD_EP_DB_Transmit+0x6fc>
 8003734:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003736:	3301      	adds	r3, #1
 8003738:	66bb      	str	r3, [r7, #104]	; 0x68
 800373a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	b29a      	uxth	r2, r3
 8003740:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003742:	b29b      	uxth	r3, r3
 8003744:	029b      	lsls	r3, r3, #10
 8003746:	b29b      	uxth	r3, r3
 8003748:	4313      	orrs	r3, r2
 800374a:	b29a      	uxth	r2, r3
 800374c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800374e:	801a      	strh	r2, [r3, #0]
 8003750:	e037      	b.n	80037c2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003752:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	66bb      	str	r3, [r7, #104]	; 0x68
 800375a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800375e:	f003 031f 	and.w	r3, r3, #31
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <HAL_PCD_EP_DB_Transmit+0x72e>
 8003766:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003768:	3b01      	subs	r3, #1
 800376a:	66bb      	str	r3, [r7, #104]	; 0x68
 800376c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	b29a      	uxth	r2, r3
 8003772:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003774:	b29b      	uxth	r3, r3
 8003776:	029b      	lsls	r3, r3, #10
 8003778:	b29b      	uxth	r3, r3
 800377a:	4313      	orrs	r3, r2
 800377c:	b29b      	uxth	r3, r3
 800377e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003786:	b29a      	uxth	r2, r3
 8003788:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800378a:	801a      	strh	r2, [r3, #0]
 800378c:	e019      	b.n	80037c2 <HAL_PCD_EP_DB_Transmit+0x784>
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	785b      	ldrb	r3, [r3, #1]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d115      	bne.n	80037c2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800379e:	b29b      	uxth	r3, r3
 80037a0:	461a      	mov	r2, r3
 80037a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037a4:	4413      	add	r3, r2
 80037a6:	657b      	str	r3, [r7, #84]	; 0x54
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	011a      	lsls	r2, r3, #4
 80037ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037b0:	4413      	add	r3, r2
 80037b2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80037b6:	653b      	str	r3, [r7, #80]	; 0x50
 80037b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037bc:	b29a      	uxth	r2, r3
 80037be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037c0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	6959      	ldr	r1, [r3, #20]
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	895a      	ldrh	r2, [r3, #10]
 80037ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	f005 f96d 	bl	8008ab2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	461a      	mov	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037f2:	82bb      	strh	r3, [r7, #20]
 80037f4:	8abb      	ldrh	r3, [r7, #20]
 80037f6:	f083 0310 	eor.w	r3, r3, #16
 80037fa:	82bb      	strh	r3, [r7, #20]
 80037fc:	8abb      	ldrh	r3, [r7, #20]
 80037fe:	f083 0320 	eor.w	r3, r3, #32
 8003802:	82bb      	strh	r3, [r7, #20]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	441a      	add	r2, r3
 8003812:	8abb      	ldrh	r3, [r7, #20]
 8003814:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003818:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800381c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003824:	b29b      	uxth	r3, r3
 8003826:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3790      	adds	r7, #144	; 0x90
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003832:	b480      	push	{r7}
 8003834:	b087      	sub	sp, #28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	607b      	str	r3, [r7, #4]
 800383c:	460b      	mov	r3, r1
 800383e:	817b      	strh	r3, [r7, #10]
 8003840:	4613      	mov	r3, r2
 8003842:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003844:	897b      	ldrh	r3, [r7, #10]
 8003846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800384a:	b29b      	uxth	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00b      	beq.n	8003868 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003850:	897b      	ldrh	r3, [r7, #10]
 8003852:	f003 0207 	and.w	r2, r3, #7
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	3310      	adds	r3, #16
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4413      	add	r3, r2
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e009      	b.n	800387c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003868:	897a      	ldrh	r2, [r7, #10]
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4413      	add	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800387c:	893b      	ldrh	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d107      	bne.n	8003892 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2200      	movs	r2, #0
 8003886:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	b29a      	uxth	r2, r3
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	80da      	strh	r2, [r3, #6]
 8003890:	e00b      	b.n	80038aa <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2201      	movs	r2, #1
 8003896:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	b29a      	uxth	r2, r3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	0c1b      	lsrs	r3, r3, #16
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	371c      	adds	r7, #28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80038be:	af00      	add	r7, sp, #0
 80038c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d102      	bne.n	80038de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	f001 b823 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 817d 	beq.w	8003bee <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038f4:	4bbc      	ldr	r3, [pc, #752]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f003 030c 	and.w	r3, r3, #12
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d00c      	beq.n	800391a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003900:	4bb9      	ldr	r3, [pc, #740]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f003 030c 	and.w	r3, r3, #12
 8003908:	2b08      	cmp	r3, #8
 800390a:	d15c      	bne.n	80039c6 <HAL_RCC_OscConfig+0x10e>
 800390c:	4bb6      	ldr	r3, [pc, #728]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003918:	d155      	bne.n	80039c6 <HAL_RCC_OscConfig+0x10e>
 800391a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800391e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003922:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003926:	fa93 f3a3 	rbit	r3, r3
 800392a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800392e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	095b      	lsrs	r3, r3, #5
 800393a:	b2db      	uxtb	r3, r3
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b01      	cmp	r3, #1
 8003944:	d102      	bne.n	800394c <HAL_RCC_OscConfig+0x94>
 8003946:	4ba8      	ldr	r3, [pc, #672]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	e015      	b.n	8003978 <HAL_RCC_OscConfig+0xc0>
 800394c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003950:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003954:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003958:	fa93 f3a3 	rbit	r3, r3
 800395c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003964:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003968:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800396c:	fa93 f3a3 	rbit	r3, r3
 8003970:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003974:	4b9c      	ldr	r3, [pc, #624]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800397c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003980:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003984:	fa92 f2a2 	rbit	r2, r2
 8003988:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800398c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003990:	fab2 f282 	clz	r2, r2
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	f042 0220 	orr.w	r2, r2, #32
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	f002 021f 	and.w	r2, r2, #31
 80039a0:	2101      	movs	r1, #1
 80039a2:	fa01 f202 	lsl.w	r2, r1, r2
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 811f 	beq.w	8003bec <HAL_RCC_OscConfig+0x334>
 80039ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f040 8116 	bne.w	8003bec <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	f000 bfaf 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d6:	d106      	bne.n	80039e6 <HAL_RCC_OscConfig+0x12e>
 80039d8:	4b83      	ldr	r3, [pc, #524]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a82      	ldr	r2, [pc, #520]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 80039de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	e036      	b.n	8003a54 <HAL_RCC_OscConfig+0x19c>
 80039e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10c      	bne.n	8003a10 <HAL_RCC_OscConfig+0x158>
 80039f6:	4b7c      	ldr	r3, [pc, #496]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a7b      	ldr	r2, [pc, #492]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 80039fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	4b79      	ldr	r3, [pc, #484]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a78      	ldr	r2, [pc, #480]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e021      	b.n	8003a54 <HAL_RCC_OscConfig+0x19c>
 8003a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x184>
 8003a22:	4b71      	ldr	r3, [pc, #452]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a70      	ldr	r2, [pc, #448]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	4b6e      	ldr	r3, [pc, #440]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a6d      	ldr	r2, [pc, #436]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0x19c>
 8003a3c:	4b6a      	ldr	r3, [pc, #424]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a69      	ldr	r2, [pc, #420]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	4b67      	ldr	r3, [pc, #412]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a66      	ldr	r2, [pc, #408]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a52:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a54:	4b64      	ldr	r3, [pc, #400]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a58:	f023 020f 	bic.w	r2, r3, #15
 8003a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a60:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	495f      	ldr	r1, [pc, #380]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d059      	beq.n	8003b32 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7e:	f7fd ff65 	bl	800194c <HAL_GetTick>
 8003a82:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a86:	e00a      	b.n	8003a9e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fd ff60 	bl	800194c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b64      	cmp	r3, #100	; 0x64
 8003a96:	d902      	bls.n	8003a9e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	f000 bf43 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 8003a9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003aa2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003aaa:	fa93 f3a3 	rbit	r3, r3
 8003aae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003ab2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab6:	fab3 f383 	clz	r3, r3
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	095b      	lsrs	r3, r3, #5
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f043 0301 	orr.w	r3, r3, #1
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x218>
 8003aca:	4b47      	ldr	r3, [pc, #284]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	e015      	b.n	8003afc <HAL_RCC_OscConfig+0x244>
 8003ad0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ad4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003adc:	fa93 f3a3 	rbit	r3, r3
 8003ae0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003ae4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ae8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003aec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003af0:	fa93 f3a3 	rbit	r3, r3
 8003af4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003af8:	4b3b      	ldr	r3, [pc, #236]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b00:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003b04:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003b08:	fa92 f2a2 	rbit	r2, r2
 8003b0c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003b10:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003b14:	fab2 f282 	clz	r2, r2
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	f042 0220 	orr.w	r2, r2, #32
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	f002 021f 	and.w	r2, r2, #31
 8003b24:	2101      	movs	r1, #1
 8003b26:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0ab      	beq.n	8003a88 <HAL_RCC_OscConfig+0x1d0>
 8003b30:	e05d      	b.n	8003bee <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b32:	f7fd ff0b 	bl	800194c <HAL_GetTick>
 8003b36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	e00a      	b.n	8003b52 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fd ff06 	bl	800194c <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b64      	cmp	r3, #100	; 0x64
 8003b4a:	d902      	bls.n	8003b52 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	f000 bee9 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 8003b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b56:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003b5e:	fa93 f3a3 	rbit	r3, r3
 8003b62:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003b66:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b6a:	fab3 f383 	clz	r3, r3
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f043 0301 	orr.w	r3, r3, #1
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d102      	bne.n	8003b84 <HAL_RCC_OscConfig+0x2cc>
 8003b7e:	4b1a      	ldr	r3, [pc, #104]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	e015      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2f8>
 8003b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b88:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003b90:	fa93 f3a3 	rbit	r3, r3
 8003b94:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b9c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003ba0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003ba4:	fa93 f3a3 	rbit	r3, r3
 8003ba8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003bac:	4b0e      	ldr	r3, [pc, #56]	; (8003be8 <HAL_RCC_OscConfig+0x330>)
 8003bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bb4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003bb8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003bbc:	fa92 f2a2 	rbit	r2, r2
 8003bc0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003bc4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003bc8:	fab2 f282 	clz	r2, r2
 8003bcc:	b2d2      	uxtb	r2, r2
 8003bce:	f042 0220 	orr.w	r2, r2, #32
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	f002 021f 	and.w	r2, r2, #31
 8003bd8:	2101      	movs	r1, #1
 8003bda:	fa01 f202 	lsl.w	r2, r1, r2
 8003bde:	4013      	ands	r3, r2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1ab      	bne.n	8003b3c <HAL_RCC_OscConfig+0x284>
 8003be4:	e003      	b.n	8003bee <HAL_RCC_OscConfig+0x336>
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 817d 	beq.w	8003efe <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003c04:	4ba6      	ldr	r3, [pc, #664]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 030c 	and.w	r3, r3, #12
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00b      	beq.n	8003c28 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003c10:	4ba3      	ldr	r3, [pc, #652]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 030c 	and.w	r3, r3, #12
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d172      	bne.n	8003d02 <HAL_RCC_OscConfig+0x44a>
 8003c1c:	4ba0      	ldr	r3, [pc, #640]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d16c      	bne.n	8003d02 <HAL_RCC_OscConfig+0x44a>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003c32:	fa93 f3a3 	rbit	r3, r3
 8003c36:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003c3a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3e:	fab3 f383 	clz	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	095b      	lsrs	r3, r3, #5
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d102      	bne.n	8003c58 <HAL_RCC_OscConfig+0x3a0>
 8003c52:	4b93      	ldr	r3, [pc, #588]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e013      	b.n	8003c80 <HAL_RCC_OscConfig+0x3c8>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003c62:	fa93 f3a3 	rbit	r3, r3
 8003c66:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003c70:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003c74:	fa93 f3a3 	rbit	r3, r3
 8003c78:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003c7c:	4b88      	ldr	r3, [pc, #544]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	2202      	movs	r2, #2
 8003c82:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003c86:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003c8a:	fa92 f2a2 	rbit	r2, r2
 8003c8e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003c92:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003c96:	fab2 f282 	clz	r2, r2
 8003c9a:	b2d2      	uxtb	r2, r2
 8003c9c:	f042 0220 	orr.w	r2, r2, #32
 8003ca0:	b2d2      	uxtb	r2, r2
 8003ca2:	f002 021f 	and.w	r2, r2, #31
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00a      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x410>
 8003cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d002      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f000 be2e 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc8:	4b75      	ldr	r3, [pc, #468]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	695b      	ldr	r3, [r3, #20]
 8003cdc:	21f8      	movs	r1, #248	; 0xf8
 8003cde:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003ce6:	fa91 f1a1 	rbit	r1, r1
 8003cea:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003cee:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003cf2:	fab1 f181 	clz	r1, r1
 8003cf6:	b2c9      	uxtb	r1, r1
 8003cf8:	408b      	lsls	r3, r1
 8003cfa:	4969      	ldr	r1, [pc, #420]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d00:	e0fd      	b.n	8003efe <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 8088 	beq.w	8003e24 <HAL_RCC_OscConfig+0x56c>
 8003d14:	2301      	movs	r3, #1
 8003d16:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003d1e:	fa93 f3a3 	rbit	r3, r3
 8003d22:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003d26:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2a:	fab3 f383 	clz	r3, r3
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d34:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d40:	f7fd fe04 	bl	800194c <HAL_GetTick>
 8003d44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d48:	e00a      	b.n	8003d60 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d4a:	f7fd fdff 	bl	800194c <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d902      	bls.n	8003d60 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	f000 bde2 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 8003d60:	2302      	movs	r3, #2
 8003d62:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d66:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003d6a:	fa93 f3a3 	rbit	r3, r3
 8003d6e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003d72:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d76:	fab3 f383 	clz	r3, r3
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	095b      	lsrs	r3, r3, #5
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d102      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4d8>
 8003d8a:	4b45      	ldr	r3, [pc, #276]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	e013      	b.n	8003db8 <HAL_RCC_OscConfig+0x500>
 8003d90:	2302      	movs	r3, #2
 8003d92:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d96:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003d9a:	fa93 f3a3 	rbit	r3, r3
 8003d9e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003da2:	2302      	movs	r3, #2
 8003da4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003da8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003db4:	4b3a      	ldr	r3, [pc, #232]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	2202      	movs	r2, #2
 8003dba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003dbe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003dc2:	fa92 f2a2 	rbit	r2, r2
 8003dc6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003dca:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003dce:	fab2 f282 	clz	r2, r2
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	f042 0220 	orr.w	r2, r2, #32
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	f002 021f 	and.w	r2, r2, #31
 8003dde:	2101      	movs	r1, #1
 8003de0:	fa01 f202 	lsl.w	r2, r1, r2
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0af      	beq.n	8003d4a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dea:	4b2d      	ldr	r3, [pc, #180]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003df6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	21f8      	movs	r1, #248	; 0xf8
 8003e00:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e04:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003e08:	fa91 f1a1 	rbit	r1, r1
 8003e0c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003e10:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003e14:	fab1 f181 	clz	r1, r1
 8003e18:	b2c9      	uxtb	r1, r1
 8003e1a:	408b      	lsls	r3, r1
 8003e1c:	4920      	ldr	r1, [pc, #128]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	600b      	str	r3, [r1, #0]
 8003e22:	e06c      	b.n	8003efe <HAL_RCC_OscConfig+0x646>
 8003e24:	2301      	movs	r3, #1
 8003e26:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003e2e:	fa93 f3a3 	rbit	r3, r3
 8003e32:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003e36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e3a:	fab3 f383 	clz	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e44:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e50:	f7fd fd7c 	bl	800194c <HAL_GetTick>
 8003e54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e5a:	f7fd fd77 	bl	800194c <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d902      	bls.n	8003e70 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	f000 bd5a 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 8003e70:	2302      	movs	r3, #2
 8003e72:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e76:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003e7a:	fa93 f3a3 	rbit	r3, r3
 8003e7e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003e82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e86:	fab3 f383 	clz	r3, r3
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	095b      	lsrs	r3, r3, #5
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d104      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5ec>
 8003e9a:	4b01      	ldr	r3, [pc, #4]	; (8003ea0 <HAL_RCC_OscConfig+0x5e8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	e015      	b.n	8003ecc <HAL_RCC_OscConfig+0x614>
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003eae:	fa93 f3a3 	rbit	r3, r3
 8003eb2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003ebc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003ec8:	4bc8      	ldr	r3, [pc, #800]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	2202      	movs	r2, #2
 8003ece:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003ed2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003ed6:	fa92 f2a2 	rbit	r2, r2
 8003eda:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003ede:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003ee2:	fab2 f282 	clz	r2, r2
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	f042 0220 	orr.w	r2, r2, #32
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	f002 021f 	and.w	r2, r2, #31
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1ad      	bne.n	8003e5a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003efe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8110 	beq.w	8004134 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d079      	beq.n	8004018 <HAL_RCC_OscConfig+0x760>
 8003f24:	2301      	movs	r3, #1
 8003f26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003f36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f3a:	fab3 f383 	clz	r3, r3
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	461a      	mov	r2, r3
 8003f42:	4bab      	ldr	r3, [pc, #684]	; (80041f0 <HAL_RCC_OscConfig+0x938>)
 8003f44:	4413      	add	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	461a      	mov	r2, r3
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4e:	f7fd fcfd 	bl	800194c <HAL_GetTick>
 8003f52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f56:	e00a      	b.n	8003f6e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f58:	f7fd fcf8 	bl	800194c <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d902      	bls.n	8003f6e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	f000 bcdb 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f74:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003f78:	fa93 f3a3 	rbit	r3, r3
 8003f7c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003f88:	2202      	movs	r2, #2
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f90:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	fa93 f2a3 	rbit	r2, r3
 8003f9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fa8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003fac:	2202      	movs	r2, #2
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	fa93 f2a3 	rbit	r2, r3
 8003fbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fc2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003fc6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fc8:	4b88      	ldr	r3, [pc, #544]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 8003fca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fd0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	6019      	str	r1, [r3, #0]
 8003fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	fa93 f1a3 	rbit	r1, r3
 8003fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003fee:	6019      	str	r1, [r3, #0]
  return result;
 8003ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ff4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	fab3 f383 	clz	r3, r3
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004004:	b2db      	uxtb	r3, r3
 8004006:	f003 031f 	and.w	r3, r3, #31
 800400a:	2101      	movs	r1, #1
 800400c:	fa01 f303 	lsl.w	r3, r1, r3
 8004010:	4013      	ands	r3, r2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0a0      	beq.n	8003f58 <HAL_RCC_OscConfig+0x6a0>
 8004016:	e08d      	b.n	8004134 <HAL_RCC_OscConfig+0x87c>
 8004018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800401c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004020:	2201      	movs	r2, #1
 8004022:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004024:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004028:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	fa93 f2a3 	rbit	r2, r3
 8004032:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004036:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800403a:	601a      	str	r2, [r3, #0]
  return result;
 800403c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004040:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004044:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004046:	fab3 f383 	clz	r3, r3
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	4b68      	ldr	r3, [pc, #416]	; (80041f0 <HAL_RCC_OscConfig+0x938>)
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	461a      	mov	r2, r3
 8004056:	2300      	movs	r3, #0
 8004058:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405a:	f7fd fc77 	bl	800194c <HAL_GetTick>
 800405e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004062:	e00a      	b.n	800407a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004064:	f7fd fc72 	bl	800194c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d902      	bls.n	800407a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	f000 bc55 	b.w	8004924 <HAL_RCC_OscConfig+0x106c>
 800407a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800407e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004082:	2202      	movs	r2, #2
 8004084:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800408a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	fa93 f2a3 	rbit	r2, r3
 8004094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004098:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040a2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80040a6:	2202      	movs	r2, #2
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	fa93 f2a3 	rbit	r2, r3
 80040b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80040ca:	2202      	movs	r2, #2
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	fa93 f2a3 	rbit	r2, r3
 80040dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040e0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80040e4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040e6:	4b41      	ldr	r3, [pc, #260]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 80040e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ee:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80040f2:	2102      	movs	r1, #2
 80040f4:	6019      	str	r1, [r3, #0]
 80040f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	fa93 f1a3 	rbit	r1, r3
 8004104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004108:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800410c:	6019      	str	r1, [r3, #0]
  return result;
 800410e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004112:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	fab3 f383 	clz	r3, r3
 800411c:	b2db      	uxtb	r3, r3
 800411e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004122:	b2db      	uxtb	r3, r3
 8004124:	f003 031f 	and.w	r3, r3, #31
 8004128:	2101      	movs	r1, #1
 800412a:	fa01 f303 	lsl.w	r3, r1, r3
 800412e:	4013      	ands	r3, r2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d197      	bne.n	8004064 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004138:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 81a1 	beq.w	800448c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414a:	2300      	movs	r3, #0
 800414c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004150:	4b26      	ldr	r3, [pc, #152]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d116      	bne.n	800418a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800415c:	4b23      	ldr	r3, [pc, #140]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	4a22      	ldr	r2, [pc, #136]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 8004162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004166:	61d3      	str	r3, [r2, #28]
 8004168:	4b20      	ldr	r3, [pc, #128]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004174:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800417e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004182:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004184:	2301      	movs	r3, #1
 8004186:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418a:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <HAL_RCC_OscConfig+0x93c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d11a      	bne.n	80041cc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004196:	4b17      	ldr	r3, [pc, #92]	; (80041f4 <HAL_RCC_OscConfig+0x93c>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a16      	ldr	r2, [pc, #88]	; (80041f4 <HAL_RCC_OscConfig+0x93c>)
 800419c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041a0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a2:	f7fd fbd3 	bl	800194c <HAL_GetTick>
 80041a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041aa:	e009      	b.n	80041c0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ac:	f7fd fbce 	bl	800194c <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b64      	cmp	r3, #100	; 0x64
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e3b1      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c0:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <HAL_RCC_OscConfig+0x93c>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0ef      	beq.n	80041ac <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d10d      	bne.n	80041f8 <HAL_RCC_OscConfig+0x940>
 80041dc:	4b03      	ldr	r3, [pc, #12]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	4a02      	ldr	r2, [pc, #8]	; (80041ec <HAL_RCC_OscConfig+0x934>)
 80041e2:	f043 0301 	orr.w	r3, r3, #1
 80041e6:	6213      	str	r3, [r2, #32]
 80041e8:	e03c      	b.n	8004264 <HAL_RCC_OscConfig+0x9ac>
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000
 80041f0:	10908120 	.word	0x10908120
 80041f4:	40007000 	.word	0x40007000
 80041f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10c      	bne.n	8004222 <HAL_RCC_OscConfig+0x96a>
 8004208:	4bc1      	ldr	r3, [pc, #772]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	4ac0      	ldr	r2, [pc, #768]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800420e:	f023 0301 	bic.w	r3, r3, #1
 8004212:	6213      	str	r3, [r2, #32]
 8004214:	4bbe      	ldr	r3, [pc, #760]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	4abd      	ldr	r2, [pc, #756]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800421a:	f023 0304 	bic.w	r3, r3, #4
 800421e:	6213      	str	r3, [r2, #32]
 8004220:	e020      	b.n	8004264 <HAL_RCC_OscConfig+0x9ac>
 8004222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004226:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	2b05      	cmp	r3, #5
 8004230:	d10c      	bne.n	800424c <HAL_RCC_OscConfig+0x994>
 8004232:	4bb7      	ldr	r3, [pc, #732]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	4ab6      	ldr	r2, [pc, #728]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004238:	f043 0304 	orr.w	r3, r3, #4
 800423c:	6213      	str	r3, [r2, #32]
 800423e:	4bb4      	ldr	r3, [pc, #720]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	4ab3      	ldr	r2, [pc, #716]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004244:	f043 0301 	orr.w	r3, r3, #1
 8004248:	6213      	str	r3, [r2, #32]
 800424a:	e00b      	b.n	8004264 <HAL_RCC_OscConfig+0x9ac>
 800424c:	4bb0      	ldr	r3, [pc, #704]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4aaf      	ldr	r2, [pc, #700]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004252:	f023 0301 	bic.w	r3, r3, #1
 8004256:	6213      	str	r3, [r2, #32]
 8004258:	4bad      	ldr	r3, [pc, #692]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4aac      	ldr	r2, [pc, #688]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800425e:	f023 0304 	bic.w	r3, r3, #4
 8004262:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004268:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8081 	beq.w	8004378 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004276:	f7fd fb69 	bl	800194c <HAL_GetTick>
 800427a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427e:	e00b      	b.n	8004298 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004280:	f7fd fb64 	bl	800194c <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004290:	4293      	cmp	r3, r2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e345      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
 8004298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800429c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80042a0:	2202      	movs	r2, #2
 80042a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042a8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	fa93 f2a3 	rbit	r2, r3
 80042b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042b6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042c0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80042c4:	2202      	movs	r2, #2
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042cc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	fa93 f2a3 	rbit	r2, r3
 80042d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042da:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80042de:	601a      	str	r2, [r3, #0]
  return result;
 80042e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042e4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80042e8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ea:	fab3 f383 	clz	r3, r3
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	f043 0302 	orr.w	r3, r3, #2
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d102      	bne.n	8004304 <HAL_RCC_OscConfig+0xa4c>
 80042fe:	4b84      	ldr	r3, [pc, #528]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	e013      	b.n	800432c <HAL_RCC_OscConfig+0xa74>
 8004304:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004308:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800430c:	2202      	movs	r2, #2
 800430e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004314:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	fa93 f2a3 	rbit	r2, r3
 800431e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004322:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	4b79      	ldr	r3, [pc, #484]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004330:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004334:	2102      	movs	r1, #2
 8004336:	6011      	str	r1, [r2, #0]
 8004338:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800433c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004340:	6812      	ldr	r2, [r2, #0]
 8004342:	fa92 f1a2 	rbit	r1, r2
 8004346:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800434a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800434e:	6011      	str	r1, [r2, #0]
  return result;
 8004350:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004354:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004358:	6812      	ldr	r2, [r2, #0]
 800435a:	fab2 f282 	clz	r2, r2
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	f002 021f 	and.w	r2, r2, #31
 800436a:	2101      	movs	r1, #1
 800436c:	fa01 f202 	lsl.w	r2, r1, r2
 8004370:	4013      	ands	r3, r2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d084      	beq.n	8004280 <HAL_RCC_OscConfig+0x9c8>
 8004376:	e07f      	b.n	8004478 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004378:	f7fd fae8 	bl	800194c <HAL_GetTick>
 800437c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004380:	e00b      	b.n	800439a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004382:	f7fd fae3 	bl	800194c <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e2c4      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
 800439a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800439e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80043a2:	2202      	movs	r2, #2
 80043a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043aa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	fa93 f2a3 	rbit	r2, r3
 80043b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043b8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043c2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80043c6:	2202      	movs	r2, #2
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043ce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	fa93 f2a3 	rbit	r2, r3
 80043d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043dc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80043e0:	601a      	str	r2, [r3, #0]
  return result;
 80043e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80043ea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ec:	fab3 f383 	clz	r3, r3
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f043 0302 	orr.w	r3, r3, #2
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d102      	bne.n	8004406 <HAL_RCC_OscConfig+0xb4e>
 8004400:	4b43      	ldr	r3, [pc, #268]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	e013      	b.n	800442e <HAL_RCC_OscConfig+0xb76>
 8004406:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800440a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800440e:	2202      	movs	r2, #2
 8004410:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004416:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	fa93 f2a3 	rbit	r2, r3
 8004420:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004424:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	4b39      	ldr	r3, [pc, #228]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004432:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004436:	2102      	movs	r1, #2
 8004438:	6011      	str	r1, [r2, #0]
 800443a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800443e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	fa92 f1a2 	rbit	r1, r2
 8004448:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800444c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004450:	6011      	str	r1, [r2, #0]
  return result;
 8004452:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004456:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	fab2 f282 	clz	r2, r2
 8004460:	b2d2      	uxtb	r2, r2
 8004462:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004466:	b2d2      	uxtb	r2, r2
 8004468:	f002 021f 	and.w	r2, r2, #31
 800446c:	2101      	movs	r1, #1
 800446e:	fa01 f202 	lsl.w	r2, r1, r2
 8004472:	4013      	ands	r3, r2
 8004474:	2b00      	cmp	r3, #0
 8004476:	d184      	bne.n	8004382 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004478:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800447c:	2b01      	cmp	r3, #1
 800447e:	d105      	bne.n	800448c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004480:	4b23      	ldr	r3, [pc, #140]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	4a22      	ldr	r2, [pc, #136]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 8004486:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800448a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800448c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004490:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 8242 	beq.w	8004922 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800449e:	4b1c      	ldr	r3, [pc, #112]	; (8004510 <HAL_RCC_OscConfig+0xc58>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f003 030c 	and.w	r3, r3, #12
 80044a6:	2b08      	cmp	r3, #8
 80044a8:	f000 8213 	beq.w	80048d2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	f040 8162 	bne.w	8004782 <HAL_RCC_OscConfig+0xeca>
 80044be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044c2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80044c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044d0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	fa93 f2a3 	rbit	r2, r3
 80044da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044de:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80044e2:	601a      	str	r2, [r3, #0]
  return result;
 80044e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044e8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80044ec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ee:	fab3 f383 	clz	r3, r3
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80044f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	461a      	mov	r2, r3
 8004500:	2300      	movs	r3, #0
 8004502:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fd fa22 	bl	800194c <HAL_GetTick>
 8004508:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800450c:	e00c      	b.n	8004528 <HAL_RCC_OscConfig+0xc70>
 800450e:	bf00      	nop
 8004510:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004514:	f7fd fa1a 	bl	800194c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e1fd      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
 8004528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800452c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004530:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004534:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800453a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	fa93 f2a3 	rbit	r2, r3
 8004544:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004548:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800454c:	601a      	str	r2, [r3, #0]
  return result;
 800454e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004552:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004556:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004558:	fab3 f383 	clz	r3, r3
 800455c:	b2db      	uxtb	r3, r3
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f043 0301 	orr.w	r3, r3, #1
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b01      	cmp	r3, #1
 800456a:	d102      	bne.n	8004572 <HAL_RCC_OscConfig+0xcba>
 800456c:	4bb0      	ldr	r3, [pc, #704]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	e027      	b.n	80045c2 <HAL_RCC_OscConfig+0xd0a>
 8004572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004576:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800457a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800457e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004584:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	fa93 f2a3 	rbit	r2, r3
 800458e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004592:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800459c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80045a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045aa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	fa93 f2a3 	rbit	r2, r3
 80045b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80045bc:	601a      	str	r2, [r3, #0]
 80045be:	4b9c      	ldr	r3, [pc, #624]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045c6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80045ca:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045ce:	6011      	str	r1, [r2, #0]
 80045d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045d4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80045d8:	6812      	ldr	r2, [r2, #0]
 80045da:	fa92 f1a2 	rbit	r1, r2
 80045de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045e2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80045e6:	6011      	str	r1, [r2, #0]
  return result;
 80045e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045ec:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	fab2 f282 	clz	r2, r2
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	f042 0220 	orr.w	r2, r2, #32
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	f002 021f 	and.w	r2, r2, #31
 8004602:	2101      	movs	r1, #1
 8004604:	fa01 f202 	lsl.w	r2, r1, r2
 8004608:	4013      	ands	r3, r2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d182      	bne.n	8004514 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800460e:	4b88      	ldr	r3, [pc, #544]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800461a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004626:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	430b      	orrs	r3, r1
 8004630:	497f      	ldr	r1, [pc, #508]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 8004632:	4313      	orrs	r3, r2
 8004634:	604b      	str	r3, [r1, #4]
 8004636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800463a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800463e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004648:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	fa93 f2a3 	rbit	r2, r3
 8004652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004656:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800465a:	601a      	str	r2, [r3, #0]
  return result;
 800465c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004660:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004664:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004666:	fab3 f383 	clz	r3, r3
 800466a:	b2db      	uxtb	r3, r3
 800466c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004670:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	461a      	mov	r2, r3
 8004678:	2301      	movs	r3, #1
 800467a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467c:	f7fd f966 	bl	800194c <HAL_GetTick>
 8004680:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004684:	e009      	b.n	800469a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004686:	f7fd f961 	bl	800194c <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b02      	cmp	r3, #2
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e144      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
 800469a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800469e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80046a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ac:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	fa93 f2a3 	rbit	r2, r3
 80046b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ba:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80046be:	601a      	str	r2, [r3, #0]
  return result;
 80046c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80046c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046ca:	fab3 f383 	clz	r3, r3
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	095b      	lsrs	r3, r3, #5
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	f043 0301 	orr.w	r3, r3, #1
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d102      	bne.n	80046e4 <HAL_RCC_OscConfig+0xe2c>
 80046de:	4b54      	ldr	r3, [pc, #336]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	e027      	b.n	8004734 <HAL_RCC_OscConfig+0xe7c>
 80046e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046e8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80046ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046f6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	fa93 f2a3 	rbit	r2, r3
 8004700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004704:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800470e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004712:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800471c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	fa93 f2a3 	rbit	r2, r3
 8004726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800472a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	4b3f      	ldr	r3, [pc, #252]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 8004732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004734:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004738:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800473c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004740:	6011      	str	r1, [r2, #0]
 8004742:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004746:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800474a:	6812      	ldr	r2, [r2, #0]
 800474c:	fa92 f1a2 	rbit	r1, r2
 8004750:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004754:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004758:	6011      	str	r1, [r2, #0]
  return result;
 800475a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800475e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004762:	6812      	ldr	r2, [r2, #0]
 8004764:	fab2 f282 	clz	r2, r2
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	f042 0220 	orr.w	r2, r2, #32
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	f002 021f 	and.w	r2, r2, #31
 8004774:	2101      	movs	r1, #1
 8004776:	fa01 f202 	lsl.w	r2, r1, r2
 800477a:	4013      	ands	r3, r2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d082      	beq.n	8004686 <HAL_RCC_OscConfig+0xdce>
 8004780:	e0cf      	b.n	8004922 <HAL_RCC_OscConfig+0x106a>
 8004782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004786:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800478a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800478e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004794:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	fa93 f2a3 	rbit	r2, r3
 800479e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80047a6:	601a      	str	r2, [r3, #0]
  return result;
 80047a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ac:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80047b0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b2:	fab3 f383 	clz	r3, r3
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	461a      	mov	r2, r3
 80047c4:	2300      	movs	r3, #0
 80047c6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c8:	f7fd f8c0 	bl	800194c <HAL_GetTick>
 80047cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047d0:	e009      	b.n	80047e6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047d2:	f7fd f8bb 	bl	800194c <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e09e      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
 80047e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80047ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047f8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	fa93 f2a3 	rbit	r2, r3
 8004802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004806:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800480a:	601a      	str	r2, [r3, #0]
  return result;
 800480c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004810:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004814:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004816:	fab3 f383 	clz	r3, r3
 800481a:	b2db      	uxtb	r3, r3
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f043 0301 	orr.w	r3, r3, #1
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b01      	cmp	r3, #1
 8004828:	d104      	bne.n	8004834 <HAL_RCC_OscConfig+0xf7c>
 800482a:	4b01      	ldr	r3, [pc, #4]	; (8004830 <HAL_RCC_OscConfig+0xf78>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	e029      	b.n	8004884 <HAL_RCC_OscConfig+0xfcc>
 8004830:	40021000 	.word	0x40021000
 8004834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004838:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800483c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004846:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	fa93 f2a3 	rbit	r2, r3
 8004850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004854:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800485e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004862:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	fa93 f2a3 	rbit	r2, r3
 8004876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800487a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	4b2b      	ldr	r3, [pc, #172]	; (8004930 <HAL_RCC_OscConfig+0x1078>)
 8004882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004884:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004888:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800488c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004890:	6011      	str	r1, [r2, #0]
 8004892:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004896:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800489a:	6812      	ldr	r2, [r2, #0]
 800489c:	fa92 f1a2 	rbit	r1, r2
 80048a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048a4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80048a8:	6011      	str	r1, [r2, #0]
  return result;
 80048aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048ae:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	fab2 f282 	clz	r2, r2
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	f042 0220 	orr.w	r2, r2, #32
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	f002 021f 	and.w	r2, r2, #31
 80048c4:	2101      	movs	r1, #1
 80048c6:	fa01 f202 	lsl.w	r2, r1, r2
 80048ca:	4013      	ands	r3, r2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d180      	bne.n	80047d2 <HAL_RCC_OscConfig+0xf1a>
 80048d0:	e027      	b.n	8004922 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d101      	bne.n	80048e6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e01e      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048e6:	4b12      	ldr	r3, [pc, #72]	; (8004930 <HAL_RCC_OscConfig+0x1078>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80048ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80048f2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80048f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	429a      	cmp	r2, r3
 8004904:	d10b      	bne.n	800491e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004906:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800490a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800490e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004912:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800491a:	429a      	cmp	r2, r3
 800491c:	d001      	beq.n	8004922 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40021000 	.word	0x40021000

08004934 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b09e      	sub	sp, #120	; 0x78
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800493e:	2300      	movs	r3, #0
 8004940:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e162      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800494c:	4b90      	ldr	r3, [pc, #576]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d910      	bls.n	800497c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b8d      	ldr	r3, [pc, #564]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 0207 	bic.w	r2, r3, #7
 8004962:	498b      	ldr	r1, [pc, #556]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	4313      	orrs	r3, r2
 8004968:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b89      	ldr	r3, [pc, #548]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e14a      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004988:	4b82      	ldr	r3, [pc, #520]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	497f      	ldr	r1, [pc, #508]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004996:	4313      	orrs	r3, r2
 8004998:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 80dc 	beq.w	8004b60 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d13c      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xf6>
 80049b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049b4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049b8:	fa93 f3a3 	rbit	r3, r3
 80049bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80049be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c0:	fab3 f383 	clz	r3, r3
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	f043 0301 	orr.w	r3, r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d102      	bne.n	80049da <HAL_RCC_ClockConfig+0xa6>
 80049d4:	4b6f      	ldr	r3, [pc, #444]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	e00f      	b.n	80049fa <HAL_RCC_ClockConfig+0xc6>
 80049da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049e2:	fa93 f3a3 	rbit	r3, r3
 80049e6:	667b      	str	r3, [r7, #100]	; 0x64
 80049e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ec:	663b      	str	r3, [r7, #96]	; 0x60
 80049ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049f0:	fa93 f3a3 	rbit	r3, r3
 80049f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049f6:	4b67      	ldr	r3, [pc, #412]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a02:	fa92 f2a2 	rbit	r2, r2
 8004a06:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004a08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a0a:	fab2 f282 	clz	r2, r2
 8004a0e:	b2d2      	uxtb	r2, r2
 8004a10:	f042 0220 	orr.w	r2, r2, #32
 8004a14:	b2d2      	uxtb	r2, r2
 8004a16:	f002 021f 	and.w	r2, r2, #31
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d17b      	bne.n	8004b1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e0f3      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d13c      	bne.n	8004aac <HAL_RCC_ClockConfig+0x178>
 8004a32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a36:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a3a:	fa93 f3a3 	rbit	r3, r3
 8004a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004a40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a42:	fab3 f383 	clz	r3, r3
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	095b      	lsrs	r3, r3, #5
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d102      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x128>
 8004a56:	4b4f      	ldr	r3, [pc, #316]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	e00f      	b.n	8004a7c <HAL_RCC_ClockConfig+0x148>
 8004a5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a60:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a64:	fa93 f3a3 	rbit	r3, r3
 8004a68:	647b      	str	r3, [r7, #68]	; 0x44
 8004a6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a6e:	643b      	str	r3, [r7, #64]	; 0x40
 8004a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a72:	fa93 f3a3 	rbit	r3, r3
 8004a76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a78:	4b46      	ldr	r3, [pc, #280]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a80:	63ba      	str	r2, [r7, #56]	; 0x38
 8004a82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a84:	fa92 f2a2 	rbit	r2, r2
 8004a88:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004a8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a8c:	fab2 f282 	clz	r2, r2
 8004a90:	b2d2      	uxtb	r2, r2
 8004a92:	f042 0220 	orr.w	r2, r2, #32
 8004a96:	b2d2      	uxtb	r2, r2
 8004a98:	f002 021f 	and.w	r2, r2, #31
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d13a      	bne.n	8004b1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0b2      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
 8004aac:	2302      	movs	r3, #2
 8004aae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab2:	fa93 f3a3 	rbit	r3, r3
 8004ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aba:	fab3 f383 	clz	r3, r3
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	f043 0301 	orr.w	r3, r3, #1
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d102      	bne.n	8004ad4 <HAL_RCC_ClockConfig+0x1a0>
 8004ace:	4b31      	ldr	r3, [pc, #196]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	e00d      	b.n	8004af0 <HAL_RCC_ClockConfig+0x1bc>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	fa93 f3a3 	rbit	r3, r3
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	623b      	str	r3, [r7, #32]
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	fa93 f3a3 	rbit	r3, r3
 8004aea:	61fb      	str	r3, [r7, #28]
 8004aec:	4b29      	ldr	r3, [pc, #164]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	2202      	movs	r2, #2
 8004af2:	61ba      	str	r2, [r7, #24]
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	fa92 f2a2 	rbit	r2, r2
 8004afa:	617a      	str	r2, [r7, #20]
  return result;
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	fab2 f282 	clz	r2, r2
 8004b02:	b2d2      	uxtb	r2, r2
 8004b04:	f042 0220 	orr.w	r2, r2, #32
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	f002 021f 	and.w	r2, r2, #31
 8004b0e:	2101      	movs	r1, #1
 8004b10:	fa01 f202 	lsl.w	r2, r1, r2
 8004b14:	4013      	ands	r3, r2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e079      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b1e:	4b1d      	ldr	r3, [pc, #116]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f023 0203 	bic.w	r2, r3, #3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	491a      	ldr	r1, [pc, #104]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b30:	f7fc ff0c 	bl	800194c <HAL_GetTick>
 8004b34:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b36:	e00a      	b.n	8004b4e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b38:	f7fc ff08 	bl	800194c <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e061      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b4e:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <HAL_RCC_ClockConfig+0x260>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f003 020c 	and.w	r2, r3, #12
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d1eb      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b60:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0307 	and.w	r3, r3, #7
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d214      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b6e:	4b08      	ldr	r3, [pc, #32]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f023 0207 	bic.w	r2, r3, #7
 8004b76:	4906      	ldr	r1, [pc, #24]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b7e:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <HAL_RCC_ClockConfig+0x25c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e040      	b.n	8004c12 <HAL_RCC_ClockConfig+0x2de>
 8004b90:	40022000 	.word	0x40022000
 8004b94:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d008      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba4:	4b1d      	ldr	r3, [pc, #116]	; (8004c1c <HAL_RCC_ClockConfig+0x2e8>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	491a      	ldr	r1, [pc, #104]	; (8004c1c <HAL_RCC_ClockConfig+0x2e8>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d009      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bc2:	4b16      	ldr	r3, [pc, #88]	; (8004c1c <HAL_RCC_ClockConfig+0x2e8>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	4912      	ldr	r1, [pc, #72]	; (8004c1c <HAL_RCC_ClockConfig+0x2e8>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004bd6:	f000 f829 	bl	8004c2c <HAL_RCC_GetSysClockFreq>
 8004bda:	4601      	mov	r1, r0
 8004bdc:	4b0f      	ldr	r3, [pc, #60]	; (8004c1c <HAL_RCC_ClockConfig+0x2e8>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004be4:	22f0      	movs	r2, #240	; 0xf0
 8004be6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	fa92 f2a2 	rbit	r2, r2
 8004bee:	60fa      	str	r2, [r7, #12]
  return result;
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	fab2 f282 	clz	r2, r2
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	40d3      	lsrs	r3, r2
 8004bfa:	4a09      	ldr	r2, [pc, #36]	; (8004c20 <HAL_RCC_ClockConfig+0x2ec>)
 8004bfc:	5cd3      	ldrb	r3, [r2, r3]
 8004bfe:	fa21 f303 	lsr.w	r3, r1, r3
 8004c02:	4a08      	ldr	r2, [pc, #32]	; (8004c24 <HAL_RCC_ClockConfig+0x2f0>)
 8004c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004c06:	4b08      	ldr	r3, [pc, #32]	; (8004c28 <HAL_RCC_ClockConfig+0x2f4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fc fe5a 	bl	80018c4 <HAL_InitTick>
  
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3778      	adds	r7, #120	; 0x78
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	0800d9f4 	.word	0x0800d9f4
 8004c24:	20000014 	.word	0x20000014
 8004c28:	20000018 	.word	0x20000018

08004c2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b087      	sub	sp, #28
 8004c30:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	2300      	movs	r3, #0
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	2300      	movs	r3, #0
 8004c40:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004c46:	4b1e      	ldr	r3, [pc, #120]	; (8004cc0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f003 030c 	and.w	r3, r3, #12
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d002      	beq.n	8004c5c <HAL_RCC_GetSysClockFreq+0x30>
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d003      	beq.n	8004c62 <HAL_RCC_GetSysClockFreq+0x36>
 8004c5a:	e026      	b.n	8004caa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c5c:	4b19      	ldr	r3, [pc, #100]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c5e:	613b      	str	r3, [r7, #16]
      break;
 8004c60:	e026      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	0c9b      	lsrs	r3, r3, #18
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	4a17      	ldr	r2, [pc, #92]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c6c:	5cd3      	ldrb	r3, [r2, r3]
 8004c6e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004c70:	4b13      	ldr	r3, [pc, #76]	; (8004cc0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c74:	f003 030f 	and.w	r3, r3, #15
 8004c78:	4a14      	ldr	r2, [pc, #80]	; (8004ccc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c7a:	5cd3      	ldrb	r3, [r2, r3]
 8004c7c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d008      	beq.n	8004c9a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c88:	4a0e      	ldr	r2, [pc, #56]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	fb02 f303 	mul.w	r3, r2, r3
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	e004      	b.n	8004ca4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a0c      	ldr	r2, [pc, #48]	; (8004cd0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	613b      	str	r3, [r7, #16]
      break;
 8004ca8:	e002      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004caa:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cac:	613b      	str	r3, [r7, #16]
      break;
 8004cae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cb0:	693b      	ldr	r3, [r7, #16]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	371c      	adds	r7, #28
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	007a1200 	.word	0x007a1200
 8004cc8:	0800da04 	.word	0x0800da04
 8004ccc:	0800da14 	.word	0x0800da14
 8004cd0:	003d0900 	.word	0x003d0900

08004cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b092      	sub	sp, #72	; 0x48
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80d4 	beq.w	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf8:	4b4e      	ldr	r3, [pc, #312]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10e      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d04:	4b4b      	ldr	r3, [pc, #300]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d06:	69db      	ldr	r3, [r3, #28]
 8004d08:	4a4a      	ldr	r2, [pc, #296]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d0e:	61d3      	str	r3, [r2, #28]
 8004d10:	4b48      	ldr	r3, [pc, #288]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d18:	60bb      	str	r3, [r7, #8]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d22:	4b45      	ldr	r3, [pc, #276]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d118      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d2e:	4b42      	ldr	r3, [pc, #264]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a41      	ldr	r2, [pc, #260]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d38:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d3a:	f7fc fe07 	bl	800194c <HAL_GetTick>
 8004d3e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d40:	e008      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d42:	f7fc fe03 	bl	800194c <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b64      	cmp	r3, #100	; 0x64
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e169      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d54:	4b38      	ldr	r3, [pc, #224]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f0      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d60:	4b34      	ldr	r3, [pc, #208]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d68:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 8084 	beq.w	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d07c      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d80:	4b2c      	ldr	r3, [pc, #176]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d8e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d92:	fa93 f3a3 	rbit	r3, r3
 8004d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d9a:	fab3 f383 	clz	r3, r3
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	461a      	mov	r2, r3
 8004da2:	4b26      	ldr	r3, [pc, #152]	; (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004da4:	4413      	add	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	461a      	mov	r2, r3
 8004daa:	2301      	movs	r3, #1
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004db2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db6:	fa93 f3a3 	rbit	r3, r3
 8004dba:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dbe:	fab3 f383 	clz	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	461a      	mov	r2, r3
 8004dce:	2300      	movs	r3, #0
 8004dd0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004dd2:	4a18      	ldr	r2, [pc, #96]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d04b      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de2:	f7fc fdb3 	bl	800194c <HAL_GetTick>
 8004de6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de8:	e00a      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dea:	f7fc fdaf 	bl	800194c <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e113      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004e00:	2302      	movs	r3, #2
 8004e02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e06:	fa93 f3a3 	rbit	r3, r3
 8004e0a:	627b      	str	r3, [r7, #36]	; 0x24
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	623b      	str	r3, [r7, #32]
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	fa93 f3a3 	rbit	r3, r3
 8004e16:	61fb      	str	r3, [r7, #28]
  return result;
 8004e18:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1a:	fab3 f383 	clz	r3, r3
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	095b      	lsrs	r3, r3, #5
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	f043 0302 	orr.w	r3, r3, #2
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d108      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004e2e:	4b01      	ldr	r3, [pc, #4]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	e00d      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004e34:	40021000 	.word	0x40021000
 8004e38:	40007000 	.word	0x40007000
 8004e3c:	10908100 	.word	0x10908100
 8004e40:	2302      	movs	r3, #2
 8004e42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	fa93 f3a3 	rbit	r3, r3
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	4b78      	ldr	r3, [pc, #480]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	2202      	movs	r2, #2
 8004e52:	613a      	str	r2, [r7, #16]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	fa92 f2a2 	rbit	r2, r2
 8004e5a:	60fa      	str	r2, [r7, #12]
  return result;
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	fab2 f282 	clz	r2, r2
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	f002 021f 	and.w	r2, r2, #31
 8004e6e:	2101      	movs	r1, #1
 8004e70:	fa01 f202 	lsl.w	r2, r1, r2
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d0b7      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e7a:	4b6d      	ldr	r3, [pc, #436]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	496a      	ldr	r1, [pc, #424]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e8c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d105      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e94:	4b66      	ldr	r3, [pc, #408]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	4a65      	ldr	r2, [pc, #404]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d008      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004eac:	4b60      	ldr	r3, [pc, #384]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb0:	f023 0203 	bic.w	r2, r3, #3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	495d      	ldr	r1, [pc, #372]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d008      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004eca:	4b59      	ldr	r3, [pc, #356]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	4956      	ldr	r1, [pc, #344]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d008      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ee8:	4b51      	ldr	r3, [pc, #324]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	494e      	ldr	r1, [pc, #312]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d008      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f06:	4b4a      	ldr	r3, [pc, #296]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0a:	f023 0210 	bic.w	r2, r3, #16
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	4947      	ldr	r1, [pc, #284]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004f24:	4b42      	ldr	r3, [pc, #264]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	493f      	ldr	r1, [pc, #252]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d008      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f42:	4b3b      	ldr	r3, [pc, #236]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f46:	f023 0220 	bic.w	r2, r3, #32
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	4938      	ldr	r1, [pc, #224]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0308 	and.w	r3, r3, #8
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d008      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f60:	4b33      	ldr	r3, [pc, #204]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	4930      	ldr	r1, [pc, #192]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d008      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f7e:	4b2c      	ldr	r3, [pc, #176]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	4929      	ldr	r1, [pc, #164]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f9c:	4b24      	ldr	r3, [pc, #144]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa8:	4921      	ldr	r1, [pc, #132]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004fba:	4b1d      	ldr	r3, [pc, #116]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fbe:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	491a      	ldr	r1, [pc, #104]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d008      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004fd8:	4b15      	ldr	r3, [pc, #84]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe4:	4912      	ldr	r1, [pc, #72]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d008      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004ff6:	4b0e      	ldr	r3, [pc, #56]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005002:	490b      	ldr	r1, [pc, #44]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005004:	4313      	orrs	r3, r2
 8005006:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d008      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005014:	4b06      	ldr	r3, [pc, #24]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005020:	4903      	ldr	r1, [pc, #12]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3748      	adds	r7, #72	; 0x48
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40021000 	.word	0x40021000

08005034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e049      	b.n	80050da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fc fa5a 	bl	8001514 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f000 fd6c 	bl	8005b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
	...

080050e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d001      	beq.n	80050fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e042      	b.n	8005182 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a21      	ldr	r2, [pc, #132]	; (8005190 <HAL_TIM_Base_Start+0xac>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d018      	beq.n	8005140 <HAL_TIM_Base_Start+0x5c>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005116:	d013      	beq.n	8005140 <HAL_TIM_Base_Start+0x5c>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <HAL_TIM_Base_Start+0xb0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00e      	beq.n	8005140 <HAL_TIM_Base_Start+0x5c>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a1c      	ldr	r2, [pc, #112]	; (8005198 <HAL_TIM_Base_Start+0xb4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d009      	beq.n	8005140 <HAL_TIM_Base_Start+0x5c>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a1a      	ldr	r2, [pc, #104]	; (800519c <HAL_TIM_Base_Start+0xb8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <HAL_TIM_Base_Start+0x5c>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a19      	ldr	r2, [pc, #100]	; (80051a0 <HAL_TIM_Base_Start+0xbc>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d115      	bne.n	800516c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	4b17      	ldr	r3, [pc, #92]	; (80051a4 <HAL_TIM_Base_Start+0xc0>)
 8005148:	4013      	ands	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2b06      	cmp	r3, #6
 8005150:	d015      	beq.n	800517e <HAL_TIM_Base_Start+0x9a>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005158:	d011      	beq.n	800517e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f042 0201 	orr.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516a:	e008      	b.n	800517e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]
 800517c:	e000      	b.n	8005180 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40012c00 	.word	0x40012c00
 8005194:	40000400 	.word	0x40000400
 8005198:	40000800 	.word	0x40000800
 800519c:	40013400 	.word	0x40013400
 80051a0:	40014000 	.word	0x40014000
 80051a4:	00010007 	.word	0x00010007

080051a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d001      	beq.n	80051c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e04a      	b.n	8005256 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2202      	movs	r2, #2
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a21      	ldr	r2, [pc, #132]	; (8005264 <HAL_TIM_Base_Start_IT+0xbc>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d018      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x6c>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ea:	d013      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x6c>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a1d      	ldr	r2, [pc, #116]	; (8005268 <HAL_TIM_Base_Start_IT+0xc0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d00e      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x6c>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a1c      	ldr	r2, [pc, #112]	; (800526c <HAL_TIM_Base_Start_IT+0xc4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d009      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x6c>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a1a      	ldr	r2, [pc, #104]	; (8005270 <HAL_TIM_Base_Start_IT+0xc8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d004      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x6c>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a19      	ldr	r2, [pc, #100]	; (8005274 <HAL_TIM_Base_Start_IT+0xcc>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d115      	bne.n	8005240 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	4b17      	ldr	r3, [pc, #92]	; (8005278 <HAL_TIM_Base_Start_IT+0xd0>)
 800521c:	4013      	ands	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2b06      	cmp	r3, #6
 8005224:	d015      	beq.n	8005252 <HAL_TIM_Base_Start_IT+0xaa>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800522c:	d011      	beq.n	8005252 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0201 	orr.w	r2, r2, #1
 800523c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523e:	e008      	b.n	8005252 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0201 	orr.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]
 8005250:	e000      	b.n	8005254 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005252:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	40012c00 	.word	0x40012c00
 8005268:	40000400 	.word	0x40000400
 800526c:	40000800 	.word	0x40000800
 8005270:	40013400 	.word	0x40013400
 8005274:	40014000 	.word	0x40014000
 8005278:	00010007 	.word	0x00010007

0800527c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e049      	b.n	8005322 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f841 	bl	800532a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3304      	adds	r3, #4
 80052b8:	4619      	mov	r1, r3
 80052ba:	4610      	mov	r0, r2
 80052bc:	f000 fc48 	bl	8005b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
	...

08005340 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d109      	bne.n	8005364 <HAL_TIM_PWM_Start+0x24>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	bf14      	ite	ne
 800535c:	2301      	movne	r3, #1
 800535e:	2300      	moveq	r3, #0
 8005360:	b2db      	uxtb	r3, r3
 8005362:	e03c      	b.n	80053de <HAL_TIM_PWM_Start+0x9e>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2b04      	cmp	r3, #4
 8005368:	d109      	bne.n	800537e <HAL_TIM_PWM_Start+0x3e>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b01      	cmp	r3, #1
 8005374:	bf14      	ite	ne
 8005376:	2301      	movne	r3, #1
 8005378:	2300      	moveq	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	e02f      	b.n	80053de <HAL_TIM_PWM_Start+0x9e>
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	2b08      	cmp	r3, #8
 8005382:	d109      	bne.n	8005398 <HAL_TIM_PWM_Start+0x58>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800538a:	b2db      	uxtb	r3, r3
 800538c:	2b01      	cmp	r3, #1
 800538e:	bf14      	ite	ne
 8005390:	2301      	movne	r3, #1
 8005392:	2300      	moveq	r3, #0
 8005394:	b2db      	uxtb	r3, r3
 8005396:	e022      	b.n	80053de <HAL_TIM_PWM_Start+0x9e>
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	2b0c      	cmp	r3, #12
 800539c:	d109      	bne.n	80053b2 <HAL_TIM_PWM_Start+0x72>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	bf14      	ite	ne
 80053aa:	2301      	movne	r3, #1
 80053ac:	2300      	moveq	r3, #0
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	e015      	b.n	80053de <HAL_TIM_PWM_Start+0x9e>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b10      	cmp	r3, #16
 80053b6:	d109      	bne.n	80053cc <HAL_TIM_PWM_Start+0x8c>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	bf14      	ite	ne
 80053c4:	2301      	movne	r3, #1
 80053c6:	2300      	moveq	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	e008      	b.n	80053de <HAL_TIM_PWM_Start+0x9e>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	bf14      	ite	ne
 80053d8:	2301      	movne	r3, #1
 80053da:	2300      	moveq	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e097      	b.n	8005516 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d104      	bne.n	80053f6 <HAL_TIM_PWM_Start+0xb6>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053f4:	e023      	b.n	800543e <HAL_TIM_PWM_Start+0xfe>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b04      	cmp	r3, #4
 80053fa:	d104      	bne.n	8005406 <HAL_TIM_PWM_Start+0xc6>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005404:	e01b      	b.n	800543e <HAL_TIM_PWM_Start+0xfe>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b08      	cmp	r3, #8
 800540a:	d104      	bne.n	8005416 <HAL_TIM_PWM_Start+0xd6>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005414:	e013      	b.n	800543e <HAL_TIM_PWM_Start+0xfe>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b0c      	cmp	r3, #12
 800541a:	d104      	bne.n	8005426 <HAL_TIM_PWM_Start+0xe6>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2202      	movs	r2, #2
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005424:	e00b      	b.n	800543e <HAL_TIM_PWM_Start+0xfe>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b10      	cmp	r3, #16
 800542a:	d104      	bne.n	8005436 <HAL_TIM_PWM_Start+0xf6>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005434:	e003      	b.n	800543e <HAL_TIM_PWM_Start+0xfe>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2202      	movs	r2, #2
 800543a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2201      	movs	r2, #1
 8005444:	6839      	ldr	r1, [r7, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 ff8e 	bl	8006368 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a33      	ldr	r2, [pc, #204]	; (8005520 <HAL_TIM_PWM_Start+0x1e0>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d013      	beq.n	800547e <HAL_TIM_PWM_Start+0x13e>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a32      	ldr	r2, [pc, #200]	; (8005524 <HAL_TIM_PWM_Start+0x1e4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d00e      	beq.n	800547e <HAL_TIM_PWM_Start+0x13e>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a30      	ldr	r2, [pc, #192]	; (8005528 <HAL_TIM_PWM_Start+0x1e8>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d009      	beq.n	800547e <HAL_TIM_PWM_Start+0x13e>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a2f      	ldr	r2, [pc, #188]	; (800552c <HAL_TIM_PWM_Start+0x1ec>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d004      	beq.n	800547e <HAL_TIM_PWM_Start+0x13e>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a2d      	ldr	r2, [pc, #180]	; (8005530 <HAL_TIM_PWM_Start+0x1f0>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d101      	bne.n	8005482 <HAL_TIM_PWM_Start+0x142>
 800547e:	2301      	movs	r3, #1
 8005480:	e000      	b.n	8005484 <HAL_TIM_PWM_Start+0x144>
 8005482:	2300      	movs	r3, #0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005496:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a20      	ldr	r2, [pc, #128]	; (8005520 <HAL_TIM_PWM_Start+0x1e0>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d018      	beq.n	80054d4 <HAL_TIM_PWM_Start+0x194>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054aa:	d013      	beq.n	80054d4 <HAL_TIM_PWM_Start+0x194>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a20      	ldr	r2, [pc, #128]	; (8005534 <HAL_TIM_PWM_Start+0x1f4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00e      	beq.n	80054d4 <HAL_TIM_PWM_Start+0x194>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a1f      	ldr	r2, [pc, #124]	; (8005538 <HAL_TIM_PWM_Start+0x1f8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d009      	beq.n	80054d4 <HAL_TIM_PWM_Start+0x194>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a17      	ldr	r2, [pc, #92]	; (8005524 <HAL_TIM_PWM_Start+0x1e4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d004      	beq.n	80054d4 <HAL_TIM_PWM_Start+0x194>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a16      	ldr	r2, [pc, #88]	; (8005528 <HAL_TIM_PWM_Start+0x1e8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d115      	bne.n	8005500 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689a      	ldr	r2, [r3, #8]
 80054da:	4b18      	ldr	r3, [pc, #96]	; (800553c <HAL_TIM_PWM_Start+0x1fc>)
 80054dc:	4013      	ands	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b06      	cmp	r3, #6
 80054e4:	d015      	beq.n	8005512 <HAL_TIM_PWM_Start+0x1d2>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054ec:	d011      	beq.n	8005512 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f042 0201 	orr.w	r2, r2, #1
 80054fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fe:	e008      	b.n	8005512 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0201 	orr.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	e000      	b.n	8005514 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005512:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	40012c00 	.word	0x40012c00
 8005524:	40013400 	.word	0x40013400
 8005528:	40014000 	.word	0x40014000
 800552c:	40014400 	.word	0x40014400
 8005530:	40014800 	.word	0x40014800
 8005534:	40000400 	.word	0x40000400
 8005538:	40000800 	.word	0x40000800
 800553c:	00010007 	.word	0x00010007

08005540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d020      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f003 0302 	and.w	r3, r3, #2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d01b      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f06f 0202 	mvn.w	r2, #2
 8005574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	f003 0303 	and.w	r3, r3, #3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fac1 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 8005590:	e005      	b.n	800559e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fab3 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fac4 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d020      	beq.n	80055f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01b      	beq.n	80055f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f06f 0204 	mvn.w	r2, #4
 80055c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2202      	movs	r2, #2
 80055c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d003      	beq.n	80055de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 fa9b 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 80055dc:	e005      	b.n	80055ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fa8d 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 fa9e 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d020      	beq.n	800563c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f003 0308 	and.w	r3, r3, #8
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01b      	beq.n	800563c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0208 	mvn.w	r2, #8
 800560c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2204      	movs	r2, #4
 8005612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 fa75 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 8005628:	e005      	b.n	8005636 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 fa67 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 fa78 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f003 0310 	and.w	r3, r3, #16
 8005642:	2b00      	cmp	r3, #0
 8005644:	d020      	beq.n	8005688 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f003 0310 	and.w	r3, r3, #16
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01b      	beq.n	8005688 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f06f 0210 	mvn.w	r2, #16
 8005658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2208      	movs	r2, #8
 800565e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	69db      	ldr	r3, [r3, #28]
 8005666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 fa4f 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 8005674:	e005      	b.n	8005682 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 fa41 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 fa52 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00c      	beq.n	80056ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d007      	beq.n	80056ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0201 	mvn.w	r2, #1
 80056a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fb fe6e 	bl	8001388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00c      	beq.n	80056d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d007      	beq.n	80056d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 fefc 	bl	80064c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00c      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d007      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80056ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 fef4 	bl	80064dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00c      	beq.n	8005718 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005704:	2b00      	cmp	r3, #0
 8005706:	d007      	beq.n	8005718 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fa11 	bl	8005b3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00c      	beq.n	800573c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0220 	mvn.w	r2, #32
 8005734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 febc 	bl	80064b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800573c:	bf00      	nop
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005750:	2300      	movs	r3, #0
 8005752:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800575a:	2b01      	cmp	r3, #1
 800575c:	d101      	bne.n	8005762 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800575e:	2302      	movs	r3, #2
 8005760:	e0ff      	b.n	8005962 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b14      	cmp	r3, #20
 800576e:	f200 80f0 	bhi.w	8005952 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005772:	a201      	add	r2, pc, #4	; (adr r2, 8005778 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005778:	080057cd 	.word	0x080057cd
 800577c:	08005953 	.word	0x08005953
 8005780:	08005953 	.word	0x08005953
 8005784:	08005953 	.word	0x08005953
 8005788:	0800580d 	.word	0x0800580d
 800578c:	08005953 	.word	0x08005953
 8005790:	08005953 	.word	0x08005953
 8005794:	08005953 	.word	0x08005953
 8005798:	0800584f 	.word	0x0800584f
 800579c:	08005953 	.word	0x08005953
 80057a0:	08005953 	.word	0x08005953
 80057a4:	08005953 	.word	0x08005953
 80057a8:	0800588f 	.word	0x0800588f
 80057ac:	08005953 	.word	0x08005953
 80057b0:	08005953 	.word	0x08005953
 80057b4:	08005953 	.word	0x08005953
 80057b8:	080058d1 	.word	0x080058d1
 80057bc:	08005953 	.word	0x08005953
 80057c0:	08005953 	.word	0x08005953
 80057c4:	08005953 	.word	0x08005953
 80057c8:	08005911 	.word	0x08005911
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68b9      	ldr	r1, [r7, #8]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 fa58 	bl	8005c88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699a      	ldr	r2, [r3, #24]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0208 	orr.w	r2, r2, #8
 80057e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699a      	ldr	r2, [r3, #24]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f022 0204 	bic.w	r2, r2, #4
 80057f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6999      	ldr	r1, [r3, #24]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	619a      	str	r2, [r3, #24]
      break;
 800580a:	e0a5      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68b9      	ldr	r1, [r7, #8]
 8005812:	4618      	mov	r0, r3
 8005814:	f000 fac8 	bl	8005da8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	699a      	ldr	r2, [r3, #24]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005826:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	699a      	ldr	r2, [r3, #24]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6999      	ldr	r1, [r3, #24]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	021a      	lsls	r2, r3, #8
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	619a      	str	r2, [r3, #24]
      break;
 800584c:	e084      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68b9      	ldr	r1, [r7, #8]
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fb31 	bl	8005ebc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69da      	ldr	r2, [r3, #28]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 0208 	orr.w	r2, r2, #8
 8005868:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	69da      	ldr	r2, [r3, #28]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 0204 	bic.w	r2, r2, #4
 8005878:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69d9      	ldr	r1, [r3, #28]
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	691a      	ldr	r2, [r3, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	61da      	str	r2, [r3, #28]
      break;
 800588c:	e064      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68b9      	ldr	r1, [r7, #8]
 8005894:	4618      	mov	r0, r3
 8005896:	f000 fb99 	bl	8005fcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69da      	ldr	r2, [r3, #28]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69da      	ldr	r2, [r3, #28]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69d9      	ldr	r1, [r3, #28]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	021a      	lsls	r2, r3, #8
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	61da      	str	r2, [r3, #28]
      break;
 80058ce:	e043      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68b9      	ldr	r1, [r7, #8]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f000 fbe2 	bl	80060a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0208 	orr.w	r2, r2, #8
 80058ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 0204 	bic.w	r2, r2, #4
 80058fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	430a      	orrs	r2, r1
 800590c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800590e:	e023      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68b9      	ldr	r1, [r7, #8]
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fc26 	bl	8006168 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800592a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800593a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	021a      	lsls	r2, r3, #8
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	430a      	orrs	r2, r1
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005950:	e002      	b.n	8005958 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	75fb      	strb	r3, [r7, #23]
      break;
 8005956:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005960:	7dfb      	ldrb	r3, [r7, #23]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop

0800596c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_TIM_ConfigClockSource+0x1c>
 8005984:	2302      	movs	r3, #2
 8005986:	e0b6      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x18a>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059c4:	d03e      	beq.n	8005a44 <HAL_TIM_ConfigClockSource+0xd8>
 80059c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ca:	f200 8087 	bhi.w	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d2:	f000 8086 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x176>
 80059d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059da:	d87f      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059dc:	2b70      	cmp	r3, #112	; 0x70
 80059de:	d01a      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0xaa>
 80059e0:	2b70      	cmp	r3, #112	; 0x70
 80059e2:	d87b      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059e4:	2b60      	cmp	r3, #96	; 0x60
 80059e6:	d050      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x11e>
 80059e8:	2b60      	cmp	r3, #96	; 0x60
 80059ea:	d877      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059ec:	2b50      	cmp	r3, #80	; 0x50
 80059ee:	d03c      	beq.n	8005a6a <HAL_TIM_ConfigClockSource+0xfe>
 80059f0:	2b50      	cmp	r3, #80	; 0x50
 80059f2:	d873      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059f4:	2b40      	cmp	r3, #64	; 0x40
 80059f6:	d058      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x13e>
 80059f8:	2b40      	cmp	r3, #64	; 0x40
 80059fa:	d86f      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 80059fc:	2b30      	cmp	r3, #48	; 0x30
 80059fe:	d064      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15e>
 8005a00:	2b30      	cmp	r3, #48	; 0x30
 8005a02:	d86b      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d060      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15e>
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d867      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d05c      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15e>
 8005a10:	2b10      	cmp	r3, #16
 8005a12:	d05a      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15e>
 8005a14:	e062      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a26:	f000 fc7f 	bl	8006328 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	609a      	str	r2, [r3, #8]
      break;
 8005a42:	e04f      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a54:	f000 fc68 	bl	8006328 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689a      	ldr	r2, [r3, #8]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a66:	609a      	str	r2, [r3, #8]
      break;
 8005a68:	e03c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a76:	461a      	mov	r2, r3
 8005a78:	f000 fbdc 	bl	8006234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2150      	movs	r1, #80	; 0x50
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 fc35 	bl	80062f2 <TIM_ITRx_SetConfig>
      break;
 8005a88:	e02c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a96:	461a      	mov	r2, r3
 8005a98:	f000 fbfb 	bl	8006292 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2160      	movs	r1, #96	; 0x60
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 fc25 	bl	80062f2 <TIM_ITRx_SetConfig>
      break;
 8005aa8:	e01c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	f000 fbbc 	bl	8006234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2140      	movs	r1, #64	; 0x40
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 fc15 	bl	80062f2 <TIM_ITRx_SetConfig>
      break;
 8005ac8:	e00c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	f000 fc0c 	bl	80062f2 <TIM_ITRx_SetConfig>
      break;
 8005ada:	e003      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae0:	e000      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005ae2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b083      	sub	sp, #12
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b42:	bf00      	nop
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
	...

08005b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a42      	ldr	r2, [pc, #264]	; (8005c6c <TIM_Base_SetConfig+0x11c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00f      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6e:	d00b      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a3f      	ldr	r2, [pc, #252]	; (8005c70 <TIM_Base_SetConfig+0x120>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d007      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a3e      	ldr	r2, [pc, #248]	; (8005c74 <TIM_Base_SetConfig+0x124>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d003      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a3d      	ldr	r2, [pc, #244]	; (8005c78 <TIM_Base_SetConfig+0x128>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d108      	bne.n	8005b9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a33      	ldr	r2, [pc, #204]	; (8005c6c <TIM_Base_SetConfig+0x11c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d01b      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba8:	d017      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a30      	ldr	r2, [pc, #192]	; (8005c70 <TIM_Base_SetConfig+0x120>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d013      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a2f      	ldr	r2, [pc, #188]	; (8005c74 <TIM_Base_SetConfig+0x124>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00f      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a2e      	ldr	r2, [pc, #184]	; (8005c78 <TIM_Base_SetConfig+0x128>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a2d      	ldr	r2, [pc, #180]	; (8005c7c <TIM_Base_SetConfig+0x12c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a2c      	ldr	r2, [pc, #176]	; (8005c80 <TIM_Base_SetConfig+0x130>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a2b      	ldr	r2, [pc, #172]	; (8005c84 <TIM_Base_SetConfig+0x134>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d108      	bne.n	8005bec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a16      	ldr	r2, [pc, #88]	; (8005c6c <TIM_Base_SetConfig+0x11c>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d00f      	beq.n	8005c38 <TIM_Base_SetConfig+0xe8>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a17      	ldr	r2, [pc, #92]	; (8005c78 <TIM_Base_SetConfig+0x128>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d00b      	beq.n	8005c38 <TIM_Base_SetConfig+0xe8>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a16      	ldr	r2, [pc, #88]	; (8005c7c <TIM_Base_SetConfig+0x12c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d007      	beq.n	8005c38 <TIM_Base_SetConfig+0xe8>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a15      	ldr	r2, [pc, #84]	; (8005c80 <TIM_Base_SetConfig+0x130>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d003      	beq.n	8005c38 <TIM_Base_SetConfig+0xe8>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a14      	ldr	r2, [pc, #80]	; (8005c84 <TIM_Base_SetConfig+0x134>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d103      	bne.n	8005c40 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d105      	bne.n	8005c5e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	f023 0201 	bic.w	r2, r3, #1
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	611a      	str	r2, [r3, #16]
  }
}
 8005c5e:	bf00      	nop
 8005c60:	3714      	adds	r7, #20
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	40012c00 	.word	0x40012c00
 8005c70:	40000400 	.word	0x40000400
 8005c74:	40000800 	.word	0x40000800
 8005c78:	40013400 	.word	0x40013400
 8005c7c:	40014000 	.word	0x40014000
 8005c80:	40014400 	.word	0x40014400
 8005c84:	40014800 	.word	0x40014800

08005c88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b087      	sub	sp, #28
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a1b      	ldr	r3, [r3, #32]
 8005c9c:	f023 0201 	bic.w	r2, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0303 	bic.w	r3, r3, #3
 8005cc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f023 0302 	bic.w	r3, r3, #2
 8005cd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a2c      	ldr	r2, [pc, #176]	; (8005d94 <TIM_OC1_SetConfig+0x10c>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d00f      	beq.n	8005d08 <TIM_OC1_SetConfig+0x80>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a2b      	ldr	r2, [pc, #172]	; (8005d98 <TIM_OC1_SetConfig+0x110>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00b      	beq.n	8005d08 <TIM_OC1_SetConfig+0x80>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a2a      	ldr	r2, [pc, #168]	; (8005d9c <TIM_OC1_SetConfig+0x114>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d007      	beq.n	8005d08 <TIM_OC1_SetConfig+0x80>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a29      	ldr	r2, [pc, #164]	; (8005da0 <TIM_OC1_SetConfig+0x118>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d003      	beq.n	8005d08 <TIM_OC1_SetConfig+0x80>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a28      	ldr	r2, [pc, #160]	; (8005da4 <TIM_OC1_SetConfig+0x11c>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d10c      	bne.n	8005d22 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f023 0308 	bic.w	r3, r3, #8
 8005d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f023 0304 	bic.w	r3, r3, #4
 8005d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a1b      	ldr	r2, [pc, #108]	; (8005d94 <TIM_OC1_SetConfig+0x10c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00f      	beq.n	8005d4a <TIM_OC1_SetConfig+0xc2>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a1a      	ldr	r2, [pc, #104]	; (8005d98 <TIM_OC1_SetConfig+0x110>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d00b      	beq.n	8005d4a <TIM_OC1_SetConfig+0xc2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a19      	ldr	r2, [pc, #100]	; (8005d9c <TIM_OC1_SetConfig+0x114>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d007      	beq.n	8005d4a <TIM_OC1_SetConfig+0xc2>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <TIM_OC1_SetConfig+0x118>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d003      	beq.n	8005d4a <TIM_OC1_SetConfig+0xc2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a17      	ldr	r2, [pc, #92]	; (8005da4 <TIM_OC1_SetConfig+0x11c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d111      	bne.n	8005d6e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	621a      	str	r2, [r3, #32]
}
 8005d88:	bf00      	nop
 8005d8a:	371c      	adds	r7, #28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	40012c00 	.word	0x40012c00
 8005d98:	40013400 	.word	0x40013400
 8005d9c:	40014000 	.word	0x40014000
 8005da0:	40014400 	.word	0x40014400
 8005da4:	40014800 	.word	0x40014800

08005da8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a1b      	ldr	r3, [r3, #32]
 8005dbc:	f023 0210 	bic.w	r2, r3, #16
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	021b      	lsls	r3, r3, #8
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f023 0320 	bic.w	r3, r3, #32
 8005df6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	011b      	lsls	r3, r3, #4
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a28      	ldr	r2, [pc, #160]	; (8005ea8 <TIM_OC2_SetConfig+0x100>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_OC2_SetConfig+0x6c>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a27      	ldr	r2, [pc, #156]	; (8005eac <TIM_OC2_SetConfig+0x104>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d10d      	bne.n	8005e30 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a1d      	ldr	r2, [pc, #116]	; (8005ea8 <TIM_OC2_SetConfig+0x100>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d00f      	beq.n	8005e58 <TIM_OC2_SetConfig+0xb0>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a1c      	ldr	r2, [pc, #112]	; (8005eac <TIM_OC2_SetConfig+0x104>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00b      	beq.n	8005e58 <TIM_OC2_SetConfig+0xb0>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a1b      	ldr	r2, [pc, #108]	; (8005eb0 <TIM_OC2_SetConfig+0x108>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d007      	beq.n	8005e58 <TIM_OC2_SetConfig+0xb0>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a1a      	ldr	r2, [pc, #104]	; (8005eb4 <TIM_OC2_SetConfig+0x10c>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d003      	beq.n	8005e58 <TIM_OC2_SetConfig+0xb0>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a19      	ldr	r2, [pc, #100]	; (8005eb8 <TIM_OC2_SetConfig+0x110>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d113      	bne.n	8005e80 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e5e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e66:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	621a      	str	r2, [r3, #32]
}
 8005e9a:	bf00      	nop
 8005e9c:	371c      	adds	r7, #28
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40013400 	.word	0x40013400
 8005eb0:	40014000 	.word	0x40014000
 8005eb4:	40014400 	.word	0x40014400
 8005eb8:	40014800 	.word	0x40014800

08005ebc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	69db      	ldr	r3, [r3, #28]
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f023 0303 	bic.w	r3, r3, #3
 8005ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	021b      	lsls	r3, r3, #8
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a27      	ldr	r2, [pc, #156]	; (8005fb8 <TIM_OC3_SetConfig+0xfc>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d003      	beq.n	8005f26 <TIM_OC3_SetConfig+0x6a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a26      	ldr	r2, [pc, #152]	; (8005fbc <TIM_OC3_SetConfig+0x100>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d10d      	bne.n	8005f42 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	021b      	lsls	r3, r3, #8
 8005f34:	697a      	ldr	r2, [r7, #20]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f40:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a1c      	ldr	r2, [pc, #112]	; (8005fb8 <TIM_OC3_SetConfig+0xfc>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <TIM_OC3_SetConfig+0xae>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a1b      	ldr	r2, [pc, #108]	; (8005fbc <TIM_OC3_SetConfig+0x100>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <TIM_OC3_SetConfig+0xae>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a1a      	ldr	r2, [pc, #104]	; (8005fc0 <TIM_OC3_SetConfig+0x104>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <TIM_OC3_SetConfig+0xae>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a19      	ldr	r2, [pc, #100]	; (8005fc4 <TIM_OC3_SetConfig+0x108>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <TIM_OC3_SetConfig+0xae>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a18      	ldr	r2, [pc, #96]	; (8005fc8 <TIM_OC3_SetConfig+0x10c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d113      	bne.n	8005f92 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	011b      	lsls	r3, r3, #4
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	621a      	str	r2, [r3, #32]
}
 8005fac:	bf00      	nop
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40013400 	.word	0x40013400
 8005fc0:	40014000 	.word	0x40014000
 8005fc4:	40014400 	.word	0x40014400
 8005fc8:	40014800 	.word	0x40014800

08005fcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	031b      	lsls	r3, r3, #12
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a18      	ldr	r2, [pc, #96]	; (800608c <TIM_OC4_SetConfig+0xc0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00f      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a17      	ldr	r2, [pc, #92]	; (8006090 <TIM_OC4_SetConfig+0xc4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00b      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a16      	ldr	r2, [pc, #88]	; (8006094 <TIM_OC4_SetConfig+0xc8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d007      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a15      	ldr	r2, [pc, #84]	; (8006098 <TIM_OC4_SetConfig+0xcc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d003      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a14      	ldr	r2, [pc, #80]	; (800609c <TIM_OC4_SetConfig+0xd0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d109      	bne.n	8006064 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006056:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	019b      	lsls	r3, r3, #6
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	621a      	str	r2, [r3, #32]
}
 800607e:	bf00      	nop
 8006080:	371c      	adds	r7, #28
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40013400 	.word	0x40013400
 8006094:	40014000 	.word	0x40014000
 8006098:	40014400 	.word	0x40014400
 800609c:	40014800 	.word	0x40014800

080060a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80060e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	041b      	lsls	r3, r3, #16
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a17      	ldr	r2, [pc, #92]	; (8006154 <TIM_OC5_SetConfig+0xb4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d00f      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a16      	ldr	r2, [pc, #88]	; (8006158 <TIM_OC5_SetConfig+0xb8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00b      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a15      	ldr	r2, [pc, #84]	; (800615c <TIM_OC5_SetConfig+0xbc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d007      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a14      	ldr	r2, [pc, #80]	; (8006160 <TIM_OC5_SetConfig+0xc0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a13      	ldr	r2, [pc, #76]	; (8006164 <TIM_OC5_SetConfig+0xc4>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d109      	bne.n	800612e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006120:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	621a      	str	r2, [r3, #32]
}
 8006148:	bf00      	nop
 800614a:	371c      	adds	r7, #28
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	40012c00 	.word	0x40012c00
 8006158:	40013400 	.word	0x40013400
 800615c:	40014000 	.word	0x40014000
 8006160:	40014400 	.word	0x40014400
 8006164:	40014800 	.word	0x40014800

08006168 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006168:	b480      	push	{r7}
 800616a:	b087      	sub	sp, #28
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800619a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	021b      	lsls	r3, r3, #8
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80061ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	051b      	lsls	r3, r3, #20
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a18      	ldr	r2, [pc, #96]	; (8006220 <TIM_OC6_SetConfig+0xb8>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00f      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a17      	ldr	r2, [pc, #92]	; (8006224 <TIM_OC6_SetConfig+0xbc>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00b      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a16      	ldr	r2, [pc, #88]	; (8006228 <TIM_OC6_SetConfig+0xc0>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d007      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a15      	ldr	r2, [pc, #84]	; (800622c <TIM_OC6_SetConfig+0xc4>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d003      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a14      	ldr	r2, [pc, #80]	; (8006230 <TIM_OC6_SetConfig+0xc8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d109      	bne.n	80061f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	029b      	lsls	r3, r3, #10
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40012c00 	.word	0x40012c00
 8006224:	40013400 	.word	0x40013400
 8006228:	40014000 	.word	0x40014000
 800622c:	40014400 	.word	0x40014400
 8006230:	40014800 	.word	0x40014800

08006234 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6a1b      	ldr	r3, [r3, #32]
 8006244:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	f023 0201 	bic.w	r2, r3, #1
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800625e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f023 030a 	bic.w	r3, r3, #10
 8006270:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	621a      	str	r2, [r3, #32]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr

08006292 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006292:	b480      	push	{r7}
 8006294:	b087      	sub	sp, #28
 8006296:	af00      	add	r7, sp, #0
 8006298:	60f8      	str	r0, [r7, #12]
 800629a:	60b9      	str	r1, [r7, #8]
 800629c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	f023 0210 	bic.w	r2, r3, #16
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	031b      	lsls	r3, r3, #12
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	621a      	str	r2, [r3, #32]
}
 80062e6:	bf00      	nop
 80062e8:	371c      	adds	r7, #28
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b085      	sub	sp, #20
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
 80062fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006308:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4313      	orrs	r3, r2
 8006310:	f043 0307 	orr.w	r3, r3, #7
 8006314:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	609a      	str	r2, [r3, #8]
}
 800631c:	bf00      	nop
 800631e:	3714      	adds	r7, #20
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006328:	b480      	push	{r7}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
 8006334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	021a      	lsls	r2, r3, #8
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	431a      	orrs	r2, r3
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	4313      	orrs	r3, r2
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	4313      	orrs	r3, r2
 8006354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	609a      	str	r2, [r3, #8]
}
 800635c:	bf00      	nop
 800635e:	371c      	adds	r7, #28
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f003 031f 	and.w	r3, r3, #31
 800637a:	2201      	movs	r2, #1
 800637c:	fa02 f303 	lsl.w	r3, r2, r3
 8006380:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6a1a      	ldr	r2, [r3, #32]
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	43db      	mvns	r3, r3
 800638a:	401a      	ands	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a1a      	ldr	r2, [r3, #32]
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 031f 	and.w	r3, r3, #31
 800639a:	6879      	ldr	r1, [r7, #4]
 800639c:	fa01 f303 	lsl.w	r3, r1, r3
 80063a0:	431a      	orrs	r2, r3
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	621a      	str	r2, [r3, #32]
}
 80063a6:	bf00      	nop
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d101      	bne.n	80063cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063c8:	2302      	movs	r3, #2
 80063ca:	e063      	b.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a2b      	ldr	r2, [pc, #172]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d004      	beq.n	8006400 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a2a      	ldr	r2, [pc, #168]	; (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d108      	bne.n	8006412 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006406:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006418:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a1b      	ldr	r2, [pc, #108]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d018      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800643e:	d013      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a18      	ldr	r2, [pc, #96]	; (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d00e      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a17      	ldr	r2, [pc, #92]	; (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d009      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a12      	ldr	r2, [pc, #72]	; (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d004      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a13      	ldr	r2, [pc, #76]	; (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d10c      	bne.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800646e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	4313      	orrs	r3, r2
 8006478:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	40012c00 	.word	0x40012c00
 80064a4:	40013400 	.word	0x40013400
 80064a8:	40000400 	.word	0x40000400
 80064ac:	40000800 	.word	0x40000800
 80064b0:	40014000 	.word	0x40014000

080064b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006500:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006504:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	b29a      	uxth	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3714      	adds	r7, #20
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006526:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800652a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	b29b      	uxth	r3, r3
 8006538:	43db      	mvns	r3, r3
 800653a:	b29b      	uxth	r3, r3
 800653c:	4013      	ands	r3, r2
 800653e:	b29a      	uxth	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	1d3b      	adds	r3, r7, #4
 800655e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2201      	movs	r2, #1
 8006566:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3714      	adds	r7, #20
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006590:	b480      	push	{r7}
 8006592:	b09d      	sub	sp, #116	; 0x74
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	881b      	ldrh	r3, [r3, #0]
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80065b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	78db      	ldrb	r3, [r3, #3]
 80065be:	2b03      	cmp	r3, #3
 80065c0:	d81f      	bhi.n	8006602 <USB_ActivateEndpoint+0x72>
 80065c2:	a201      	add	r2, pc, #4	; (adr r2, 80065c8 <USB_ActivateEndpoint+0x38>)
 80065c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c8:	080065d9 	.word	0x080065d9
 80065cc:	080065f5 	.word	0x080065f5
 80065d0:	0800660b 	.word	0x0800660b
 80065d4:	080065e7 	.word	0x080065e7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80065d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80065dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80065e0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80065e4:	e012      	b.n	800660c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80065e6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80065ea:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80065ee:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80065f2:	e00b      	b.n	800660c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80065f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80065f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065fc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8006600:	e004      	b.n	800660c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8006608:	e000      	b.n	800660c <USB_ActivateEndpoint+0x7c>
      break;
 800660a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	441a      	add	r2, r3
 8006616:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800661a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800661e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006622:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800662a:	b29b      	uxth	r3, r3
 800662c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4413      	add	r3, r2
 8006638:	881b      	ldrh	r3, [r3, #0]
 800663a:	b29b      	uxth	r3, r3
 800663c:	b21b      	sxth	r3, r3
 800663e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006646:	b21a      	sxth	r2, r3
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	b21b      	sxth	r3, r3
 800664e:	4313      	orrs	r3, r2
 8006650:	b21b      	sxth	r3, r3
 8006652:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	441a      	add	r2, r3
 8006660:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006664:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006668:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800666c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006674:	b29b      	uxth	r3, r3
 8006676:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	7b1b      	ldrb	r3, [r3, #12]
 800667c:	2b00      	cmp	r3, #0
 800667e:	f040 8178 	bne.w	8006972 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	785b      	ldrb	r3, [r3, #1]
 8006686:	2b00      	cmp	r3, #0
 8006688:	f000 8084 	beq.w	8006794 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	61bb      	str	r3, [r7, #24]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006696:	b29b      	uxth	r3, r3
 8006698:	461a      	mov	r2, r3
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	4413      	add	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	011a      	lsls	r2, r3, #4
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	88db      	ldrh	r3, [r3, #6]
 80066b4:	085b      	lsrs	r3, r3, #1
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	005b      	lsls	r3, r3, #1
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	4413      	add	r3, r2
 80066ca:	881b      	ldrh	r3, [r3, #0]
 80066cc:	827b      	strh	r3, [r7, #18]
 80066ce:	8a7b      	ldrh	r3, [r7, #18]
 80066d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d01b      	beq.n	8006710 <USB_ActivateEndpoint+0x180>
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	4413      	add	r3, r2
 80066e2:	881b      	ldrh	r3, [r3, #0]
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ee:	823b      	strh	r3, [r7, #16]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	441a      	add	r2, r3
 80066fa:	8a3b      	ldrh	r3, [r7, #16]
 80066fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006700:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006704:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006708:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800670c:	b29b      	uxth	r3, r3
 800670e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	78db      	ldrb	r3, [r3, #3]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d020      	beq.n	800675a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	781b      	ldrb	r3, [r3, #0]
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	881b      	ldrh	r3, [r3, #0]
 8006724:	b29b      	uxth	r3, r3
 8006726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800672a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800672e:	81bb      	strh	r3, [r7, #12]
 8006730:	89bb      	ldrh	r3, [r7, #12]
 8006732:	f083 0320 	eor.w	r3, r3, #32
 8006736:	81bb      	strh	r3, [r7, #12]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	441a      	add	r2, r3
 8006742:	89bb      	ldrh	r3, [r7, #12]
 8006744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800674c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006754:	b29b      	uxth	r3, r3
 8006756:	8013      	strh	r3, [r2, #0]
 8006758:	e2d5      	b.n	8006d06 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	b29b      	uxth	r3, r3
 8006768:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800676c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006770:	81fb      	strh	r3, [r7, #14]
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	441a      	add	r2, r3
 800677c:	89fb      	ldrh	r3, [r7, #14]
 800677e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006782:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800678a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800678e:	b29b      	uxth	r3, r3
 8006790:	8013      	strh	r3, [r2, #0]
 8006792:	e2b8      	b.n	8006d06 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	633b      	str	r3, [r7, #48]	; 0x30
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800679e:	b29b      	uxth	r3, r3
 80067a0:	461a      	mov	r2, r3
 80067a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a4:	4413      	add	r3, r2
 80067a6:	633b      	str	r3, [r7, #48]	; 0x30
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	011a      	lsls	r2, r3, #4
 80067ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80067b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	88db      	ldrh	r3, [r3, #6]
 80067bc:	085b      	lsrs	r3, r3, #1
 80067be:	b29b      	uxth	r3, r3
 80067c0:	005b      	lsls	r3, r3, #1
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d8:	4413      	add	r3, r2
 80067da:	62bb      	str	r3, [r7, #40]	; 0x28
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	011a      	lsls	r2, r3, #4
 80067e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e4:	4413      	add	r3, r2
 80067e6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80067ea:	627b      	str	r3, [r7, #36]	; 0x24
 80067ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ee:	881b      	ldrh	r3, [r3, #0]
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	801a      	strh	r2, [r3, #0]
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10a      	bne.n	800681a <USB_ActivateEndpoint+0x28a>
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	b29b      	uxth	r3, r3
 800680a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800680e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006812:	b29a      	uxth	r2, r3
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	801a      	strh	r2, [r3, #0]
 8006818:	e039      	b.n	800688e <USB_ActivateEndpoint+0x2fe>
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	2b3e      	cmp	r3, #62	; 0x3e
 8006820:	d818      	bhi.n	8006854 <USB_ActivateEndpoint+0x2c4>
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	085b      	lsrs	r3, r3, #1
 8006828:	66bb      	str	r3, [r7, #104]	; 0x68
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d002      	beq.n	800683c <USB_ActivateEndpoint+0x2ac>
 8006836:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006838:	3301      	adds	r3, #1
 800683a:	66bb      	str	r3, [r7, #104]	; 0x68
 800683c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683e:	881b      	ldrh	r3, [r3, #0]
 8006840:	b29a      	uxth	r2, r3
 8006842:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006844:	b29b      	uxth	r3, r3
 8006846:	029b      	lsls	r3, r3, #10
 8006848:	b29b      	uxth	r3, r3
 800684a:	4313      	orrs	r3, r2
 800684c:	b29a      	uxth	r2, r3
 800684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006850:	801a      	strh	r2, [r3, #0]
 8006852:	e01c      	b.n	800688e <USB_ActivateEndpoint+0x2fe>
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	095b      	lsrs	r3, r3, #5
 800685a:	66bb      	str	r3, [r7, #104]	; 0x68
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	f003 031f 	and.w	r3, r3, #31
 8006864:	2b00      	cmp	r3, #0
 8006866:	d102      	bne.n	800686e <USB_ActivateEndpoint+0x2de>
 8006868:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800686a:	3b01      	subs	r3, #1
 800686c:	66bb      	str	r3, [r7, #104]	; 0x68
 800686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006870:	881b      	ldrh	r3, [r3, #0]
 8006872:	b29a      	uxth	r2, r3
 8006874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006876:	b29b      	uxth	r3, r3
 8006878:	029b      	lsls	r3, r3, #10
 800687a:	b29b      	uxth	r3, r3
 800687c:	4313      	orrs	r3, r2
 800687e:	b29b      	uxth	r3, r3
 8006880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006888:	b29a      	uxth	r2, r3
 800688a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4413      	add	r3, r2
 8006898:	881b      	ldrh	r3, [r3, #0]
 800689a:	847b      	strh	r3, [r7, #34]	; 0x22
 800689c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800689e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d01b      	beq.n	80068de <USB_ActivateEndpoint+0x34e>
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068bc:	843b      	strh	r3, [r7, #32]
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	441a      	add	r2, r3
 80068c8:	8c3b      	ldrh	r3, [r7, #32]
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d124      	bne.n	8006930 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	881b      	ldrh	r3, [r3, #0]
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068fc:	83bb      	strh	r3, [r7, #28]
 80068fe:	8bbb      	ldrh	r3, [r7, #28]
 8006900:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006904:	83bb      	strh	r3, [r7, #28]
 8006906:	8bbb      	ldrh	r3, [r7, #28]
 8006908:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800690c:	83bb      	strh	r3, [r7, #28]
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	441a      	add	r2, r3
 8006918:	8bbb      	ldrh	r3, [r7, #28]
 800691a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800691e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800692a:	b29b      	uxth	r3, r3
 800692c:	8013      	strh	r3, [r2, #0]
 800692e:	e1ea      	b.n	8006d06 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	881b      	ldrh	r3, [r3, #0]
 800693c:	b29b      	uxth	r3, r3
 800693e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006946:	83fb      	strh	r3, [r7, #30]
 8006948:	8bfb      	ldrh	r3, [r7, #30]
 800694a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800694e:	83fb      	strh	r3, [r7, #30]
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	441a      	add	r2, r3
 800695a:	8bfb      	ldrh	r3, [r7, #30]
 800695c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006960:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800696c:	b29b      	uxth	r3, r3
 800696e:	8013      	strh	r3, [r2, #0]
 8006970:	e1c9      	b.n	8006d06 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	78db      	ldrb	r3, [r3, #3]
 8006976:	2b02      	cmp	r3, #2
 8006978:	d11e      	bne.n	80069b8 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4413      	add	r3, r2
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	b29b      	uxth	r3, r3
 8006988:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800698c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006990:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	441a      	add	r2, r3
 800699e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80069a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069aa:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80069ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	8013      	strh	r3, [r2, #0]
 80069b6:	e01d      	b.n	80069f4 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	4413      	add	r3, r2
 80069c2:	881b      	ldrh	r3, [r3, #0]
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80069ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ce:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	441a      	add	r2, r3
 80069dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	461a      	mov	r2, r3
 8006a02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a04:	4413      	add	r3, r2
 8006a06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	011a      	lsls	r2, r3, #4
 8006a0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a10:	4413      	add	r3, r2
 8006a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a16:	65bb      	str	r3, [r7, #88]	; 0x58
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	891b      	ldrh	r3, [r3, #8]
 8006a1c:	085b      	lsrs	r3, r3, #1
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	005b      	lsls	r3, r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a26:	801a      	strh	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	461a      	mov	r2, r3
 8006a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a38:	4413      	add	r3, r2
 8006a3a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	011a      	lsls	r2, r3, #4
 8006a42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006a4a:	653b      	str	r3, [r7, #80]	; 0x50
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	895b      	ldrh	r3, [r3, #10]
 8006a50:	085b      	lsrs	r3, r3, #1
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a5a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	785b      	ldrb	r3, [r3, #1]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f040 8093 	bne.w	8006b8c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006a76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d01b      	beq.n	8006aba <USB_ActivateEndpoint+0x52a>
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	4413      	add	r3, r2
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a98:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	441a      	add	r2, r3
 8006aa4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006aa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006aaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006aae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006ac8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d01b      	beq.n	8006b0a <USB_ActivateEndpoint+0x57a>
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	4413      	add	r3, r2
 8006adc:	881b      	ldrh	r3, [r3, #0]
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ae8:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	441a      	add	r2, r3
 8006af4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006af6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006afa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b02:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b20:	873b      	strh	r3, [r7, #56]	; 0x38
 8006b22:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006b24:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006b28:	873b      	strh	r3, [r7, #56]	; 0x38
 8006b2a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006b2c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006b30:	873b      	strh	r3, [r7, #56]	; 0x38
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	441a      	add	r2, r3
 8006b3c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006b3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	881b      	ldrh	r3, [r3, #0]
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b68:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	441a      	add	r2, r3
 8006b74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006b76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	8013      	strh	r3, [r2, #0]
 8006b8a:	e0bc      	b.n	8006d06 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4413      	add	r3, r2
 8006b96:	881b      	ldrh	r3, [r3, #0]
 8006b98:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006b9c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006ba0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d01d      	beq.n	8006be4 <USB_ActivateEndpoint+0x654>
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	881b      	ldrh	r3, [r3, #0]
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	441a      	add	r2, r3
 8006bcc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006bd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	881b      	ldrh	r3, [r3, #0]
 8006bf0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006bf4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01d      	beq.n	8006c3c <USB_ActivateEndpoint+0x6ac>
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	4413      	add	r3, r2
 8006c0a:	881b      	ldrh	r3, [r3, #0]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c16:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	441a      	add	r2, r3
 8006c24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006c28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	78db      	ldrb	r3, [r3, #3]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d024      	beq.n	8006c8e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4413      	add	r3, r2
 8006c4e:	881b      	ldrh	r3, [r3, #0]
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c5a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006c5e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006c62:	f083 0320 	eor.w	r3, r3, #32
 8006c66:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	781b      	ldrb	r3, [r3, #0]
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	441a      	add	r2, r3
 8006c74:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006c78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	8013      	strh	r3, [r2, #0]
 8006c8c:	e01d      	b.n	8006cca <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	881b      	ldrh	r3, [r3, #0]
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ca0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	441a      	add	r2, r3
 8006cb2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006cb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	4413      	add	r3, r2
 8006cd4:	881b      	ldrh	r3, [r3, #0]
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ce0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	781b      	ldrb	r3, [r3, #0]
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	441a      	add	r2, r3
 8006cee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006cf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006d06:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3774      	adds	r7, #116	; 0x74
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop

08006d18 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b08d      	sub	sp, #52	; 0x34
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	7b1b      	ldrb	r3, [r3, #12]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f040 808e 	bne.w	8006e48 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	785b      	ldrb	r3, [r3, #1]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d044      	beq.n	8006dbe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4413      	add	r3, r2
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	81bb      	strh	r3, [r7, #12]
 8006d42:	89bb      	ldrh	r3, [r7, #12]
 8006d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01b      	beq.n	8006d84 <USB_DeactivateEndpoint+0x6c>
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	881b      	ldrh	r3, [r3, #0]
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d62:	817b      	strh	r3, [r7, #10]
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	441a      	add	r2, r3
 8006d6e:	897b      	ldrh	r3, [r7, #10]
 8006d70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d7c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	4413      	add	r3, r2
 8006d8e:	881b      	ldrh	r3, [r3, #0]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d9a:	813b      	strh	r3, [r7, #8]
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	441a      	add	r2, r3
 8006da6:	893b      	ldrh	r3, [r7, #8]
 8006da8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006db0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	8013      	strh	r3, [r2, #0]
 8006dbc:	e192      	b.n	80070e4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	4413      	add	r3, r2
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	827b      	strh	r3, [r7, #18]
 8006dcc:	8a7b      	ldrh	r3, [r7, #18]
 8006dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d01b      	beq.n	8006e0e <USB_DeactivateEndpoint+0xf6>
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dec:	823b      	strh	r3, [r7, #16]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	441a      	add	r2, r3
 8006df8:	8a3b      	ldrh	r3, [r7, #16]
 8006dfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e24:	81fb      	strh	r3, [r7, #14]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	441a      	add	r2, r3
 8006e30:	89fb      	ldrh	r3, [r7, #14]
 8006e32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	8013      	strh	r3, [r2, #0]
 8006e46:	e14d      	b.n	80070e4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	785b      	ldrb	r3, [r3, #1]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f040 80a5 	bne.w	8006f9c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	4413      	add	r3, r2
 8006e5c:	881b      	ldrh	r3, [r3, #0]
 8006e5e:	843b      	strh	r3, [r7, #32]
 8006e60:	8c3b      	ldrh	r3, [r7, #32]
 8006e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d01b      	beq.n	8006ea2 <USB_DeactivateEndpoint+0x18a>
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4413      	add	r3, r2
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e80:	83fb      	strh	r3, [r7, #30]
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	441a      	add	r2, r3
 8006e8c:	8bfb      	ldrh	r3, [r7, #30]
 8006e8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	881b      	ldrh	r3, [r3, #0]
 8006eae:	83bb      	strh	r3, [r7, #28]
 8006eb0:	8bbb      	ldrh	r3, [r7, #28]
 8006eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d01b      	beq.n	8006ef2 <USB_DeactivateEndpoint+0x1da>
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ecc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed0:	837b      	strh	r3, [r7, #26]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	441a      	add	r2, r3
 8006edc:	8b7b      	ldrh	r3, [r7, #26]
 8006ede:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ee2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006eea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	4413      	add	r3, r2
 8006efc:	881b      	ldrh	r3, [r3, #0]
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f08:	833b      	strh	r3, [r7, #24]
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	441a      	add	r2, r3
 8006f14:	8b3b      	ldrh	r3, [r7, #24]
 8006f16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f22:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4413      	add	r3, r2
 8006f34:	881b      	ldrh	r3, [r3, #0]
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f40:	82fb      	strh	r3, [r7, #22]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	441a      	add	r2, r3
 8006f4c:	8afb      	ldrh	r3, [r7, #22]
 8006f4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f78:	82bb      	strh	r3, [r7, #20]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	441a      	add	r2, r3
 8006f84:	8abb      	ldrh	r3, [r7, #20]
 8006f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	8013      	strh	r3, [r2, #0]
 8006f9a:	e0a3      	b.n	80070e4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	881b      	ldrh	r3, [r3, #0]
 8006fa8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006faa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006fac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d01b      	beq.n	8006fec <USB_DeactivateEndpoint+0x2d4>
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fca:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	441a      	add	r2, r3
 8006fd6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006fd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fe0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	4413      	add	r3, r2
 8006ff6:	881b      	ldrh	r3, [r3, #0]
 8006ff8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8006ffa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007000:	2b00      	cmp	r3, #0
 8007002:	d01b      	beq.n	800703c <USB_DeactivateEndpoint+0x324>
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701a:	853b      	strh	r3, [r7, #40]	; 0x28
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	441a      	add	r2, r3
 8007026:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007028:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800702c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007034:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007038:	b29b      	uxth	r3, r3
 800703a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	4413      	add	r3, r2
 8007046:	881b      	ldrh	r3, [r3, #0]
 8007048:	b29b      	uxth	r3, r3
 800704a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800704e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007052:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	441a      	add	r2, r3
 800705e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007060:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007064:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007068:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800706c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007070:	b29b      	uxth	r3, r3
 8007072:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	881b      	ldrh	r3, [r3, #0]
 8007080:	b29b      	uxth	r3, r3
 8007082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800708a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	441a      	add	r2, r3
 8007096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007098:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800709c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070c2:	847b      	strh	r3, [r7, #34]	; 0x22
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	441a      	add	r2, r3
 80070ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80070d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3734      	adds	r7, #52	; 0x34
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr

080070f2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b0c2      	sub	sp, #264	; 0x108
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007100:	6018      	str	r0, [r3, #0]
 8007102:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007106:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800710a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800710c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007110:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	785b      	ldrb	r3, [r3, #1]
 8007118:	2b01      	cmp	r3, #1
 800711a:	f040 86b7 	bne.w	8007e8c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800711e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007122:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	699a      	ldr	r2, [r3, #24]
 800712a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800712e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	429a      	cmp	r2, r3
 8007138:	d908      	bls.n	800714c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800713a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800713e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800714a:	e007      	b.n	800715c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800714c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007150:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800715c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007160:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	7b1b      	ldrb	r3, [r3, #12]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d13a      	bne.n	80071e2 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800716c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6959      	ldr	r1, [r3, #20]
 8007178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800717c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	88da      	ldrh	r2, [r3, #6]
 8007184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007188:	b29b      	uxth	r3, r3
 800718a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800718e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007192:	6800      	ldr	r0, [r0, #0]
 8007194:	f001 fc8d 	bl	8008ab2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007198:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800719c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	613b      	str	r3, [r7, #16]
 80071a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	461a      	mov	r2, r3
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	4413      	add	r3, r2
 80071ba:	613b      	str	r3, [r7, #16]
 80071bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	011a      	lsls	r2, r3, #4
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	4413      	add	r3, r2
 80071ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071d8:	b29a      	uxth	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	801a      	strh	r2, [r3, #0]
 80071de:	f000 be1f 	b.w	8007e20 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80071e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	78db      	ldrb	r3, [r3, #3]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	f040 8462 	bne.w	8007ab8 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80071f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6a1a      	ldr	r2, [r3, #32]
 8007200:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007204:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	429a      	cmp	r2, r3
 800720e:	f240 83df 	bls.w	80079d0 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007212:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007216:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007220:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007238:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800723c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007240:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800724a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	441a      	add	r2, r3
 8007256:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800725a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800725e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007262:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800726a:	b29b      	uxth	r3, r3
 800726c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800726e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007272:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6a1a      	ldr	r2, [r3, #32]
 800727a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800727e:	1ad2      	subs	r2, r2, r3
 8007280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007284:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800728c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007290:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800729a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	4413      	add	r3, r2
 80072a6:	881b      	ldrh	r3, [r3, #0]
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 81c7 	beq.w	8007642 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	633b      	str	r3, [r7, #48]	; 0x30
 80072c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	785b      	ldrb	r3, [r3, #1]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d177      	bne.n	80073c0 <USB_EPStartXfer+0x2ce>
 80072d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	62bb      	str	r3, [r7, #40]	; 0x28
 80072dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	461a      	mov	r2, r3
 80072ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f0:	4413      	add	r3, r2
 80072f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80072f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	011a      	lsls	r2, r3, #4
 8007302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007304:	4413      	add	r3, r2
 8007306:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800730a:	627b      	str	r3, [r7, #36]	; 0x24
 800730c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	b29b      	uxth	r3, r3
 8007312:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007316:	b29a      	uxth	r2, r3
 8007318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731a:	801a      	strh	r2, [r3, #0]
 800731c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007320:	2b00      	cmp	r3, #0
 8007322:	d10a      	bne.n	800733a <USB_EPStartXfer+0x248>
 8007324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b29b      	uxth	r3, r3
 800732a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800732e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007332:	b29a      	uxth	r2, r3
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	801a      	strh	r2, [r3, #0]
 8007338:	e067      	b.n	800740a <USB_EPStartXfer+0x318>
 800733a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800733e:	2b3e      	cmp	r3, #62	; 0x3e
 8007340:	d81c      	bhi.n	800737c <USB_EPStartXfer+0x28a>
 8007342:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007346:	085b      	lsrs	r3, r3, #1
 8007348:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800734c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007350:	f003 0301 	and.w	r3, r3, #1
 8007354:	2b00      	cmp	r3, #0
 8007356:	d004      	beq.n	8007362 <USB_EPStartXfer+0x270>
 8007358:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800735c:	3301      	adds	r3, #1
 800735e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	b29a      	uxth	r2, r3
 8007368:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800736c:	b29b      	uxth	r3, r3
 800736e:	029b      	lsls	r3, r3, #10
 8007370:	b29b      	uxth	r3, r3
 8007372:	4313      	orrs	r3, r2
 8007374:	b29a      	uxth	r2, r3
 8007376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007378:	801a      	strh	r2, [r3, #0]
 800737a:	e046      	b.n	800740a <USB_EPStartXfer+0x318>
 800737c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007380:	095b      	lsrs	r3, r3, #5
 8007382:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007386:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800738a:	f003 031f 	and.w	r3, r3, #31
 800738e:	2b00      	cmp	r3, #0
 8007390:	d104      	bne.n	800739c <USB_EPStartXfer+0x2aa>
 8007392:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007396:	3b01      	subs	r3, #1
 8007398:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800739c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739e:	881b      	ldrh	r3, [r3, #0]
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	029b      	lsls	r3, r3, #10
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	4313      	orrs	r3, r2
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	801a      	strh	r2, [r3, #0]
 80073be:	e024      	b.n	800740a <USB_EPStartXfer+0x318>
 80073c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	785b      	ldrb	r3, [r3, #1]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d11c      	bne.n	800740a <USB_EPStartXfer+0x318>
 80073d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073de:	b29b      	uxth	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e4:	4413      	add	r3, r2
 80073e6:	633b      	str	r3, [r7, #48]	; 0x30
 80073e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	011a      	lsls	r2, r3, #4
 80073f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f8:	4413      	add	r3, r2
 80073fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007400:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007404:	b29a      	uxth	r2, r3
 8007406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007408:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800740a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800740e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	895b      	ldrh	r3, [r3, #10]
 8007416:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800741a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800741e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6959      	ldr	r1, [r3, #20]
 8007426:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800742a:	b29b      	uxth	r3, r3
 800742c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007430:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007434:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007438:	6800      	ldr	r0, [r0, #0]
 800743a:	f001 fb3a 	bl	8008ab2 <USB_WritePMA>
            ep->xfer_buff += len;
 800743e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007442:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	695a      	ldr	r2, [r3, #20]
 800744a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800744e:	441a      	add	r2, r3
 8007450:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007454:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800745c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6a1a      	ldr	r2, [r3, #32]
 8007468:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800746c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	429a      	cmp	r2, r3
 8007476:	d90f      	bls.n	8007498 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800747c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6a1a      	ldr	r2, [r3, #32]
 8007484:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007488:	1ad2      	subs	r2, r2, r3
 800748a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800748e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	621a      	str	r2, [r3, #32]
 8007496:	e00e      	b.n	80074b6 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800749c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	6a1b      	ldr	r3, [r3, #32]
 80074a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80074a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2200      	movs	r2, #0
 80074b4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80074b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	785b      	ldrb	r3, [r3, #1]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d177      	bne.n	80075b6 <USB_EPStartXfer+0x4c4>
 80074c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	61bb      	str	r3, [r7, #24]
 80074d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	461a      	mov	r2, r3
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	4413      	add	r3, r2
 80074e8:	61bb      	str	r3, [r7, #24]
 80074ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	011a      	lsls	r2, r3, #4
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	4413      	add	r3, r2
 80074fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007500:	617b      	str	r3, [r7, #20]
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	b29b      	uxth	r3, r3
 8007508:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800750c:	b29a      	uxth	r2, r3
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	801a      	strh	r2, [r3, #0]
 8007512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10a      	bne.n	8007530 <USB_EPStartXfer+0x43e>
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	b29b      	uxth	r3, r3
 8007520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007528:	b29a      	uxth	r2, r3
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	801a      	strh	r2, [r3, #0]
 800752e:	e06d      	b.n	800760c <USB_EPStartXfer+0x51a>
 8007530:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007534:	2b3e      	cmp	r3, #62	; 0x3e
 8007536:	d81c      	bhi.n	8007572 <USB_EPStartXfer+0x480>
 8007538:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800753c:	085b      	lsrs	r3, r3, #1
 800753e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007542:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d004      	beq.n	8007558 <USB_EPStartXfer+0x466>
 800754e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007552:	3301      	adds	r3, #1
 8007554:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	b29a      	uxth	r2, r3
 800755e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007562:	b29b      	uxth	r3, r3
 8007564:	029b      	lsls	r3, r3, #10
 8007566:	b29b      	uxth	r3, r3
 8007568:	4313      	orrs	r3, r2
 800756a:	b29a      	uxth	r2, r3
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	801a      	strh	r2, [r3, #0]
 8007570:	e04c      	b.n	800760c <USB_EPStartXfer+0x51a>
 8007572:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007576:	095b      	lsrs	r3, r3, #5
 8007578:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800757c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007580:	f003 031f 	and.w	r3, r3, #31
 8007584:	2b00      	cmp	r3, #0
 8007586:	d104      	bne.n	8007592 <USB_EPStartXfer+0x4a0>
 8007588:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800758c:	3b01      	subs	r3, #1
 800758e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	b29a      	uxth	r2, r3
 8007598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800759c:	b29b      	uxth	r3, r3
 800759e:	029b      	lsls	r3, r3, #10
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	4313      	orrs	r3, r2
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075ae:	b29a      	uxth	r2, r3
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	801a      	strh	r2, [r3, #0]
 80075b4:	e02a      	b.n	800760c <USB_EPStartXfer+0x51a>
 80075b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	785b      	ldrb	r3, [r3, #1]
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d122      	bne.n	800760c <USB_EPStartXfer+0x51a>
 80075c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	623b      	str	r3, [r7, #32]
 80075d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	461a      	mov	r2, r3
 80075e4:	6a3b      	ldr	r3, [r7, #32]
 80075e6:	4413      	add	r3, r2
 80075e8:	623b      	str	r3, [r7, #32]
 80075ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	011a      	lsls	r2, r3, #4
 80075f8:	6a3b      	ldr	r3, [r7, #32]
 80075fa:	4413      	add	r3, r2
 80075fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007600:	61fb      	str	r3, [r7, #28]
 8007602:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007606:	b29a      	uxth	r2, r3
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800760c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007610:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	891b      	ldrh	r3, [r3, #8]
 8007618:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800761c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007620:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6959      	ldr	r1, [r3, #20]
 8007628:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800762c:	b29b      	uxth	r3, r3
 800762e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007632:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007636:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800763a:	6800      	ldr	r0, [r0, #0]
 800763c:	f001 fa39 	bl	8008ab2 <USB_WritePMA>
 8007640:	e3ee      	b.n	8007e20 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007642:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007646:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	785b      	ldrb	r3, [r3, #1]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d177      	bne.n	8007742 <USB_EPStartXfer+0x650>
 8007652:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007656:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	64bb      	str	r3, [r7, #72]	; 0x48
 800765e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007662:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800766c:	b29b      	uxth	r3, r3
 800766e:	461a      	mov	r2, r3
 8007670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007672:	4413      	add	r3, r2
 8007674:	64bb      	str	r3, [r7, #72]	; 0x48
 8007676:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800767a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	011a      	lsls	r2, r3, #4
 8007684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007686:	4413      	add	r3, r2
 8007688:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800768c:	647b      	str	r3, [r7, #68]	; 0x44
 800768e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	b29b      	uxth	r3, r3
 8007694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007698:	b29a      	uxth	r2, r3
 800769a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800769c:	801a      	strh	r2, [r3, #0]
 800769e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10a      	bne.n	80076bc <USB_EPStartXfer+0x5ca>
 80076a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076a8:	881b      	ldrh	r3, [r3, #0]
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076b4:	b29a      	uxth	r2, r3
 80076b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076b8:	801a      	strh	r2, [r3, #0]
 80076ba:	e06d      	b.n	8007798 <USB_EPStartXfer+0x6a6>
 80076bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076c0:	2b3e      	cmp	r3, #62	; 0x3e
 80076c2:	d81c      	bhi.n	80076fe <USB_EPStartXfer+0x60c>
 80076c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076c8:	085b      	lsrs	r3, r3, #1
 80076ca:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80076ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d004      	beq.n	80076e4 <USB_EPStartXfer+0x5f2>
 80076da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80076de:	3301      	adds	r3, #1
 80076e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80076e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	029b      	lsls	r3, r3, #10
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	4313      	orrs	r3, r2
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076fa:	801a      	strh	r2, [r3, #0]
 80076fc:	e04c      	b.n	8007798 <USB_EPStartXfer+0x6a6>
 80076fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007702:	095b      	lsrs	r3, r3, #5
 8007704:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007708:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800770c:	f003 031f 	and.w	r3, r3, #31
 8007710:	2b00      	cmp	r3, #0
 8007712:	d104      	bne.n	800771e <USB_EPStartXfer+0x62c>
 8007714:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007718:	3b01      	subs	r3, #1
 800771a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800771e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29a      	uxth	r2, r3
 8007724:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007728:	b29b      	uxth	r3, r3
 800772a:	029b      	lsls	r3, r3, #10
 800772c:	b29b      	uxth	r3, r3
 800772e:	4313      	orrs	r3, r2
 8007730:	b29b      	uxth	r3, r3
 8007732:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007736:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800773a:	b29a      	uxth	r2, r3
 800773c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800773e:	801a      	strh	r2, [r3, #0]
 8007740:	e02a      	b.n	8007798 <USB_EPStartXfer+0x6a6>
 8007742:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007746:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	785b      	ldrb	r3, [r3, #1]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d122      	bne.n	8007798 <USB_EPStartXfer+0x6a6>
 8007752:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007756:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	653b      	str	r3, [r7, #80]	; 0x50
 800775e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007762:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800776c:	b29b      	uxth	r3, r3
 800776e:	461a      	mov	r2, r3
 8007770:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007772:	4413      	add	r3, r2
 8007774:	653b      	str	r3, [r7, #80]	; 0x50
 8007776:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800777a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	011a      	lsls	r2, r3, #4
 8007784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007786:	4413      	add	r3, r2
 8007788:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800778c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800778e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007792:	b29a      	uxth	r2, r3
 8007794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007796:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007798:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800779c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	891b      	ldrh	r3, [r3, #8]
 80077a4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6959      	ldr	r1, [r3, #20]
 80077b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80077be:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80077c2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80077c6:	6800      	ldr	r0, [r0, #0]
 80077c8:	f001 f973 	bl	8008ab2 <USB_WritePMA>
            ep->xfer_buff += len;
 80077cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	695a      	ldr	r2, [r3, #20]
 80077d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077dc:	441a      	add	r2, r3
 80077de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80077ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6a1a      	ldr	r2, [r3, #32]
 80077f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	429a      	cmp	r2, r3
 8007804:	d90f      	bls.n	8007826 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8007806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800780a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6a1a      	ldr	r2, [r3, #32]
 8007812:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007816:	1ad2      	subs	r2, r2, r3
 8007818:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800781c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	621a      	str	r2, [r3, #32]
 8007824:	e00e      	b.n	8007844 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8007826:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800782a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6a1b      	ldr	r3, [r3, #32]
 8007832:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8007836:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800783a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2200      	movs	r2, #0
 8007842:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007844:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007848:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	643b      	str	r3, [r7, #64]	; 0x40
 8007850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	785b      	ldrb	r3, [r3, #1]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d177      	bne.n	8007950 <USB_EPStartXfer+0x85e>
 8007860:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007864:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	63bb      	str	r3, [r7, #56]	; 0x38
 800786c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007870:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800787a:	b29b      	uxth	r3, r3
 800787c:	461a      	mov	r2, r3
 800787e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007880:	4413      	add	r3, r2
 8007882:	63bb      	str	r3, [r7, #56]	; 0x38
 8007884:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007888:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	011a      	lsls	r2, r3, #4
 8007892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007894:	4413      	add	r3, r2
 8007896:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800789a:	637b      	str	r3, [r7, #52]	; 0x34
 800789c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800789e:	881b      	ldrh	r3, [r3, #0]
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078aa:	801a      	strh	r2, [r3, #0]
 80078ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d10a      	bne.n	80078ca <USB_EPStartXfer+0x7d8>
 80078b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078b6:	881b      	ldrh	r3, [r3, #0]
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078c6:	801a      	strh	r2, [r3, #0]
 80078c8:	e067      	b.n	800799a <USB_EPStartXfer+0x8a8>
 80078ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078ce:	2b3e      	cmp	r3, #62	; 0x3e
 80078d0:	d81c      	bhi.n	800790c <USB_EPStartXfer+0x81a>
 80078d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078d6:	085b      	lsrs	r3, r3, #1
 80078d8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80078dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d004      	beq.n	80078f2 <USB_EPStartXfer+0x800>
 80078e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078ec:	3301      	adds	r3, #1
 80078ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80078f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	029b      	lsls	r3, r3, #10
 8007900:	b29b      	uxth	r3, r3
 8007902:	4313      	orrs	r3, r2
 8007904:	b29a      	uxth	r2, r3
 8007906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007908:	801a      	strh	r2, [r3, #0]
 800790a:	e046      	b.n	800799a <USB_EPStartXfer+0x8a8>
 800790c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007910:	095b      	lsrs	r3, r3, #5
 8007912:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007916:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800791a:	f003 031f 	and.w	r3, r3, #31
 800791e:	2b00      	cmp	r3, #0
 8007920:	d104      	bne.n	800792c <USB_EPStartXfer+0x83a>
 8007922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007926:	3b01      	subs	r3, #1
 8007928:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800792c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800792e:	881b      	ldrh	r3, [r3, #0]
 8007930:	b29a      	uxth	r2, r3
 8007932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007936:	b29b      	uxth	r3, r3
 8007938:	029b      	lsls	r3, r3, #10
 800793a:	b29b      	uxth	r3, r3
 800793c:	4313      	orrs	r3, r2
 800793e:	b29b      	uxth	r3, r3
 8007940:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007944:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007948:	b29a      	uxth	r2, r3
 800794a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794c:	801a      	strh	r2, [r3, #0]
 800794e:	e024      	b.n	800799a <USB_EPStartXfer+0x8a8>
 8007950:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007954:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	785b      	ldrb	r3, [r3, #1]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d11c      	bne.n	800799a <USB_EPStartXfer+0x8a8>
 8007960:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007964:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800796e:	b29b      	uxth	r3, r3
 8007970:	461a      	mov	r2, r3
 8007972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007974:	4413      	add	r3, r2
 8007976:	643b      	str	r3, [r7, #64]	; 0x40
 8007978:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800797c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	011a      	lsls	r2, r3, #4
 8007986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007988:	4413      	add	r3, r2
 800798a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800798e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007990:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007994:	b29a      	uxth	r2, r3
 8007996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007998:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800799a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800799e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	895b      	ldrh	r3, [r3, #10]
 80079a6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6959      	ldr	r1, [r3, #20]
 80079b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80079c0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80079c4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80079c8:	6800      	ldr	r0, [r0, #0]
 80079ca:	f001 f872 	bl	8008ab2 <USB_WritePMA>
 80079ce:	e227      	b.n	8007e20 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80079d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80079e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	881b      	ldrh	r3, [r3, #0]
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a06:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007a0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	441a      	add	r2, r3
 8007a24:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007a28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007a3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	461a      	mov	r2, r3
 8007a5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a5c:	4413      	add	r3, r2
 8007a5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	011a      	lsls	r2, r3, #4
 8007a6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a70:	4413      	add	r3, r2
 8007a72:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007a76:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a80:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007a82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	891b      	ldrh	r3, [r3, #8]
 8007a8e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	6959      	ldr	r1, [r3, #20]
 8007a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007aa8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007aac:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007ab0:	6800      	ldr	r0, [r0, #0]
 8007ab2:	f000 fffe 	bl	8008ab2 <USB_WritePMA>
 8007ab6:	e1b3      	b.n	8007e20 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007ab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007abc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6a1a      	ldr	r2, [r3, #32]
 8007ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ac8:	1ad2      	subs	r2, r2, r3
 8007aca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ace:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007ad6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ada:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ae4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	881b      	ldrh	r3, [r3, #0]
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 80c6 	beq.w	8007c8a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007afe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b02:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	673b      	str	r3, [r7, #112]	; 0x70
 8007b0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	785b      	ldrb	r3, [r3, #1]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d177      	bne.n	8007c0a <USB_EPStartXfer+0xb18>
 8007b1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	461a      	mov	r2, r3
 8007b38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b3a:	4413      	add	r3, r2
 8007b3c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	011a      	lsls	r2, r3, #4
 8007b4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b4e:	4413      	add	r3, r2
 8007b50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b54:	667b      	str	r3, [r7, #100]	; 0x64
 8007b56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b58:	881b      	ldrh	r3, [r3, #0]
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b60:	b29a      	uxth	r2, r3
 8007b62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b64:	801a      	strh	r2, [r3, #0]
 8007b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10a      	bne.n	8007b84 <USB_EPStartXfer+0xa92>
 8007b6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b70:	881b      	ldrh	r3, [r3, #0]
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b80:	801a      	strh	r2, [r3, #0]
 8007b82:	e067      	b.n	8007c54 <USB_EPStartXfer+0xb62>
 8007b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b88:	2b3e      	cmp	r3, #62	; 0x3e
 8007b8a:	d81c      	bhi.n	8007bc6 <USB_EPStartXfer+0xad4>
 8007b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b90:	085b      	lsrs	r3, r3, #1
 8007b92:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b9a:	f003 0301 	and.w	r3, r3, #1
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d004      	beq.n	8007bac <USB_EPStartXfer+0xaba>
 8007ba2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007bac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bae:	881b      	ldrh	r3, [r3, #0]
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	029b      	lsls	r3, r3, #10
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	b29a      	uxth	r2, r3
 8007bc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bc2:	801a      	strh	r2, [r3, #0]
 8007bc4:	e046      	b.n	8007c54 <USB_EPStartXfer+0xb62>
 8007bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bca:	095b      	lsrs	r3, r3, #5
 8007bcc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bd4:	f003 031f 	and.w	r3, r3, #31
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d104      	bne.n	8007be6 <USB_EPStartXfer+0xaf4>
 8007bdc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007be0:	3b01      	subs	r3, #1
 8007be2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007be6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007be8:	881b      	ldrh	r3, [r3, #0]
 8007bea:	b29a      	uxth	r2, r3
 8007bec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	029b      	lsls	r3, r3, #10
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c06:	801a      	strh	r2, [r3, #0]
 8007c08:	e024      	b.n	8007c54 <USB_EPStartXfer+0xb62>
 8007c0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	785b      	ldrb	r3, [r3, #1]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d11c      	bne.n	8007c54 <USB_EPStartXfer+0xb62>
 8007c1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c2e:	4413      	add	r3, r2
 8007c30:	673b      	str	r3, [r7, #112]	; 0x70
 8007c32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	011a      	lsls	r2, r3, #4
 8007c40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c42:	4413      	add	r3, r2
 8007c44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c48:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c52:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007c54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	895b      	ldrh	r3, [r3, #10]
 8007c60:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6959      	ldr	r1, [r3, #20]
 8007c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007c7a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007c7e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007c82:	6800      	ldr	r0, [r0, #0]
 8007c84:	f000 ff15 	bl	8008ab2 <USB_WritePMA>
 8007c88:	e0ca      	b.n	8007e20 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	785b      	ldrb	r3, [r3, #1]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d177      	bne.n	8007d8a <USB_EPStartXfer+0xc98>
 8007c9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007ca6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007caa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007cba:	4413      	add	r3, r2
 8007cbc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007cbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	011a      	lsls	r2, r3, #4
 8007ccc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007cce:	4413      	add	r3, r2
 8007cd0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007cd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cd8:	881b      	ldrh	r3, [r3, #0]
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ce4:	801a      	strh	r2, [r3, #0]
 8007ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10a      	bne.n	8007d04 <USB_EPStartXfer+0xc12>
 8007cee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cf0:	881b      	ldrh	r3, [r3, #0]
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cfc:	b29a      	uxth	r2, r3
 8007cfe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d00:	801a      	strh	r2, [r3, #0]
 8007d02:	e073      	b.n	8007dec <USB_EPStartXfer+0xcfa>
 8007d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d08:	2b3e      	cmp	r3, #62	; 0x3e
 8007d0a:	d81c      	bhi.n	8007d46 <USB_EPStartXfer+0xc54>
 8007d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d10:	085b      	lsrs	r3, r3, #1
 8007d12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d004      	beq.n	8007d2c <USB_EPStartXfer+0xc3a>
 8007d22:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007d26:	3301      	adds	r3, #1
 8007d28:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d2e:	881b      	ldrh	r3, [r3, #0]
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	029b      	lsls	r3, r3, #10
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d42:	801a      	strh	r2, [r3, #0]
 8007d44:	e052      	b.n	8007dec <USB_EPStartXfer+0xcfa>
 8007d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d4a:	095b      	lsrs	r3, r3, #5
 8007d4c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d54:	f003 031f 	and.w	r3, r3, #31
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d104      	bne.n	8007d66 <USB_EPStartXfer+0xc74>
 8007d5c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007d60:	3b01      	subs	r3, #1
 8007d62:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007d66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d68:	881b      	ldrh	r3, [r3, #0]
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	029b      	lsls	r3, r3, #10
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	4313      	orrs	r3, r2
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d86:	801a      	strh	r2, [r3, #0]
 8007d88:	e030      	b.n	8007dec <USB_EPStartXfer+0xcfa>
 8007d8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	785b      	ldrb	r3, [r3, #1]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d128      	bne.n	8007dec <USB_EPStartXfer+0xcfa>
 8007d9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007da8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	461a      	mov	r2, r3
 8007dba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007dc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	011a      	lsls	r2, r3, #4
 8007dd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ddc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007de4:	b29a      	uxth	r2, r3
 8007de6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007dea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007dec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007df0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	891b      	ldrh	r3, [r3, #8]
 8007df8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	6959      	ldr	r1, [r3, #20]
 8007e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007e12:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007e16:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007e1a:	6800      	ldr	r0, [r0, #0]
 8007e1c:	f000 fe49 	bl	8008ab2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007e20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4413      	add	r3, r2
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e46:	817b      	strh	r3, [r7, #10]
 8007e48:	897b      	ldrh	r3, [r7, #10]
 8007e4a:	f083 0310 	eor.w	r3, r3, #16
 8007e4e:	817b      	strh	r3, [r7, #10]
 8007e50:	897b      	ldrh	r3, [r7, #10]
 8007e52:	f083 0320 	eor.w	r3, r3, #32
 8007e56:	817b      	strh	r3, [r7, #10]
 8007e58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	441a      	add	r2, r3
 8007e72:	897b      	ldrh	r3, [r7, #10]
 8007e74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	8013      	strh	r3, [r2, #0]
 8007e88:	f000 bcdf 	b.w	800884a <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007e8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	7b1b      	ldrb	r3, [r3, #12]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f040 80bc 	bne.w	8008016 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007e9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ea2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	699a      	ldr	r2, [r3, #24]
 8007eaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d917      	bls.n	8007eea <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8007eca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ece:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007eda:	1ad2      	subs	r2, r2, r3
 8007edc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ee0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	619a      	str	r2, [r3, #24]
 8007ee8:	e00e      	b.n	8007f08 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007eea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	699b      	ldr	r3, [r3, #24]
 8007ef6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8007efa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007efe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2200      	movs	r2, #0
 8007f06:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007f08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f0c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	461a      	mov	r2, r3
 8007f28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	011a      	lsls	r2, r3, #4
 8007f40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f44:	4413      	add	r3, r2
 8007f46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007f4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f52:	881b      	ldrh	r3, [r3, #0]
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f60:	801a      	strh	r2, [r3, #0]
 8007f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d10d      	bne.n	8007f86 <USB_EPStartXfer+0xe94>
 8007f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f6e:	881b      	ldrh	r3, [r3, #0]
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f7a:	b29a      	uxth	r2, r3
 8007f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f80:	801a      	strh	r2, [r3, #0]
 8007f82:	f000 bc28 	b.w	80087d6 <USB_EPStartXfer+0x16e4>
 8007f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f8a:	2b3e      	cmp	r3, #62	; 0x3e
 8007f8c:	d81f      	bhi.n	8007fce <USB_EPStartXfer+0xedc>
 8007f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f92:	085b      	lsrs	r3, r3, #1
 8007f94:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f9c:	f003 0301 	and.w	r3, r3, #1
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d004      	beq.n	8007fae <USB_EPStartXfer+0xebc>
 8007fa4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007fa8:	3301      	adds	r3, #1
 8007faa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007fae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	029b      	lsls	r3, r3, #10
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fc8:	801a      	strh	r2, [r3, #0]
 8007fca:	f000 bc04 	b.w	80087d6 <USB_EPStartXfer+0x16e4>
 8007fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fd2:	095b      	lsrs	r3, r3, #5
 8007fd4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fdc:	f003 031f 	and.w	r3, r3, #31
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d104      	bne.n	8007fee <USB_EPStartXfer+0xefc>
 8007fe4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ff2:	881b      	ldrh	r3, [r3, #0]
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	029b      	lsls	r3, r3, #10
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	4313      	orrs	r3, r2
 8008002:	b29b      	uxth	r3, r3
 8008004:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008008:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800800c:	b29a      	uxth	r2, r3
 800800e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008012:	801a      	strh	r2, [r3, #0]
 8008014:	e3df      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008016:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800801a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	78db      	ldrb	r3, [r3, #3]
 8008022:	2b02      	cmp	r3, #2
 8008024:	f040 8218 	bne.w	8008458 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800802c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	785b      	ldrb	r3, [r3, #1]
 8008034:	2b00      	cmp	r3, #0
 8008036:	f040 809d 	bne.w	8008174 <USB_EPStartXfer+0x1082>
 800803a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800803e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008048:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800804c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008056:	b29b      	uxth	r3, r3
 8008058:	461a      	mov	r2, r3
 800805a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800805e:	4413      	add	r3, r2
 8008060:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008068:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	011a      	lsls	r2, r3, #4
 8008072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008076:	4413      	add	r3, r2
 8008078:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800807c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008080:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008084:	881b      	ldrh	r3, [r3, #0]
 8008086:	b29b      	uxth	r3, r3
 8008088:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800808c:	b29a      	uxth	r2, r3
 800808e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008092:	801a      	strh	r2, [r3, #0]
 8008094:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008098:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10c      	bne.n	80080be <USB_EPStartXfer+0xfcc>
 80080a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80080a8:	881b      	ldrh	r3, [r3, #0]
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80080ba:	801a      	strh	r2, [r3, #0]
 80080bc:	e08f      	b.n	80081de <USB_EPStartXfer+0x10ec>
 80080be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	2b3e      	cmp	r3, #62	; 0x3e
 80080cc:	d826      	bhi.n	800811c <USB_EPStartXfer+0x102a>
 80080ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	085b      	lsrs	r3, r3, #1
 80080dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80080e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	f003 0301 	and.w	r3, r3, #1
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d004      	beq.n	80080fe <USB_EPStartXfer+0x100c>
 80080f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080f8:	3301      	adds	r3, #1
 80080fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80080fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008102:	881b      	ldrh	r3, [r3, #0]
 8008104:	b29a      	uxth	r2, r3
 8008106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800810a:	b29b      	uxth	r3, r3
 800810c:	029b      	lsls	r3, r3, #10
 800810e:	b29b      	uxth	r3, r3
 8008110:	4313      	orrs	r3, r2
 8008112:	b29a      	uxth	r2, r3
 8008114:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008118:	801a      	strh	r2, [r3, #0]
 800811a:	e060      	b.n	80081de <USB_EPStartXfer+0x10ec>
 800811c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008120:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	095b      	lsrs	r3, r3, #5
 800812a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800812e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008132:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	f003 031f 	and.w	r3, r3, #31
 800813e:	2b00      	cmp	r3, #0
 8008140:	d104      	bne.n	800814c <USB_EPStartXfer+0x105a>
 8008142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008146:	3b01      	subs	r3, #1
 8008148:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800814c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29a      	uxth	r2, r3
 8008154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008158:	b29b      	uxth	r3, r3
 800815a:	029b      	lsls	r3, r3, #10
 800815c:	b29b      	uxth	r3, r3
 800815e:	4313      	orrs	r3, r2
 8008160:	b29b      	uxth	r3, r3
 8008162:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008166:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800816a:	b29a      	uxth	r2, r3
 800816c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008170:	801a      	strh	r2, [r3, #0]
 8008172:	e034      	b.n	80081de <USB_EPStartXfer+0x10ec>
 8008174:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008178:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	785b      	ldrb	r3, [r3, #1]
 8008180:	2b01      	cmp	r3, #1
 8008182:	d12c      	bne.n	80081de <USB_EPStartXfer+0x10ec>
 8008184:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008188:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008196:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80081a8:	4413      	add	r3, r2
 80081aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	011a      	lsls	r2, r3, #4
 80081bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80081c0:	4413      	add	r3, r2
 80081c2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80081c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80081dc:	801a      	strh	r2, [r3, #0]
 80081de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80081ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	785b      	ldrb	r3, [r3, #1]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f040 809d 	bne.w	8008338 <USB_EPStartXfer+0x1246>
 80081fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008202:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800820c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008210:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800821a:	b29b      	uxth	r3, r3
 800821c:	461a      	mov	r2, r3
 800821e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008222:	4413      	add	r3, r2
 8008224:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008228:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800822c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	011a      	lsls	r2, r3, #4
 8008236:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800823a:	4413      	add	r3, r2
 800823c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008240:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008244:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	b29b      	uxth	r3, r3
 800824c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008250:	b29a      	uxth	r2, r3
 8008252:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008256:	801a      	strh	r2, [r3, #0]
 8008258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800825c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10c      	bne.n	8008282 <USB_EPStartXfer+0x1190>
 8008268:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800826c:	881b      	ldrh	r3, [r3, #0]
 800826e:	b29b      	uxth	r3, r3
 8008270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008278:	b29a      	uxth	r2, r3
 800827a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800827e:	801a      	strh	r2, [r3, #0]
 8008280:	e088      	b.n	8008394 <USB_EPStartXfer+0x12a2>
 8008282:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008286:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	2b3e      	cmp	r3, #62	; 0x3e
 8008290:	d826      	bhi.n	80082e0 <USB_EPStartXfer+0x11ee>
 8008292:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008296:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	085b      	lsrs	r3, r3, #1
 80082a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80082a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d004      	beq.n	80082c2 <USB_EPStartXfer+0x11d0>
 80082b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082bc:	3301      	adds	r3, #1
 80082be:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80082c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80082c6:	881b      	ldrh	r3, [r3, #0]
 80082c8:	b29a      	uxth	r2, r3
 80082ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	029b      	lsls	r3, r3, #10
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	4313      	orrs	r3, r2
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80082dc:	801a      	strh	r2, [r3, #0]
 80082de:	e059      	b.n	8008394 <USB_EPStartXfer+0x12a2>
 80082e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	095b      	lsrs	r3, r3, #5
 80082ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80082f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	f003 031f 	and.w	r3, r3, #31
 8008302:	2b00      	cmp	r3, #0
 8008304:	d104      	bne.n	8008310 <USB_EPStartXfer+0x121e>
 8008306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800830a:	3b01      	subs	r3, #1
 800830c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008310:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	b29a      	uxth	r2, r3
 8008318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800831c:	b29b      	uxth	r3, r3
 800831e:	029b      	lsls	r3, r3, #10
 8008320:	b29b      	uxth	r3, r3
 8008322:	4313      	orrs	r3, r2
 8008324:	b29b      	uxth	r3, r3
 8008326:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800832a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800832e:	b29a      	uxth	r2, r3
 8008330:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008334:	801a      	strh	r2, [r3, #0]
 8008336:	e02d      	b.n	8008394 <USB_EPStartXfer+0x12a2>
 8008338:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800833c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	785b      	ldrb	r3, [r3, #1]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d125      	bne.n	8008394 <USB_EPStartXfer+0x12a2>
 8008348:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800834c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008356:	b29b      	uxth	r3, r3
 8008358:	461a      	mov	r2, r3
 800835a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800835e:	4413      	add	r3, r2
 8008360:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008368:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	011a      	lsls	r2, r3, #4
 8008372:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008376:	4413      	add	r3, r2
 8008378:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800837c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008380:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008384:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	b29a      	uxth	r2, r3
 800838e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008392:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008394:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008398:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f000 8218 	beq.w	80087d6 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80083a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4413      	add	r3, r2
 80083c0:	881b      	ldrh	r3, [r3, #0]
 80083c2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80083c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80083ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d005      	beq.n	80083de <USB_EPStartXfer+0x12ec>
 80083d2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80083d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10d      	bne.n	80083fa <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80083de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80083e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f040 81f5 	bne.w	80087d6 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80083ec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80083f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f040 81ee 	bne.w	80087d6 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80083fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008408:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	881b      	ldrh	r3, [r3, #0]
 8008416:	b29b      	uxth	r3, r3
 8008418:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800841c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008420:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008424:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008428:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008432:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	441a      	add	r2, r3
 800843e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008442:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008446:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800844a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800844e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008452:	b29b      	uxth	r3, r3
 8008454:	8013      	strh	r3, [r2, #0]
 8008456:	e1be      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008458:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800845c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	78db      	ldrb	r3, [r3, #3]
 8008464:	2b01      	cmp	r3, #1
 8008466:	f040 81b4 	bne.w	80087d2 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800846a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800846e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	699a      	ldr	r2, [r3, #24]
 8008476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800847a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	429a      	cmp	r2, r3
 8008484:	d917      	bls.n	80084b6 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 8008486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800848a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8008496:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800849a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	699a      	ldr	r2, [r3, #24]
 80084a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084a6:	1ad2      	subs	r2, r2, r3
 80084a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	619a      	str	r2, [r3, #24]
 80084b4:	e00e      	b.n	80084d4 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 80084b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	699b      	ldr	r3, [r3, #24]
 80084c2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80084c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2200      	movs	r2, #0
 80084d2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80084d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	785b      	ldrb	r3, [r3, #1]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f040 8085 	bne.w	80085f0 <USB_EPStartXfer+0x14fe>
 80084e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80084f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008502:	b29b      	uxth	r3, r3
 8008504:	461a      	mov	r2, r3
 8008506:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800850a:	4413      	add	r3, r2
 800850c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008510:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008514:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	011a      	lsls	r2, r3, #4
 800851e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008522:	4413      	add	r3, r2
 8008524:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008528:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800852c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008530:	881b      	ldrh	r3, [r3, #0]
 8008532:	b29b      	uxth	r3, r3
 8008534:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008538:	b29a      	uxth	r2, r3
 800853a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800853e:	801a      	strh	r2, [r3, #0]
 8008540:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008544:	2b00      	cmp	r3, #0
 8008546:	d10c      	bne.n	8008562 <USB_EPStartXfer+0x1470>
 8008548:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800854c:	881b      	ldrh	r3, [r3, #0]
 800854e:	b29b      	uxth	r3, r3
 8008550:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008554:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008558:	b29a      	uxth	r2, r3
 800855a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800855e:	801a      	strh	r2, [r3, #0]
 8008560:	e077      	b.n	8008652 <USB_EPStartXfer+0x1560>
 8008562:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008566:	2b3e      	cmp	r3, #62	; 0x3e
 8008568:	d81e      	bhi.n	80085a8 <USB_EPStartXfer+0x14b6>
 800856a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800856e:	085b      	lsrs	r3, r3, #1
 8008570:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008578:	f003 0301 	and.w	r3, r3, #1
 800857c:	2b00      	cmp	r3, #0
 800857e:	d004      	beq.n	800858a <USB_EPStartXfer+0x1498>
 8008580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008584:	3301      	adds	r3, #1
 8008586:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800858a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800858e:	881b      	ldrh	r3, [r3, #0]
 8008590:	b29a      	uxth	r2, r3
 8008592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008596:	b29b      	uxth	r3, r3
 8008598:	029b      	lsls	r3, r3, #10
 800859a:	b29b      	uxth	r3, r3
 800859c:	4313      	orrs	r3, r2
 800859e:	b29a      	uxth	r2, r3
 80085a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085a4:	801a      	strh	r2, [r3, #0]
 80085a6:	e054      	b.n	8008652 <USB_EPStartXfer+0x1560>
 80085a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085ac:	095b      	lsrs	r3, r3, #5
 80085ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80085b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085b6:	f003 031f 	and.w	r3, r3, #31
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d104      	bne.n	80085c8 <USB_EPStartXfer+0x14d6>
 80085be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085c2:	3b01      	subs	r3, #1
 80085c4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80085c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085cc:	881b      	ldrh	r3, [r3, #0]
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	029b      	lsls	r3, r3, #10
 80085d8:	b29b      	uxth	r3, r3
 80085da:	4313      	orrs	r3, r2
 80085dc:	b29b      	uxth	r3, r3
 80085de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80085ec:	801a      	strh	r2, [r3, #0]
 80085ee:	e030      	b.n	8008652 <USB_EPStartXfer+0x1560>
 80085f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	785b      	ldrb	r3, [r3, #1]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d128      	bne.n	8008652 <USB_EPStartXfer+0x1560>
 8008600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008604:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800860e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008612:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800861c:	b29b      	uxth	r3, r3
 800861e:	461a      	mov	r2, r3
 8008620:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008624:	4413      	add	r3, r2
 8008626:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800862a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800862e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	011a      	lsls	r2, r3, #4
 8008638:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800863c:	4413      	add	r3, r2
 800863e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008642:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008646:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800864a:	b29a      	uxth	r2, r3
 800864c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008650:	801a      	strh	r2, [r3, #0]
 8008652:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008656:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008660:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	785b      	ldrb	r3, [r3, #1]
 800866c:	2b00      	cmp	r3, #0
 800866e:	f040 8085 	bne.w	800877c <USB_EPStartXfer+0x168a>
 8008672:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008676:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008680:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008684:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800868e:	b29b      	uxth	r3, r3
 8008690:	461a      	mov	r2, r3
 8008692:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008696:	4413      	add	r3, r2
 8008698:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800869c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	011a      	lsls	r2, r3, #4
 80086aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80086ae:	4413      	add	r3, r2
 80086b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80086b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086bc:	881b      	ldrh	r3, [r3, #0]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086c4:	b29a      	uxth	r2, r3
 80086c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086ca:	801a      	strh	r2, [r3, #0]
 80086cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d10c      	bne.n	80086ee <USB_EPStartXfer+0x15fc>
 80086d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	b29b      	uxth	r3, r3
 80086dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086e4:	b29a      	uxth	r2, r3
 80086e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086ea:	801a      	strh	r2, [r3, #0]
 80086ec:	e073      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
 80086ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086f2:	2b3e      	cmp	r3, #62	; 0x3e
 80086f4:	d81e      	bhi.n	8008734 <USB_EPStartXfer+0x1642>
 80086f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086fa:	085b      	lsrs	r3, r3, #1
 80086fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008700:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b00      	cmp	r3, #0
 800870a:	d004      	beq.n	8008716 <USB_EPStartXfer+0x1624>
 800870c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008710:	3301      	adds	r3, #1
 8008712:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008716:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800871a:	881b      	ldrh	r3, [r3, #0]
 800871c:	b29a      	uxth	r2, r3
 800871e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008722:	b29b      	uxth	r3, r3
 8008724:	029b      	lsls	r3, r3, #10
 8008726:	b29b      	uxth	r3, r3
 8008728:	4313      	orrs	r3, r2
 800872a:	b29a      	uxth	r2, r3
 800872c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008730:	801a      	strh	r2, [r3, #0]
 8008732:	e050      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
 8008734:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008738:	095b      	lsrs	r3, r3, #5
 800873a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800873e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008742:	f003 031f 	and.w	r3, r3, #31
 8008746:	2b00      	cmp	r3, #0
 8008748:	d104      	bne.n	8008754 <USB_EPStartXfer+0x1662>
 800874a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800874e:	3b01      	subs	r3, #1
 8008750:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008754:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008758:	881b      	ldrh	r3, [r3, #0]
 800875a:	b29a      	uxth	r2, r3
 800875c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008760:	b29b      	uxth	r3, r3
 8008762:	029b      	lsls	r3, r3, #10
 8008764:	b29b      	uxth	r3, r3
 8008766:	4313      	orrs	r3, r2
 8008768:	b29b      	uxth	r3, r3
 800876a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800876e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008772:	b29a      	uxth	r2, r3
 8008774:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008778:	801a      	strh	r2, [r3, #0]
 800877a:	e02c      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
 800877c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008780:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	785b      	ldrb	r3, [r3, #1]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d124      	bne.n	80087d6 <USB_EPStartXfer+0x16e4>
 800878c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008790:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800879a:	b29b      	uxth	r3, r3
 800879c:	461a      	mov	r2, r3
 800879e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80087a2:	4413      	add	r3, r2
 80087a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80087a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	011a      	lsls	r2, r3, #4
 80087b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80087ba:	4413      	add	r3, r2
 80087bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80087c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087c8:	b29a      	uxth	r2, r3
 80087ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80087ce:	801a      	strh	r2, [r3, #0]
 80087d0:	e001      	b.n	80087d6 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e03a      	b.n	800884c <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80087d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087fc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8008800:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8008804:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008808:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800880c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8008810:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008814:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8008818:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800881c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008826:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	441a      	add	r2, r3
 8008832:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8008836:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800883a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800883e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008846:	b29b      	uxth	r3, r3
 8008848:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008856:	b480      	push	{r7}
 8008858:	b085      	sub	sp, #20
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	785b      	ldrb	r3, [r3, #1]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d020      	beq.n	80088aa <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	4413      	add	r3, r2
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	b29b      	uxth	r3, r3
 8008876:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800887a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800887e:	81bb      	strh	r3, [r7, #12]
 8008880:	89bb      	ldrh	r3, [r7, #12]
 8008882:	f083 0310 	eor.w	r3, r3, #16
 8008886:	81bb      	strh	r3, [r7, #12]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	441a      	add	r2, r3
 8008892:	89bb      	ldrh	r3, [r7, #12]
 8008894:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008898:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800889c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	8013      	strh	r3, [r2, #0]
 80088a8:	e01f      	b.n	80088ea <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	4413      	add	r3, r2
 80088b4:	881b      	ldrh	r3, [r3, #0]
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088c0:	81fb      	strh	r3, [r7, #14]
 80088c2:	89fb      	ldrh	r3, [r7, #14]
 80088c4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80088c8:	81fb      	strh	r3, [r7, #14]
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	441a      	add	r2, r3
 80088d4:	89fb      	ldrh	r3, [r7, #14]
 80088d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b087      	sub	sp, #28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	7b1b      	ldrb	r3, [r3, #12]
 8008906:	2b00      	cmp	r3, #0
 8008908:	f040 809d 	bne.w	8008a46 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	785b      	ldrb	r3, [r3, #1]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d04c      	beq.n	80089ae <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4413      	add	r3, r2
 800891e:	881b      	ldrh	r3, [r3, #0]
 8008920:	823b      	strh	r3, [r7, #16]
 8008922:	8a3b      	ldrh	r3, [r7, #16]
 8008924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008928:	2b00      	cmp	r3, #0
 800892a:	d01b      	beq.n	8008964 <USB_EPClearStall+0x6c>
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	b29b      	uxth	r3, r3
 800893a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800893e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008942:	81fb      	strh	r3, [r7, #14]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	441a      	add	r2, r3
 800894e:	89fb      	ldrh	r3, [r7, #14]
 8008950:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008954:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008958:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800895c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008960:	b29b      	uxth	r3, r3
 8008962:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	78db      	ldrb	r3, [r3, #3]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d06c      	beq.n	8008a46 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	4413      	add	r3, r2
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	b29b      	uxth	r3, r3
 800897a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800897e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008982:	81bb      	strh	r3, [r7, #12]
 8008984:	89bb      	ldrh	r3, [r7, #12]
 8008986:	f083 0320 	eor.w	r3, r3, #32
 800898a:	81bb      	strh	r3, [r7, #12]
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	441a      	add	r2, r3
 8008996:	89bb      	ldrh	r3, [r7, #12]
 8008998:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800899c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	8013      	strh	r3, [r2, #0]
 80089ac:	e04b      	b.n	8008a46 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	4413      	add	r3, r2
 80089b8:	881b      	ldrh	r3, [r3, #0]
 80089ba:	82fb      	strh	r3, [r7, #22]
 80089bc:	8afb      	ldrh	r3, [r7, #22]
 80089be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d01b      	beq.n	80089fe <USB_EPClearStall+0x106>
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	4413      	add	r3, r2
 80089d0:	881b      	ldrh	r3, [r3, #0]
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089dc:	82bb      	strh	r3, [r7, #20]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	441a      	add	r2, r3
 80089e8:	8abb      	ldrh	r3, [r7, #20]
 80089ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80089f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	881b      	ldrh	r3, [r3, #0]
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a14:	827b      	strh	r3, [r7, #18]
 8008a16:	8a7b      	ldrh	r3, [r7, #18]
 8008a18:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008a1c:	827b      	strh	r3, [r7, #18]
 8008a1e:	8a7b      	ldrh	r3, [r7, #18]
 8008a20:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008a24:	827b      	strh	r3, [r7, #18]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	441a      	add	r2, r3
 8008a30:	8a7b      	ldrh	r3, [r7, #18]
 8008a32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	371c      	adds	r7, #28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008a60:	78fb      	ldrb	r3, [r7, #3]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d103      	bne.n	8008a6e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2280      	movs	r2, #128	; 0x80
 8008a6a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b083      	sub	sp, #12
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008a84:	2300      	movs	r3, #0
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr

08008a92 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008a92:	b480      	push	{r7}
 8008a94:	b085      	sub	sp, #20
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3714      	adds	r7, #20
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr

08008ab2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008ab2:	b480      	push	{r7}
 8008ab4:	b08b      	sub	sp, #44	; 0x2c
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	60f8      	str	r0, [r7, #12]
 8008aba:	60b9      	str	r1, [r7, #8]
 8008abc:	4611      	mov	r1, r2
 8008abe:	461a      	mov	r2, r3
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	80fb      	strh	r3, [r7, #6]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008ac8:	88bb      	ldrh	r3, [r7, #4]
 8008aca:	3301      	adds	r3, #1
 8008acc:	085b      	lsrs	r3, r3, #1
 8008ace:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008ad8:	88fb      	ldrh	r3, [r7, #6]
 8008ada:	005a      	lsls	r2, r3, #1
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	4413      	add	r3, r2
 8008ae0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ae4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8008aea:	e01e      	b.n	8008b2a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	3301      	adds	r3, #1
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	021b      	lsls	r3, r3, #8
 8008afa:	b21a      	sxth	r2, r3
 8008afc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	b21b      	sxth	r3, r3
 8008b04:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008b06:	6a3b      	ldr	r3, [r7, #32]
 8008b08:	8a7a      	ldrh	r2, [r7, #18]
 8008b0a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	3302      	adds	r3, #2
 8008b10:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008b12:	6a3b      	ldr	r3, [r7, #32]
 8008b14:	3302      	adds	r3, #2
 8008b16:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	3301      	adds	r3, #1
 8008b22:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b26:	3b01      	subs	r3, #1
 8008b28:	627b      	str	r3, [r7, #36]	; 0x24
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1dd      	bne.n	8008aec <USB_WritePMA+0x3a>
  }
}
 8008b30:	bf00      	nop
 8008b32:	bf00      	nop
 8008b34:	372c      	adds	r7, #44	; 0x2c
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b08b      	sub	sp, #44	; 0x2c
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	60f8      	str	r0, [r7, #12]
 8008b46:	60b9      	str	r1, [r7, #8]
 8008b48:	4611      	mov	r1, r2
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	80fb      	strh	r3, [r7, #6]
 8008b50:	4613      	mov	r3, r2
 8008b52:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008b54:	88bb      	ldrh	r3, [r7, #4]
 8008b56:	085b      	lsrs	r3, r3, #1
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008b64:	88fb      	ldrh	r3, [r7, #6]
 8008b66:	005a      	lsls	r2, r3, #1
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b70:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	627b      	str	r3, [r7, #36]	; 0x24
 8008b76:	e01b      	b.n	8008bb0 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	881b      	ldrh	r3, [r3, #0]
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008b80:	6a3b      	ldr	r3, [r7, #32]
 8008b82:	3302      	adds	r3, #2
 8008b84:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	b2da      	uxtb	r2, r3
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	3301      	adds	r3, #1
 8008b92:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	0a1b      	lsrs	r3, r3, #8
 8008b98:	b2da      	uxtb	r2, r3
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	3302      	adds	r3, #2
 8008ba8:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bac:	3b01      	subs	r3, #1
 8008bae:	627b      	str	r3, [r7, #36]	; 0x24
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d1e0      	bne.n	8008b78 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008bb6:	88bb      	ldrh	r3, [r7, #4]
 8008bb8:	f003 0301 	and.w	r3, r3, #1
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d007      	beq.n	8008bd2 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008bc2:	6a3b      	ldr	r3, [r7, #32]
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	b2da      	uxtb	r2, r3
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	701a      	strb	r2, [r3, #0]
  }
}
 8008bd2:	bf00      	nop
 8008bd4:	372c      	adds	r7, #44	; 0x2c
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b084      	sub	sp, #16
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	460b      	mov	r3, r1
 8008be8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	7c1b      	ldrb	r3, [r3, #16]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d115      	bne.n	8008c22 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008bf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	2181      	movs	r1, #129	; 0x81
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f001 feb9 	bl	800a976 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008c0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c0e:	2202      	movs	r2, #2
 8008c10:	2101      	movs	r1, #1
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 feaf 	bl	800a976 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008c20:	e012      	b.n	8008c48 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008c22:	2340      	movs	r3, #64	; 0x40
 8008c24:	2202      	movs	r2, #2
 8008c26:	2181      	movs	r1, #129	; 0x81
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f001 fea4 	bl	800a976 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008c34:	2340      	movs	r3, #64	; 0x40
 8008c36:	2202      	movs	r2, #2
 8008c38:	2101      	movs	r1, #1
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f001 fe9b 	bl	800a976 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008c48:	2308      	movs	r3, #8
 8008c4a:	2203      	movs	r2, #3
 8008c4c:	2182      	movs	r1, #130	; 0x82
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f001 fe91 	bl	800a976 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008c5a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008c5e:	f001 ffb1 	bl	800abc4 <USBD_static_malloc>
 8008c62:	4602      	mov	r2, r0
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d102      	bne.n	8008c7a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008c74:	2301      	movs	r3, #1
 8008c76:	73fb      	strb	r3, [r7, #15]
 8008c78:	e026      	b.n	8008cc8 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c80:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	7c1b      	ldrb	r3, [r3, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d109      	bne.n	8008cb8 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008caa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cae:	2101      	movs	r1, #1
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f001 ff51 	bl	800ab58 <USBD_LL_PrepareReceive>
 8008cb6:	e007      	b.n	8008cc8 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008cbe:	2340      	movs	r3, #64	; 0x40
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f001 ff48 	bl	800ab58 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
 8008cda:	460b      	mov	r3, r1
 8008cdc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008ce2:	2181      	movs	r1, #129	; 0x81
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f001 fe6c 	bl	800a9c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f001 fe65 	bl	800a9c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008d00:	2182      	movs	r1, #130	; 0x82
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f001 fe5d 	bl	800a9c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00e      	beq.n	8008d36 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f001 ff59 	bl	800abe0 <USBD_static_free>
    pdev->pClassData = NULL;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d50:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008d56:	2300      	movs	r3, #0
 8008d58:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d039      	beq.n	8008dde <USBD_CDC_Setup+0x9e>
 8008d6a:	2b20      	cmp	r3, #32
 8008d6c:	d17f      	bne.n	8008e6e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	88db      	ldrh	r3, [r3, #6]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d029      	beq.n	8008dca <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	b25b      	sxtb	r3, r3
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	da11      	bge.n	8008da4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008d8c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	88d2      	ldrh	r2, [r2, #6]
 8008d92:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008d94:	6939      	ldr	r1, [r7, #16]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	88db      	ldrh	r3, [r3, #6]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f001 fa14 	bl	800a1ca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008da2:	e06b      	b.n	8008e7c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	785a      	ldrb	r2, [r3, #1]
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	88db      	ldrh	r3, [r3, #6]
 8008db2:	b2da      	uxtb	r2, r3
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008dba:	6939      	ldr	r1, [r7, #16]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	88db      	ldrh	r3, [r3, #6]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f001 fa2f 	bl	800a226 <USBD_CtlPrepareRx>
      break;
 8008dc8:	e058      	b.n	8008e7c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	683a      	ldr	r2, [r7, #0]
 8008dd4:	7850      	ldrb	r0, [r2, #1]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	6839      	ldr	r1, [r7, #0]
 8008dda:	4798      	blx	r3
      break;
 8008ddc:	e04e      	b.n	8008e7c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	785b      	ldrb	r3, [r3, #1]
 8008de2:	2b0b      	cmp	r3, #11
 8008de4:	d02e      	beq.n	8008e44 <USBD_CDC_Setup+0x104>
 8008de6:	2b0b      	cmp	r3, #11
 8008de8:	dc38      	bgt.n	8008e5c <USBD_CDC_Setup+0x11c>
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d002      	beq.n	8008df4 <USBD_CDC_Setup+0xb4>
 8008dee:	2b0a      	cmp	r3, #10
 8008df0:	d014      	beq.n	8008e1c <USBD_CDC_Setup+0xdc>
 8008df2:	e033      	b.n	8008e5c <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d107      	bne.n	8008e0e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008dfe:	f107 030c 	add.w	r3, r7, #12
 8008e02:	2202      	movs	r2, #2
 8008e04:	4619      	mov	r1, r3
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f001 f9df 	bl	800a1ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e0c:	e02e      	b.n	8008e6c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008e0e:	6839      	ldr	r1, [r7, #0]
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f001 f96f 	bl	800a0f4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e16:	2302      	movs	r3, #2
 8008e18:	75fb      	strb	r3, [r7, #23]
          break;
 8008e1a:	e027      	b.n	8008e6c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e22:	2b03      	cmp	r3, #3
 8008e24:	d107      	bne.n	8008e36 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008e26:	f107 030f 	add.w	r3, r7, #15
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f001 f9cb 	bl	800a1ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e34:	e01a      	b.n	8008e6c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008e36:	6839      	ldr	r1, [r7, #0]
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f001 f95b 	bl	800a0f4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e3e:	2302      	movs	r3, #2
 8008e40:	75fb      	strb	r3, [r7, #23]
          break;
 8008e42:	e013      	b.n	8008e6c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e4a:	2b03      	cmp	r3, #3
 8008e4c:	d00d      	beq.n	8008e6a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008e4e:	6839      	ldr	r1, [r7, #0]
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f001 f94f 	bl	800a0f4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e56:	2302      	movs	r3, #2
 8008e58:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008e5a:	e006      	b.n	8008e6a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f001 f948 	bl	800a0f4 <USBD_CtlError>
          ret = USBD_FAIL;
 8008e64:	2302      	movs	r3, #2
 8008e66:	75fb      	strb	r3, [r7, #23]
          break;
 8008e68:	e000      	b.n	8008e6c <USBD_CDC_Setup+0x12c>
          break;
 8008e6a:	bf00      	nop
      }
      break;
 8008e6c:	e006      	b.n	8008e7c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008e6e:	6839      	ldr	r1, [r7, #0]
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f001 f93f 	bl	800a0f4 <USBD_CtlError>
      ret = USBD_FAIL;
 8008e76:	2302      	movs	r3, #2
 8008e78:	75fb      	strb	r3, [r7, #23]
      break;
 8008e7a:	bf00      	nop
  }

  return ret;
 8008e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3718      	adds	r7, #24
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b084      	sub	sp, #16
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	460b      	mov	r3, r1
 8008e90:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e98:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008ea0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d03a      	beq.n	8008f22 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008eac:	78fa      	ldrb	r2, [r7, #3]
 8008eae:	6879      	ldr	r1, [r7, #4]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	4413      	add	r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	440b      	add	r3, r1
 8008eba:	331c      	adds	r3, #28
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d029      	beq.n	8008f16 <USBD_CDC_DataIn+0x90>
 8008ec2:	78fa      	ldrb	r2, [r7, #3]
 8008ec4:	6879      	ldr	r1, [r7, #4]
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	440b      	add	r3, r1
 8008ed0:	331c      	adds	r3, #28
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	78f9      	ldrb	r1, [r7, #3]
 8008ed6:	68b8      	ldr	r0, [r7, #8]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	440b      	add	r3, r1
 8008ede:	00db      	lsls	r3, r3, #3
 8008ee0:	4403      	add	r3, r0
 8008ee2:	3320      	adds	r3, #32
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	fbb2 f1f3 	udiv	r1, r2, r3
 8008eea:	fb01 f303 	mul.w	r3, r1, r3
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d110      	bne.n	8008f16 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008ef4:	78fa      	ldrb	r2, [r7, #3]
 8008ef6:	6879      	ldr	r1, [r7, #4]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	440b      	add	r3, r1
 8008f02:	331c      	adds	r3, #28
 8008f04:	2200      	movs	r2, #0
 8008f06:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008f08:	78f9      	ldrb	r1, [r7, #3]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f001 fdff 	bl	800ab12 <USBD_LL_Transmit>
 8008f14:	e003      	b.n	8008f1e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	e000      	b.n	8008f24 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008f22:	2302      	movs	r3, #2
  }
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f3e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008f40:	78fb      	ldrb	r3, [r7, #3]
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 fe2a 	bl	800ab9e <USBD_LL_GetRxDataSize>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d00d      	beq.n	8008f78 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008f70:	4611      	mov	r1, r2
 8008f72:	4798      	blx	r3

    return USBD_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	e000      	b.n	8008f7a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008f78:	2302      	movs	r3, #2
  }
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008f82:	b580      	push	{r7, lr}
 8008f84:	b084      	sub	sp, #16
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f90:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d015      	beq.n	8008fc8 <USBD_CDC_EP0_RxReady+0x46>
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008fa2:	2bff      	cmp	r3, #255	; 0xff
 8008fa4:	d010      	beq.n	8008fc8 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008fb4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008fbc:	b292      	uxth	r2, r2
 8008fbe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	22ff      	movs	r2, #255	; 0xff
 8008fc4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
	...

08008fd4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2243      	movs	r2, #67	; 0x43
 8008fe0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008fe2:	4b03      	ldr	r3, [pc, #12]	; (8008ff0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr
 8008ff0:	200000a8 	.word	0x200000a8

08008ff4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2243      	movs	r2, #67	; 0x43
 8009000:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009002:	4b03      	ldr	r3, [pc, #12]	; (8009010 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009004:	4618      	mov	r0, r3
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr
 8009010:	20000064 	.word	0x20000064

08009014 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2243      	movs	r2, #67	; 0x43
 8009020:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009022:	4b03      	ldr	r3, [pc, #12]	; (8009030 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009024:	4618      	mov	r0, r3
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	200000ec 	.word	0x200000ec

08009034 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	220a      	movs	r2, #10
 8009040:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009042:	4b03      	ldr	r3, [pc, #12]	; (8009050 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009044:	4618      	mov	r0, r3
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	20000020 	.word	0x20000020

08009054 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800905e:	2302      	movs	r3, #2
 8009060:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d005      	beq.n	8009074 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009074:	7bfb      	ldrb	r3, [r7, #15]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr

08009082 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009082:	b480      	push	{r7}
 8009084:	b087      	sub	sp, #28
 8009086:	af00      	add	r7, sp, #0
 8009088:	60f8      	str	r0, [r7, #12]
 800908a:	60b9      	str	r1, [r7, #8]
 800908c:	4613      	mov	r3, r2
 800908e:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009096:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	68ba      	ldr	r2, [r7, #8]
 800909c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80090a0:	88fa      	ldrh	r2, [r7, #6]
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b085      	sub	sp, #20
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
 80090be:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090c6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3714      	adds	r7, #20
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr

080090de <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b084      	sub	sp, #16
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ec:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d01c      	beq.n	8009132 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d115      	bne.n	800912e <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2201      	movs	r2, #1
 8009106:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009120:	b29b      	uxth	r3, r3
 8009122:	2181      	movs	r1, #129	; 0x81
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f001 fcf4 	bl	800ab12 <USBD_LL_Transmit>

      return USBD_OK;
 800912a:	2300      	movs	r3, #0
 800912c:	e002      	b.n	8009134 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800912e:	2301      	movs	r3, #1
 8009130:	e000      	b.n	8009134 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009132:	2302      	movs	r3, #2
  }
}
 8009134:	4618      	mov	r0, r3
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800914a:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009152:	2b00      	cmp	r3, #0
 8009154:	d017      	beq.n	8009186 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	7c1b      	ldrb	r3, [r3, #16]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d109      	bne.n	8009172 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009168:	2101      	movs	r1, #1
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 fcf4 	bl	800ab58 <USBD_LL_PrepareReceive>
 8009170:	e007      	b.n	8009182 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009178:	2340      	movs	r3, #64	; 0x40
 800917a:	2101      	movs	r1, #1
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f001 fceb 	bl	800ab58 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	e000      	b.n	8009188 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009186:	2302      	movs	r3, #2
  }
}
 8009188:	4618      	mov	r0, r3
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	4613      	mov	r3, r2
 800919c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80091a4:	2302      	movs	r3, #2
 80091a6:	e01a      	b.n	80091de <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d003      	beq.n	80091ba <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d003      	beq.n	80091c8 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	79fa      	ldrb	r2, [r7, #7]
 80091d4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80091d6:	68f8      	ldr	r0, [r7, #12]
 80091d8:	f001 fb58 	bl	800a88c <USBD_LL_Init>

  return USBD_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3710      	adds	r7, #16
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80091e6:	b480      	push	{r7}
 80091e8:	b085      	sub	sp, #20
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
 80091ee:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80091f0:	2300      	movs	r3, #0
 80091f2:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d006      	beq.n	8009208 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	683a      	ldr	r2, [r7, #0]
 80091fe:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009202:	2300      	movs	r3, #0
 8009204:	73fb      	strb	r3, [r7, #15]
 8009206:	e001      	b.n	800920c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009208:	2302      	movs	r3, #2
 800920a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800920c:	7bfb      	ldrb	r3, [r7, #15]
}
 800920e:	4618      	mov	r0, r3
 8009210:	3714      	adds	r7, #20
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f001 fb8c 	bl	800a940 <USBD_LL_Start>

  return USBD_OK;
 8009228:	2300      	movs	r3, #0
}
 800922a:	4618      	mov	r0, r3
 800922c:	3708      	adds	r7, #8
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	460b      	mov	r3, r1
 8009252:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009254:	2302      	movs	r3, #2
 8009256:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00c      	beq.n	800927c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	78fa      	ldrb	r2, [r7, #3]
 800926c:	4611      	mov	r1, r2
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	4798      	blx	r3
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d101      	bne.n	800927c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009278:	2300      	movs	r3, #0
 800927a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800927c:	7bfb      	ldrb	r3, [r7, #15]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b082      	sub	sp, #8
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
 800928e:	460b      	mov	r3, r1
 8009290:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	78fa      	ldrb	r2, [r7, #3]
 800929c:	4611      	mov	r1, r2
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	4798      	blx	r3

  return USBD_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3708      	adds	r7, #8
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b082      	sub	sp, #8
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	4618      	mov	r0, r3
 80092c0:	f000 fedb 	bl	800a07a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092d2:	461a      	mov	r2, r3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80092e0:	f003 031f 	and.w	r3, r3, #31
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d016      	beq.n	8009316 <USBD_LL_SetupStage+0x6a>
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	d81c      	bhi.n	8009326 <USBD_LL_SetupStage+0x7a>
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d002      	beq.n	80092f6 <USBD_LL_SetupStage+0x4a>
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d008      	beq.n	8009306 <USBD_LL_SetupStage+0x5a>
 80092f4:	e017      	b.n	8009326 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 f9ce 	bl	80096a0 <USBD_StdDevReq>
      break;
 8009304:	e01a      	b.n	800933c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 fa30 	bl	8009774 <USBD_StdItfReq>
      break;
 8009314:	e012      	b.n	800933c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800931c:	4619      	mov	r1, r3
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fa70 	bl	8009804 <USBD_StdEPReq>
      break;
 8009324:	e00a      	b.n	800933c <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800932c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009330:	b2db      	uxtb	r3, r3
 8009332:	4619      	mov	r1, r3
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f001 fb63 	bl	800aa00 <USBD_LL_StallEP>
      break;
 800933a:	bf00      	nop
  }

  return USBD_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b086      	sub	sp, #24
 800934a:	af00      	add	r7, sp, #0
 800934c:	60f8      	str	r0, [r7, #12]
 800934e:	460b      	mov	r3, r1
 8009350:	607a      	str	r2, [r7, #4]
 8009352:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009354:	7afb      	ldrb	r3, [r7, #11]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d14b      	bne.n	80093f2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009360:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009368:	2b03      	cmp	r3, #3
 800936a:	d134      	bne.n	80093d6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	68da      	ldr	r2, [r3, #12]
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	691b      	ldr	r3, [r3, #16]
 8009374:	429a      	cmp	r2, r3
 8009376:	d919      	bls.n	80093ac <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	1ad2      	subs	r2, r2, r3
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	68da      	ldr	r2, [r3, #12]
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800938e:	429a      	cmp	r2, r3
 8009390:	d203      	bcs.n	800939a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009396:	b29b      	uxth	r3, r3
 8009398:	e002      	b.n	80093a0 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800939e:	b29b      	uxth	r3, r3
 80093a0:	461a      	mov	r2, r3
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f000 ff5c 	bl	800a262 <USBD_CtlContinueRx>
 80093aa:	e038      	b.n	800941e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d00a      	beq.n	80093ce <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80093be:	2b03      	cmp	r3, #3
 80093c0:	d105      	bne.n	80093ce <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f000 ff59 	bl	800a286 <USBD_CtlSendStatus>
 80093d4:	e023      	b.n	800941e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093dc:	2b05      	cmp	r3, #5
 80093de:	d11e      	bne.n	800941e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80093e8:	2100      	movs	r1, #0
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f001 fb08 	bl	800aa00 <USBD_LL_StallEP>
 80093f0:	e015      	b.n	800941e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00d      	beq.n	800941a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009404:	2b03      	cmp	r3, #3
 8009406:	d108      	bne.n	800941a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800940e:	699b      	ldr	r3, [r3, #24]
 8009410:	7afa      	ldrb	r2, [r7, #11]
 8009412:	4611      	mov	r1, r2
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	4798      	blx	r3
 8009418:	e001      	b.n	800941e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800941a:	2302      	movs	r3, #2
 800941c:	e000      	b.n	8009420 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	3718      	adds	r7, #24
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b086      	sub	sp, #24
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	460b      	mov	r3, r1
 8009432:	607a      	str	r2, [r7, #4]
 8009434:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009436:	7afb      	ldrb	r3, [r7, #11]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d17f      	bne.n	800953c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	3314      	adds	r3, #20
 8009440:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009448:	2b02      	cmp	r3, #2
 800944a:	d15c      	bne.n	8009506 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	68da      	ldr	r2, [r3, #12]
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	429a      	cmp	r2, r3
 8009456:	d915      	bls.n	8009484 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	68da      	ldr	r2, [r3, #12]
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	691b      	ldr	r3, [r3, #16]
 8009460:	1ad2      	subs	r2, r2, r3
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	b29b      	uxth	r3, r3
 800946c:	461a      	mov	r2, r3
 800946e:	6879      	ldr	r1, [r7, #4]
 8009470:	68f8      	ldr	r0, [r7, #12]
 8009472:	f000 fec6 	bl	800a202 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009476:	2300      	movs	r3, #0
 8009478:	2200      	movs	r2, #0
 800947a:	2100      	movs	r1, #0
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f001 fb6b 	bl	800ab58 <USBD_LL_PrepareReceive>
 8009482:	e04e      	b.n	8009522 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	697a      	ldr	r2, [r7, #20]
 800948a:	6912      	ldr	r2, [r2, #16]
 800948c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009490:	fb01 f202 	mul.w	r2, r1, r2
 8009494:	1a9b      	subs	r3, r3, r2
 8009496:	2b00      	cmp	r3, #0
 8009498:	d11c      	bne.n	80094d4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	689a      	ldr	r2, [r3, #8]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d316      	bcc.n	80094d4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	689a      	ldr	r2, [r3, #8]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d20f      	bcs.n	80094d4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80094b4:	2200      	movs	r2, #0
 80094b6:	2100      	movs	r1, #0
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f000 fea2 	bl	800a202 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094c6:	2300      	movs	r3, #0
 80094c8:	2200      	movs	r2, #0
 80094ca:	2100      	movs	r1, #0
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f001 fb43 	bl	800ab58 <USBD_LL_PrepareReceive>
 80094d2:	e026      	b.n	8009522 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00a      	beq.n	80094f6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094e6:	2b03      	cmp	r3, #3
 80094e8:	d105      	bne.n	80094f6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094f0:	68db      	ldr	r3, [r3, #12]
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80094f6:	2180      	movs	r1, #128	; 0x80
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f001 fa81 	bl	800aa00 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f000 fed4 	bl	800a2ac <USBD_CtlReceiveStatus>
 8009504:	e00d      	b.n	8009522 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800950c:	2b04      	cmp	r3, #4
 800950e:	d004      	beq.n	800951a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009516:	2b00      	cmp	r3, #0
 8009518:	d103      	bne.n	8009522 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800951a:	2180      	movs	r1, #128	; 0x80
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f001 fa6f 	bl	800aa00 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009528:	2b01      	cmp	r3, #1
 800952a:	d11d      	bne.n	8009568 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800952c:	68f8      	ldr	r0, [r7, #12]
 800952e:	f7ff fe80 	bl	8009232 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800953a:	e015      	b.n	8009568 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009542:	695b      	ldr	r3, [r3, #20]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d00d      	beq.n	8009564 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800954e:	2b03      	cmp	r3, #3
 8009550:	d108      	bne.n	8009564 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009558:	695b      	ldr	r3, [r3, #20]
 800955a:	7afa      	ldrb	r2, [r7, #11]
 800955c:	4611      	mov	r1, r2
 800955e:	68f8      	ldr	r0, [r7, #12]
 8009560:	4798      	blx	r3
 8009562:	e001      	b.n	8009568 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009564:	2302      	movs	r3, #2
 8009566:	e000      	b.n	800956a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3718      	adds	r7, #24
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}

08009572 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009572:	b580      	push	{r7, lr}
 8009574:	b082      	sub	sp, #8
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800957a:	2340      	movs	r3, #64	; 0x40
 800957c:	2200      	movs	r2, #0
 800957e:	2100      	movs	r1, #0
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f001 f9f8 	bl	800a976 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2201      	movs	r2, #1
 800958a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2240      	movs	r2, #64	; 0x40
 8009592:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009596:	2340      	movs	r3, #64	; 0x40
 8009598:	2200      	movs	r2, #0
 800959a:	2180      	movs	r1, #128	; 0x80
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 f9ea 	bl	800a976 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2201      	movs	r2, #1
 80095a6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2240      	movs	r2, #64	; 0x40
 80095ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d009      	beq.n	80095ea <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	6852      	ldr	r2, [r2, #4]
 80095e2:	b2d2      	uxtb	r2, r2
 80095e4:	4611      	mov	r1, r2
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	4798      	blx	r3
  }

  return USBD_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3708      	adds	r7, #8
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	460b      	mov	r3, r1
 80095fe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2204      	movs	r2, #4
 800962c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	370c      	adds	r7, #12
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800964c:	2b04      	cmp	r3, #4
 800964e:	d105      	bne.n	800965c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	370c      	adds	r7, #12
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr

0800966a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	b082      	sub	sp, #8
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009678:	2b03      	cmp	r3, #3
 800967a:	d10b      	bne.n	8009694 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009682:	69db      	ldr	r3, [r3, #28]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d005      	beq.n	8009694 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3708      	adds	r7, #8
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
	...

080096a0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b084      	sub	sp, #16
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096aa:	2300      	movs	r3, #0
 80096ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80096b6:	2b40      	cmp	r3, #64	; 0x40
 80096b8:	d005      	beq.n	80096c6 <USBD_StdDevReq+0x26>
 80096ba:	2b40      	cmp	r3, #64	; 0x40
 80096bc:	d84f      	bhi.n	800975e <USBD_StdDevReq+0xbe>
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d009      	beq.n	80096d6 <USBD_StdDevReq+0x36>
 80096c2:	2b20      	cmp	r3, #32
 80096c4:	d14b      	bne.n	800975e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	4798      	blx	r3
      break;
 80096d4:	e048      	b.n	8009768 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	785b      	ldrb	r3, [r3, #1]
 80096da:	2b09      	cmp	r3, #9
 80096dc:	d839      	bhi.n	8009752 <USBD_StdDevReq+0xb2>
 80096de:	a201      	add	r2, pc, #4	; (adr r2, 80096e4 <USBD_StdDevReq+0x44>)
 80096e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e4:	08009735 	.word	0x08009735
 80096e8:	08009749 	.word	0x08009749
 80096ec:	08009753 	.word	0x08009753
 80096f0:	0800973f 	.word	0x0800973f
 80096f4:	08009753 	.word	0x08009753
 80096f8:	08009717 	.word	0x08009717
 80096fc:	0800970d 	.word	0x0800970d
 8009700:	08009753 	.word	0x08009753
 8009704:	0800972b 	.word	0x0800972b
 8009708:	08009721 	.word	0x08009721
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800970c:	6839      	ldr	r1, [r7, #0]
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f9dc 	bl	8009acc <USBD_GetDescriptor>
          break;
 8009714:	e022      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009716:	6839      	ldr	r1, [r7, #0]
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 fb3f 	bl	8009d9c <USBD_SetAddress>
          break;
 800971e:	e01d      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009720:	6839      	ldr	r1, [r7, #0]
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 fb7e 	bl	8009e24 <USBD_SetConfig>
          break;
 8009728:	e018      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800972a:	6839      	ldr	r1, [r7, #0]
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fc07 	bl	8009f40 <USBD_GetConfig>
          break;
 8009732:	e013      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fc37 	bl	8009faa <USBD_GetStatus>
          break;
 800973c:	e00e      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800973e:	6839      	ldr	r1, [r7, #0]
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fc65 	bl	800a010 <USBD_SetFeature>
          break;
 8009746:	e009      	b.n	800975c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009748:	6839      	ldr	r1, [r7, #0]
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 fc74 	bl	800a038 <USBD_ClrFeature>
          break;
 8009750:	e004      	b.n	800975c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009752:	6839      	ldr	r1, [r7, #0]
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 fccd 	bl	800a0f4 <USBD_CtlError>
          break;
 800975a:	bf00      	nop
      }
      break;
 800975c:	e004      	b.n	8009768 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800975e:	6839      	ldr	r1, [r7, #0]
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fcc7 	bl	800a0f4 <USBD_CtlError>
      break;
 8009766:	bf00      	nop
  }

  return ret;
 8009768:	7bfb      	ldrb	r3, [r7, #15]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop

08009774 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800977e:	2300      	movs	r3, #0
 8009780:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	781b      	ldrb	r3, [r3, #0]
 8009786:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800978a:	2b40      	cmp	r3, #64	; 0x40
 800978c:	d005      	beq.n	800979a <USBD_StdItfReq+0x26>
 800978e:	2b40      	cmp	r3, #64	; 0x40
 8009790:	d82e      	bhi.n	80097f0 <USBD_StdItfReq+0x7c>
 8009792:	2b00      	cmp	r3, #0
 8009794:	d001      	beq.n	800979a <USBD_StdItfReq+0x26>
 8009796:	2b20      	cmp	r3, #32
 8009798:	d12a      	bne.n	80097f0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097a0:	3b01      	subs	r3, #1
 80097a2:	2b02      	cmp	r3, #2
 80097a4:	d81d      	bhi.n	80097e2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	889b      	ldrh	r3, [r3, #4]
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d813      	bhi.n	80097d8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	4798      	blx	r3
 80097be:	4603      	mov	r3, r0
 80097c0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	88db      	ldrh	r3, [r3, #6]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d110      	bne.n	80097ec <USBD_StdItfReq+0x78>
 80097ca:	7bfb      	ldrb	r3, [r7, #15]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d10d      	bne.n	80097ec <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 fd58 	bl	800a286 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80097d6:	e009      	b.n	80097ec <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 fc8a 	bl	800a0f4 <USBD_CtlError>
          break;
 80097e0:	e004      	b.n	80097ec <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80097e2:	6839      	ldr	r1, [r7, #0]
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f000 fc85 	bl	800a0f4 <USBD_CtlError>
          break;
 80097ea:	e000      	b.n	80097ee <USBD_StdItfReq+0x7a>
          break;
 80097ec:	bf00      	nop
      }
      break;
 80097ee:	e004      	b.n	80097fa <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fc7e 	bl	800a0f4 <USBD_CtlError>
      break;
 80097f8:	bf00      	nop
  }

  return USBD_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b084      	sub	sp, #16
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800980e:	2300      	movs	r3, #0
 8009810:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	889b      	ldrh	r3, [r3, #4]
 8009816:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009820:	2b40      	cmp	r3, #64	; 0x40
 8009822:	d007      	beq.n	8009834 <USBD_StdEPReq+0x30>
 8009824:	2b40      	cmp	r3, #64	; 0x40
 8009826:	f200 8146 	bhi.w	8009ab6 <USBD_StdEPReq+0x2b2>
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00a      	beq.n	8009844 <USBD_StdEPReq+0x40>
 800982e:	2b20      	cmp	r3, #32
 8009830:	f040 8141 	bne.w	8009ab6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	6839      	ldr	r1, [r7, #0]
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	4798      	blx	r3
      break;
 8009842:	e13d      	b.n	8009ac0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800984c:	2b20      	cmp	r3, #32
 800984e:	d10a      	bne.n	8009866 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	6839      	ldr	r1, [r7, #0]
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	4798      	blx	r3
 800985e:	4603      	mov	r3, r0
 8009860:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009862:	7bfb      	ldrb	r3, [r7, #15]
 8009864:	e12d      	b.n	8009ac2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	785b      	ldrb	r3, [r3, #1]
 800986a:	2b03      	cmp	r3, #3
 800986c:	d007      	beq.n	800987e <USBD_StdEPReq+0x7a>
 800986e:	2b03      	cmp	r3, #3
 8009870:	f300 811b 	bgt.w	8009aaa <USBD_StdEPReq+0x2a6>
 8009874:	2b00      	cmp	r3, #0
 8009876:	d072      	beq.n	800995e <USBD_StdEPReq+0x15a>
 8009878:	2b01      	cmp	r3, #1
 800987a:	d03a      	beq.n	80098f2 <USBD_StdEPReq+0xee>
 800987c:	e115      	b.n	8009aaa <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009884:	2b02      	cmp	r3, #2
 8009886:	d002      	beq.n	800988e <USBD_StdEPReq+0x8a>
 8009888:	2b03      	cmp	r3, #3
 800988a:	d015      	beq.n	80098b8 <USBD_StdEPReq+0xb4>
 800988c:	e02b      	b.n	80098e6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800988e:	7bbb      	ldrb	r3, [r7, #14]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00c      	beq.n	80098ae <USBD_StdEPReq+0xaa>
 8009894:	7bbb      	ldrb	r3, [r7, #14]
 8009896:	2b80      	cmp	r3, #128	; 0x80
 8009898:	d009      	beq.n	80098ae <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800989a:	7bbb      	ldrb	r3, [r7, #14]
 800989c:	4619      	mov	r1, r3
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f001 f8ae 	bl	800aa00 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80098a4:	2180      	movs	r1, #128	; 0x80
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f001 f8aa 	bl	800aa00 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80098ac:	e020      	b.n	80098f0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fc1f 	bl	800a0f4 <USBD_CtlError>
              break;
 80098b6:	e01b      	b.n	80098f0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	885b      	ldrh	r3, [r3, #2]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10e      	bne.n	80098de <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80098c0:	7bbb      	ldrb	r3, [r7, #14]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00b      	beq.n	80098de <USBD_StdEPReq+0xda>
 80098c6:	7bbb      	ldrb	r3, [r7, #14]
 80098c8:	2b80      	cmp	r3, #128	; 0x80
 80098ca:	d008      	beq.n	80098de <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	88db      	ldrh	r3, [r3, #6]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d104      	bne.n	80098de <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80098d4:	7bbb      	ldrb	r3, [r7, #14]
 80098d6:	4619      	mov	r1, r3
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f001 f891 	bl	800aa00 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fcd1 	bl	800a286 <USBD_CtlSendStatus>

              break;
 80098e4:	e004      	b.n	80098f0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80098e6:	6839      	ldr	r1, [r7, #0]
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fc03 	bl	800a0f4 <USBD_CtlError>
              break;
 80098ee:	bf00      	nop
          }
          break;
 80098f0:	e0e0      	b.n	8009ab4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098f8:	2b02      	cmp	r3, #2
 80098fa:	d002      	beq.n	8009902 <USBD_StdEPReq+0xfe>
 80098fc:	2b03      	cmp	r3, #3
 80098fe:	d015      	beq.n	800992c <USBD_StdEPReq+0x128>
 8009900:	e026      	b.n	8009950 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009902:	7bbb      	ldrb	r3, [r7, #14]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00c      	beq.n	8009922 <USBD_StdEPReq+0x11e>
 8009908:	7bbb      	ldrb	r3, [r7, #14]
 800990a:	2b80      	cmp	r3, #128	; 0x80
 800990c:	d009      	beq.n	8009922 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800990e:	7bbb      	ldrb	r3, [r7, #14]
 8009910:	4619      	mov	r1, r3
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f001 f874 	bl	800aa00 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009918:	2180      	movs	r1, #128	; 0x80
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f001 f870 	bl	800aa00 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009920:	e01c      	b.n	800995c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 fbe5 	bl	800a0f4 <USBD_CtlError>
              break;
 800992a:	e017      	b.n	800995c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	885b      	ldrh	r3, [r3, #2]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d112      	bne.n	800995a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009934:	7bbb      	ldrb	r3, [r7, #14]
 8009936:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800993a:	2b00      	cmp	r3, #0
 800993c:	d004      	beq.n	8009948 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800993e:	7bbb      	ldrb	r3, [r7, #14]
 8009940:	4619      	mov	r1, r3
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f001 f87b 	bl	800aa3e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fc9c 	bl	800a286 <USBD_CtlSendStatus>
              }
              break;
 800994e:	e004      	b.n	800995a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009950:	6839      	ldr	r1, [r7, #0]
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 fbce 	bl	800a0f4 <USBD_CtlError>
              break;
 8009958:	e000      	b.n	800995c <USBD_StdEPReq+0x158>
              break;
 800995a:	bf00      	nop
          }
          break;
 800995c:	e0aa      	b.n	8009ab4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009964:	2b02      	cmp	r3, #2
 8009966:	d002      	beq.n	800996e <USBD_StdEPReq+0x16a>
 8009968:	2b03      	cmp	r3, #3
 800996a:	d032      	beq.n	80099d2 <USBD_StdEPReq+0x1ce>
 800996c:	e097      	b.n	8009a9e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800996e:	7bbb      	ldrb	r3, [r7, #14]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d007      	beq.n	8009984 <USBD_StdEPReq+0x180>
 8009974:	7bbb      	ldrb	r3, [r7, #14]
 8009976:	2b80      	cmp	r3, #128	; 0x80
 8009978:	d004      	beq.n	8009984 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800997a:	6839      	ldr	r1, [r7, #0]
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fbb9 	bl	800a0f4 <USBD_CtlError>
                break;
 8009982:	e091      	b.n	8009aa8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009984:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009988:	2b00      	cmp	r3, #0
 800998a:	da0b      	bge.n	80099a4 <USBD_StdEPReq+0x1a0>
 800998c:	7bbb      	ldrb	r3, [r7, #14]
 800998e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009992:	4613      	mov	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	4413      	add	r3, r2
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	3310      	adds	r3, #16
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	4413      	add	r3, r2
 80099a0:	3304      	adds	r3, #4
 80099a2:	e00b      	b.n	80099bc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80099a4:	7bbb      	ldrb	r3, [r7, #14]
 80099a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099aa:	4613      	mov	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4413      	add	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	4413      	add	r3, r2
 80099ba:	3304      	adds	r3, #4
 80099bc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	2200      	movs	r2, #0
 80099c2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	2202      	movs	r2, #2
 80099c8:	4619      	mov	r1, r3
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fbfd 	bl	800a1ca <USBD_CtlSendData>
              break;
 80099d0:	e06a      	b.n	8009aa8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80099d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	da11      	bge.n	80099fe <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80099da:	7bbb      	ldrb	r3, [r7, #14]
 80099dc:	f003 020f 	and.w	r2, r3, #15
 80099e0:	6879      	ldr	r1, [r7, #4]
 80099e2:	4613      	mov	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4413      	add	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	440b      	add	r3, r1
 80099ec:	3318      	adds	r3, #24
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d117      	bne.n	8009a24 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80099f4:	6839      	ldr	r1, [r7, #0]
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fb7c 	bl	800a0f4 <USBD_CtlError>
                  break;
 80099fc:	e054      	b.n	8009aa8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	f003 020f 	and.w	r2, r3, #15
 8009a04:	6879      	ldr	r1, [r7, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	4413      	add	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	440b      	add	r3, r1
 8009a10:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d104      	bne.n	8009a24 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009a1a:	6839      	ldr	r1, [r7, #0]
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fb69 	bl	800a0f4 <USBD_CtlError>
                  break;
 8009a22:	e041      	b.n	8009aa8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	da0b      	bge.n	8009a44 <USBD_StdEPReq+0x240>
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
 8009a2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a32:	4613      	mov	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	3310      	adds	r3, #16
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	4413      	add	r3, r2
 8009a40:	3304      	adds	r3, #4
 8009a42:	e00b      	b.n	8009a5c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a44:	7bbb      	ldrb	r3, [r7, #14]
 8009a46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	4413      	add	r3, r2
 8009a5a:	3304      	adds	r3, #4
 8009a5c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009a5e:	7bbb      	ldrb	r3, [r7, #14]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d002      	beq.n	8009a6a <USBD_StdEPReq+0x266>
 8009a64:	7bbb      	ldrb	r3, [r7, #14]
 8009a66:	2b80      	cmp	r3, #128	; 0x80
 8009a68:	d103      	bne.n	8009a72 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	601a      	str	r2, [r3, #0]
 8009a70:	e00e      	b.n	8009a90 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
 8009a74:	4619      	mov	r1, r3
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f001 f800 	bl	800aa7c <USBD_LL_IsStallEP>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d003      	beq.n	8009a8a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	2201      	movs	r2, #1
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	e002      	b.n	8009a90 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	2202      	movs	r2, #2
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fb97 	bl	800a1ca <USBD_CtlSendData>
              break;
 8009a9c:	e004      	b.n	8009aa8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009a9e:	6839      	ldr	r1, [r7, #0]
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f000 fb27 	bl	800a0f4 <USBD_CtlError>
              break;
 8009aa6:	bf00      	nop
          }
          break;
 8009aa8:	e004      	b.n	8009ab4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009aaa:	6839      	ldr	r1, [r7, #0]
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 fb21 	bl	800a0f4 <USBD_CtlError>
          break;
 8009ab2:	bf00      	nop
      }
      break;
 8009ab4:	e004      	b.n	8009ac0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009ab6:	6839      	ldr	r1, [r7, #0]
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fb1b 	bl	800a0f4 <USBD_CtlError>
      break;
 8009abe:	bf00      	nop
  }

  return ret;
 8009ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
	...

08009acc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009ada:	2300      	movs	r3, #0
 8009adc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	885b      	ldrh	r3, [r3, #2]
 8009ae6:	0a1b      	lsrs	r3, r3, #8
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	3b01      	subs	r3, #1
 8009aec:	2b06      	cmp	r3, #6
 8009aee:	f200 8128 	bhi.w	8009d42 <USBD_GetDescriptor+0x276>
 8009af2:	a201      	add	r2, pc, #4	; (adr r2, 8009af8 <USBD_GetDescriptor+0x2c>)
 8009af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af8:	08009b15 	.word	0x08009b15
 8009afc:	08009b2d 	.word	0x08009b2d
 8009b00:	08009b6d 	.word	0x08009b6d
 8009b04:	08009d43 	.word	0x08009d43
 8009b08:	08009d43 	.word	0x08009d43
 8009b0c:	08009ce3 	.word	0x08009ce3
 8009b10:	08009d0f 	.word	0x08009d0f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	7c12      	ldrb	r2, [r2, #16]
 8009b20:	f107 0108 	add.w	r1, r7, #8
 8009b24:	4610      	mov	r0, r2
 8009b26:	4798      	blx	r3
 8009b28:	60f8      	str	r0, [r7, #12]
      break;
 8009b2a:	e112      	b.n	8009d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	7c1b      	ldrb	r3, [r3, #16]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10d      	bne.n	8009b50 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b3c:	f107 0208 	add.w	r2, r7, #8
 8009b40:	4610      	mov	r0, r2
 8009b42:	4798      	blx	r3
 8009b44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	3301      	adds	r3, #1
 8009b4a:	2202      	movs	r2, #2
 8009b4c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009b4e:	e100      	b.n	8009d52 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b58:	f107 0208 	add.w	r2, r7, #8
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	4798      	blx	r3
 8009b60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	3301      	adds	r3, #1
 8009b66:	2202      	movs	r2, #2
 8009b68:	701a      	strb	r2, [r3, #0]
      break;
 8009b6a:	e0f2      	b.n	8009d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	885b      	ldrh	r3, [r3, #2]
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	2b05      	cmp	r3, #5
 8009b74:	f200 80ac 	bhi.w	8009cd0 <USBD_GetDescriptor+0x204>
 8009b78:	a201      	add	r2, pc, #4	; (adr r2, 8009b80 <USBD_GetDescriptor+0xb4>)
 8009b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b7e:	bf00      	nop
 8009b80:	08009b99 	.word	0x08009b99
 8009b84:	08009bcd 	.word	0x08009bcd
 8009b88:	08009c01 	.word	0x08009c01
 8009b8c:	08009c35 	.word	0x08009c35
 8009b90:	08009c69 	.word	0x08009c69
 8009b94:	08009c9d 	.word	0x08009c9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00b      	beq.n	8009bbc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	687a      	ldr	r2, [r7, #4]
 8009bae:	7c12      	ldrb	r2, [r2, #16]
 8009bb0:	f107 0108 	add.w	r1, r7, #8
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	4798      	blx	r3
 8009bb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bba:	e091      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bbc:	6839      	ldr	r1, [r7, #0]
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 fa98 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009bc4:	7afb      	ldrb	r3, [r7, #11]
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	72fb      	strb	r3, [r7, #11]
          break;
 8009bca:	e089      	b.n	8009ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d00b      	beq.n	8009bf0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	7c12      	ldrb	r2, [r2, #16]
 8009be4:	f107 0108 	add.w	r1, r7, #8
 8009be8:	4610      	mov	r0, r2
 8009bea:	4798      	blx	r3
 8009bec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bee:	e077      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bf0:	6839      	ldr	r1, [r7, #0]
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 fa7e 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009bf8:	7afb      	ldrb	r3, [r7, #11]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	72fb      	strb	r3, [r7, #11]
          break;
 8009bfe:	e06f      	b.n	8009ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00b      	beq.n	8009c24 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	687a      	ldr	r2, [r7, #4]
 8009c16:	7c12      	ldrb	r2, [r2, #16]
 8009c18:	f107 0108 	add.w	r1, r7, #8
 8009c1c:	4610      	mov	r0, r2
 8009c1e:	4798      	blx	r3
 8009c20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c22:	e05d      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c24:	6839      	ldr	r1, [r7, #0]
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fa64 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009c2c:	7afb      	ldrb	r3, [r7, #11]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	72fb      	strb	r3, [r7, #11]
          break;
 8009c32:	e055      	b.n	8009ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c3a:	691b      	ldr	r3, [r3, #16]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	7c12      	ldrb	r2, [r2, #16]
 8009c4c:	f107 0108 	add.w	r1, r7, #8
 8009c50:	4610      	mov	r0, r2
 8009c52:	4798      	blx	r3
 8009c54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c56:	e043      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fa4a 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009c60:	7afb      	ldrb	r3, [r7, #11]
 8009c62:	3301      	adds	r3, #1
 8009c64:	72fb      	strb	r3, [r7, #11]
          break;
 8009c66:	e03b      	b.n	8009ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c6e:	695b      	ldr	r3, [r3, #20]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00b      	beq.n	8009c8c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c7a:	695b      	ldr	r3, [r3, #20]
 8009c7c:	687a      	ldr	r2, [r7, #4]
 8009c7e:	7c12      	ldrb	r2, [r2, #16]
 8009c80:	f107 0108 	add.w	r1, r7, #8
 8009c84:	4610      	mov	r0, r2
 8009c86:	4798      	blx	r3
 8009c88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c8a:	e029      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fa30 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009c94:	7afb      	ldrb	r3, [r7, #11]
 8009c96:	3301      	adds	r3, #1
 8009c98:	72fb      	strb	r3, [r7, #11]
          break;
 8009c9a:	e021      	b.n	8009ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ca2:	699b      	ldr	r3, [r3, #24]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00b      	beq.n	8009cc0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	7c12      	ldrb	r2, [r2, #16]
 8009cb4:	f107 0108 	add.w	r1, r7, #8
 8009cb8:	4610      	mov	r0, r2
 8009cba:	4798      	blx	r3
 8009cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cbe:	e00f      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fa16 	bl	800a0f4 <USBD_CtlError>
            err++;
 8009cc8:	7afb      	ldrb	r3, [r7, #11]
 8009cca:	3301      	adds	r3, #1
 8009ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8009cce:	e007      	b.n	8009ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fa0e 	bl	800a0f4 <USBD_CtlError>
          err++;
 8009cd8:	7afb      	ldrb	r3, [r7, #11]
 8009cda:	3301      	adds	r3, #1
 8009cdc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009cde:	e038      	b.n	8009d52 <USBD_GetDescriptor+0x286>
 8009ce0:	e037      	b.n	8009d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	7c1b      	ldrb	r3, [r3, #16]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d109      	bne.n	8009cfe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cf2:	f107 0208 	add.w	r2, r7, #8
 8009cf6:	4610      	mov	r0, r2
 8009cf8:	4798      	blx	r3
 8009cfa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009cfc:	e029      	b.n	8009d52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009cfe:	6839      	ldr	r1, [r7, #0]
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f9f7 	bl	800a0f4 <USBD_CtlError>
        err++;
 8009d06:	7afb      	ldrb	r3, [r7, #11]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	72fb      	strb	r3, [r7, #11]
      break;
 8009d0c:	e021      	b.n	8009d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	7c1b      	ldrb	r3, [r3, #16]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d10d      	bne.n	8009d32 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d1e:	f107 0208 	add.w	r2, r7, #8
 8009d22:	4610      	mov	r0, r2
 8009d24:	4798      	blx	r3
 8009d26:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	2207      	movs	r2, #7
 8009d2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d30:	e00f      	b.n	8009d52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d32:	6839      	ldr	r1, [r7, #0]
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 f9dd 	bl	800a0f4 <USBD_CtlError>
        err++;
 8009d3a:	7afb      	ldrb	r3, [r7, #11]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d40:	e007      	b.n	8009d52 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f9d5 	bl	800a0f4 <USBD_CtlError>
      err++;
 8009d4a:	7afb      	ldrb	r3, [r7, #11]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d50:	bf00      	nop
  }

  if (err != 0U)
 8009d52:	7afb      	ldrb	r3, [r7, #11]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d11c      	bne.n	8009d92 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009d58:	893b      	ldrh	r3, [r7, #8]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d011      	beq.n	8009d82 <USBD_GetDescriptor+0x2b6>
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	88db      	ldrh	r3, [r3, #6]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00d      	beq.n	8009d82 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	88da      	ldrh	r2, [r3, #6]
 8009d6a:	893b      	ldrh	r3, [r7, #8]
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	bf28      	it	cs
 8009d70:	4613      	movcs	r3, r2
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009d76:	893b      	ldrh	r3, [r7, #8]
 8009d78:	461a      	mov	r2, r3
 8009d7a:	68f9      	ldr	r1, [r7, #12]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fa24 	bl	800a1ca <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	88db      	ldrh	r3, [r3, #6]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d104      	bne.n	8009d94 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 fa7b 	bl	800a286 <USBD_CtlSendStatus>
 8009d90:	e000      	b.n	8009d94 <USBD_GetDescriptor+0x2c8>
    return;
 8009d92:	bf00      	nop
    }
  }
}
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	bf00      	nop

08009d9c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	889b      	ldrh	r3, [r3, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d130      	bne.n	8009e10 <USBD_SetAddress+0x74>
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	88db      	ldrh	r3, [r3, #6]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d12c      	bne.n	8009e10 <USBD_SetAddress+0x74>
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	885b      	ldrh	r3, [r3, #2]
 8009dba:	2b7f      	cmp	r3, #127	; 0x7f
 8009dbc:	d828      	bhi.n	8009e10 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	885b      	ldrh	r3, [r3, #2]
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dc8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dd0:	2b03      	cmp	r3, #3
 8009dd2:	d104      	bne.n	8009dde <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009dd4:	6839      	ldr	r1, [r7, #0]
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 f98c 	bl	800a0f4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ddc:	e01d      	b.n	8009e1a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	7bfa      	ldrb	r2, [r7, #15]
 8009de2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009de6:	7bfb      	ldrb	r3, [r7, #15]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fe72 	bl	800aad4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f000 fa48 	bl	800a286 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009df6:	7bfb      	ldrb	r3, [r7, #15]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d004      	beq.n	8009e06 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2202      	movs	r2, #2
 8009e00:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e04:	e009      	b.n	8009e1a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2201      	movs	r2, #1
 8009e0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e0e:	e004      	b.n	8009e1a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f96e 	bl	800a0f4 <USBD_CtlError>
  }
}
 8009e18:	bf00      	nop
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
	...

08009e24 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b082      	sub	sp, #8
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	885b      	ldrh	r3, [r3, #2]
 8009e32:	b2da      	uxtb	r2, r3
 8009e34:	4b41      	ldr	r3, [pc, #260]	; (8009f3c <USBD_SetConfig+0x118>)
 8009e36:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009e38:	4b40      	ldr	r3, [pc, #256]	; (8009f3c <USBD_SetConfig+0x118>)
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d904      	bls.n	8009e4a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009e40:	6839      	ldr	r1, [r7, #0]
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f956 	bl	800a0f4 <USBD_CtlError>
 8009e48:	e075      	b.n	8009f36 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e50:	2b02      	cmp	r3, #2
 8009e52:	d002      	beq.n	8009e5a <USBD_SetConfig+0x36>
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d023      	beq.n	8009ea0 <USBD_SetConfig+0x7c>
 8009e58:	e062      	b.n	8009f20 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009e5a:	4b38      	ldr	r3, [pc, #224]	; (8009f3c <USBD_SetConfig+0x118>)
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d01a      	beq.n	8009e98 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009e62:	4b36      	ldr	r3, [pc, #216]	; (8009f3c <USBD_SetConfig+0x118>)
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2203      	movs	r2, #3
 8009e70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009e74:	4b31      	ldr	r3, [pc, #196]	; (8009f3c <USBD_SetConfig+0x118>)
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	4619      	mov	r1, r3
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7ff f9e4 	bl	8009248 <USBD_SetClassConfig>
 8009e80:	4603      	mov	r3, r0
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d104      	bne.n	8009e90 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f933 	bl	800a0f4 <USBD_CtlError>
            return;
 8009e8e:	e052      	b.n	8009f36 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 f9f8 	bl	800a286 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009e96:	e04e      	b.n	8009f36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f000 f9f4 	bl	800a286 <USBD_CtlSendStatus>
        break;
 8009e9e:	e04a      	b.n	8009f36 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009ea0:	4b26      	ldr	r3, [pc, #152]	; (8009f3c <USBD_SetConfig+0x118>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d112      	bne.n	8009ece <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2202      	movs	r2, #2
 8009eac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009eb0:	4b22      	ldr	r3, [pc, #136]	; (8009f3c <USBD_SetConfig+0x118>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009eba:	4b20      	ldr	r3, [pc, #128]	; (8009f3c <USBD_SetConfig+0x118>)
 8009ebc:	781b      	ldrb	r3, [r3, #0]
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f7ff f9e0 	bl	8009286 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 f9dd 	bl	800a286 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009ecc:	e033      	b.n	8009f36 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009ece:	4b1b      	ldr	r3, [pc, #108]	; (8009f3c <USBD_SetConfig+0x118>)
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d01d      	beq.n	8009f18 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f7ff f9ce 	bl	8009286 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009eea:	4b14      	ldr	r3, [pc, #80]	; (8009f3c <USBD_SetConfig+0x118>)
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ef4:	4b11      	ldr	r3, [pc, #68]	; (8009f3c <USBD_SetConfig+0x118>)
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	4619      	mov	r1, r3
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f7ff f9a4 	bl	8009248 <USBD_SetClassConfig>
 8009f00:	4603      	mov	r3, r0
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d104      	bne.n	8009f10 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009f06:	6839      	ldr	r1, [r7, #0]
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 f8f3 	bl	800a0f4 <USBD_CtlError>
            return;
 8009f0e:	e012      	b.n	8009f36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f9b8 	bl	800a286 <USBD_CtlSendStatus>
        break;
 8009f16:	e00e      	b.n	8009f36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 f9b4 	bl	800a286 <USBD_CtlSendStatus>
        break;
 8009f1e:	e00a      	b.n	8009f36 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f8e6 	bl	800a0f4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009f28:	4b04      	ldr	r3, [pc, #16]	; (8009f3c <USBD_SetConfig+0x118>)
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f7ff f9a9 	bl	8009286 <USBD_ClrClassConfig>
        break;
 8009f34:	bf00      	nop
    }
  }
}
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	20000478 	.word	0x20000478

08009f40 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	88db      	ldrh	r3, [r3, #6]
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d004      	beq.n	8009f5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009f52:	6839      	ldr	r1, [r7, #0]
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f000 f8cd 	bl	800a0f4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009f5a:	e022      	b.n	8009fa2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	dc02      	bgt.n	8009f6c <USBD_GetConfig+0x2c>
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	dc03      	bgt.n	8009f72 <USBD_GetConfig+0x32>
 8009f6a:	e015      	b.n	8009f98 <USBD_GetConfig+0x58>
 8009f6c:	2b03      	cmp	r3, #3
 8009f6e:	d00b      	beq.n	8009f88 <USBD_GetConfig+0x48>
 8009f70:	e012      	b.n	8009f98 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	3308      	adds	r3, #8
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	4619      	mov	r1, r3
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f922 	bl	800a1ca <USBD_CtlSendData>
        break;
 8009f86:	e00c      	b.n	8009fa2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	3304      	adds	r3, #4
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f91a 	bl	800a1ca <USBD_CtlSendData>
        break;
 8009f96:	e004      	b.n	8009fa2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f8aa 	bl	800a0f4 <USBD_CtlError>
        break;
 8009fa0:	bf00      	nop
}
 8009fa2:	bf00      	nop
 8009fa4:	3708      	adds	r7, #8
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}

08009faa <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009faa:	b580      	push	{r7, lr}
 8009fac:	b082      	sub	sp, #8
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	6078      	str	r0, [r7, #4]
 8009fb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fba:	3b01      	subs	r3, #1
 8009fbc:	2b02      	cmp	r3, #2
 8009fbe:	d81e      	bhi.n	8009ffe <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	88db      	ldrh	r3, [r3, #6]
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d004      	beq.n	8009fd2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009fc8:	6839      	ldr	r1, [r7, #0]
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f892 	bl	800a0f4 <USBD_CtlError>
        break;
 8009fd0:	e01a      	b.n	800a008 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d005      	beq.n	8009fee <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	f043 0202 	orr.w	r2, r3, #2
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	330c      	adds	r3, #12
 8009ff2:	2202      	movs	r2, #2
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 f8e7 	bl	800a1ca <USBD_CtlSendData>
      break;
 8009ffc:	e004      	b.n	800a008 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009ffe:	6839      	ldr	r1, [r7, #0]
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 f877 	bl	800a0f4 <USBD_CtlError>
      break;
 800a006:	bf00      	nop
  }
}
 800a008:	bf00      	nop
 800a00a:	3708      	adds	r7, #8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	885b      	ldrh	r3, [r3, #2]
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d106      	bne.n	800a030 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2201      	movs	r2, #1
 800a026:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f92b 	bl	800a286 <USBD_CtlSendStatus>
  }
}
 800a030:	bf00      	nop
 800a032:	3708      	adds	r7, #8
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b082      	sub	sp, #8
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a048:	3b01      	subs	r3, #1
 800a04a:	2b02      	cmp	r3, #2
 800a04c:	d80b      	bhi.n	800a066 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	885b      	ldrh	r3, [r3, #2]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d10c      	bne.n	800a070 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2200      	movs	r2, #0
 800a05a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 f911 	bl	800a286 <USBD_CtlSendStatus>
      }
      break;
 800a064:	e004      	b.n	800a070 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f843 	bl	800a0f4 <USBD_CtlError>
      break;
 800a06e:	e000      	b.n	800a072 <USBD_ClrFeature+0x3a>
      break;
 800a070:	bf00      	nop
  }
}
 800a072:	bf00      	nop
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b083      	sub	sp, #12
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	781a      	ldrb	r2, [r3, #0]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	785a      	ldrb	r2, [r3, #1]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	3302      	adds	r3, #2
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	3303      	adds	r3, #3
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	021b      	lsls	r3, r3, #8
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	4413      	add	r3, r2
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	b29a      	uxth	r2, r3
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	3305      	adds	r3, #5
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	021b      	lsls	r3, r3, #8
 800a0c2:	b29b      	uxth	r3, r3
 800a0c4:	4413      	add	r3, r2
 800a0c6:	b29a      	uxth	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	3306      	adds	r3, #6
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	b29a      	uxth	r2, r3
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	3307      	adds	r3, #7
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	4413      	add	r3, r2
 800a0e2:	b29a      	uxth	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	80da      	strh	r2, [r3, #6]

}
 800a0e8:	bf00      	nop
 800a0ea:	370c      	adds	r7, #12
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b082      	sub	sp, #8
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a0fe:	2180      	movs	r1, #128	; 0x80
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 fc7d 	bl	800aa00 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a106:	2100      	movs	r1, #0
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 fc79 	bl	800aa00 <USBD_LL_StallEP>
}
 800a10e:	bf00      	nop
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b086      	sub	sp, #24
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	60f8      	str	r0, [r7, #12]
 800a11e:	60b9      	str	r1, [r7, #8]
 800a120:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a122:	2300      	movs	r3, #0
 800a124:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d032      	beq.n	800a192 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a12c:	68f8      	ldr	r0, [r7, #12]
 800a12e:	f000 f834 	bl	800a19a <USBD_GetLen>
 800a132:	4603      	mov	r3, r0
 800a134:	3301      	adds	r3, #1
 800a136:	b29b      	uxth	r3, r3
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a140:	7dfb      	ldrb	r3, [r7, #23]
 800a142:	1c5a      	adds	r2, r3, #1
 800a144:	75fa      	strb	r2, [r7, #23]
 800a146:	461a      	mov	r2, r3
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	4413      	add	r3, r2
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	7812      	ldrb	r2, [r2, #0]
 800a150:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a152:	7dfb      	ldrb	r3, [r7, #23]
 800a154:	1c5a      	adds	r2, r3, #1
 800a156:	75fa      	strb	r2, [r7, #23]
 800a158:	461a      	mov	r2, r3
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	4413      	add	r3, r2
 800a15e:	2203      	movs	r2, #3
 800a160:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a162:	e012      	b.n	800a18a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	1c5a      	adds	r2, r3, #1
 800a168:	60fa      	str	r2, [r7, #12]
 800a16a:	7dfa      	ldrb	r2, [r7, #23]
 800a16c:	1c51      	adds	r1, r2, #1
 800a16e:	75f9      	strb	r1, [r7, #23]
 800a170:	4611      	mov	r1, r2
 800a172:	68ba      	ldr	r2, [r7, #8]
 800a174:	440a      	add	r2, r1
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a17a:	7dfb      	ldrb	r3, [r7, #23]
 800a17c:	1c5a      	adds	r2, r3, #1
 800a17e:	75fa      	strb	r2, [r7, #23]
 800a180:	461a      	mov	r2, r3
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	4413      	add	r3, r2
 800a186:	2200      	movs	r2, #0
 800a188:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e8      	bne.n	800a164 <USBD_GetString+0x4e>
    }
  }
}
 800a192:	bf00      	nop
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a19a:	b480      	push	{r7}
 800a19c:	b085      	sub	sp, #20
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a1a6:	e005      	b.n	800a1b4 <USBD_GetLen+0x1a>
  {
    len++;
 800a1a8:	7bfb      	ldrb	r3, [r7, #15]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1f5      	bne.n	800a1a8 <USBD_GetLen+0xe>
  }

  return len;
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3714      	adds	r7, #20
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr

0800a1ca <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b084      	sub	sp, #16
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	60f8      	str	r0, [r7, #12]
 800a1d2:	60b9      	str	r1, [r7, #8]
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2202      	movs	r2, #2
 800a1dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a1e0:	88fa      	ldrh	r2, [r7, #6]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a1e6:	88fa      	ldrh	r2, [r7, #6]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1ec:	88fb      	ldrh	r3, [r7, #6]
 800a1ee:	68ba      	ldr	r2, [r7, #8]
 800a1f0:	2100      	movs	r1, #0
 800a1f2:	68f8      	ldr	r0, [r7, #12]
 800a1f4:	f000 fc8d 	bl	800ab12 <USBD_LL_Transmit>

  return USBD_OK;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3710      	adds	r7, #16
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b084      	sub	sp, #16
 800a206:	af00      	add	r7, sp, #0
 800a208:	60f8      	str	r0, [r7, #12]
 800a20a:	60b9      	str	r1, [r7, #8]
 800a20c:	4613      	mov	r3, r2
 800a20e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a210:	88fb      	ldrh	r3, [r7, #6]
 800a212:	68ba      	ldr	r2, [r7, #8]
 800a214:	2100      	movs	r1, #0
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f000 fc7b 	bl	800ab12 <USBD_LL_Transmit>

  return USBD_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}

0800a226 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b084      	sub	sp, #16
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	60f8      	str	r0, [r7, #12]
 800a22e:	60b9      	str	r1, [r7, #8]
 800a230:	4613      	mov	r3, r2
 800a232:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2203      	movs	r2, #3
 800a238:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a23c:	88fa      	ldrh	r2, [r7, #6]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a244:	88fa      	ldrh	r2, [r7, #6]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a24c:	88fb      	ldrh	r3, [r7, #6]
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	2100      	movs	r1, #0
 800a252:	68f8      	ldr	r0, [r7, #12]
 800a254:	f000 fc80 	bl	800ab58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a258:	2300      	movs	r3, #0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	60f8      	str	r0, [r7, #12]
 800a26a:	60b9      	str	r1, [r7, #8]
 800a26c:	4613      	mov	r3, r2
 800a26e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a270:	88fb      	ldrh	r3, [r7, #6]
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	2100      	movs	r1, #0
 800a276:	68f8      	ldr	r0, [r7, #12]
 800a278:	f000 fc6e 	bl	800ab58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a27c:	2300      	movs	r3, #0
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}

0800a286 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a286:	b580      	push	{r7, lr}
 800a288:	b082      	sub	sp, #8
 800a28a:	af00      	add	r7, sp, #0
 800a28c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2204      	movs	r2, #4
 800a292:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a296:	2300      	movs	r3, #0
 800a298:	2200      	movs	r2, #0
 800a29a:	2100      	movs	r1, #0
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 fc38 	bl	800ab12 <USBD_LL_Transmit>

  return USBD_OK;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3708      	adds	r7, #8
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2205      	movs	r2, #5
 800a2b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a2bc:	2300      	movs	r3, #0
 800a2be:	2200      	movs	r2, #0
 800a2c0:	2100      	movs	r1, #0
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fc48 	bl	800ab58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3708      	adds	r7, #8
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
	...

0800a2d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a2d8:	2200      	movs	r2, #0
 800a2da:	4912      	ldr	r1, [pc, #72]	; (800a324 <MX_USB_DEVICE_Init+0x50>)
 800a2dc:	4812      	ldr	r0, [pc, #72]	; (800a328 <MX_USB_DEVICE_Init+0x54>)
 800a2de:	f7fe ff57 	bl	8009190 <USBD_Init>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d001      	beq.n	800a2ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a2e8:	f7f7 f8ea 	bl	80014c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a2ec:	490f      	ldr	r1, [pc, #60]	; (800a32c <MX_USB_DEVICE_Init+0x58>)
 800a2ee:	480e      	ldr	r0, [pc, #56]	; (800a328 <MX_USB_DEVICE_Init+0x54>)
 800a2f0:	f7fe ff79 	bl	80091e6 <USBD_RegisterClass>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d001      	beq.n	800a2fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a2fa:	f7f7 f8e1 	bl	80014c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a2fe:	490c      	ldr	r1, [pc, #48]	; (800a330 <MX_USB_DEVICE_Init+0x5c>)
 800a300:	4809      	ldr	r0, [pc, #36]	; (800a328 <MX_USB_DEVICE_Init+0x54>)
 800a302:	f7fe fea7 	bl	8009054 <USBD_CDC_RegisterInterface>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d001      	beq.n	800a310 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a30c:	f7f7 f8d8 	bl	80014c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a310:	4805      	ldr	r0, [pc, #20]	; (800a328 <MX_USB_DEVICE_Init+0x54>)
 800a312:	f7fe ff82 	bl	800921a <USBD_Start>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a31c:	f7f7 f8d0 	bl	80014c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a320:	bf00      	nop
 800a322:	bd80      	pop	{r7, pc}
 800a324:	20000140 	.word	0x20000140
 800a328:	2000047c 	.word	0x2000047c
 800a32c:	2000002c 	.word	0x2000002c
 800a330:	20000130 	.word	0x20000130

0800a334 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a338:	2200      	movs	r2, #0
 800a33a:	4905      	ldr	r1, [pc, #20]	; (800a350 <CDC_Init_FS+0x1c>)
 800a33c:	4805      	ldr	r0, [pc, #20]	; (800a354 <CDC_Init_FS+0x20>)
 800a33e:	f7fe fea0 	bl	8009082 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a342:	4905      	ldr	r1, [pc, #20]	; (800a358 <CDC_Init_FS+0x24>)
 800a344:	4803      	ldr	r0, [pc, #12]	; (800a354 <CDC_Init_FS+0x20>)
 800a346:	f7fe feb6 	bl	80090b6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a34a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	bd80      	pop	{r7, pc}
 800a350:	20000b40 	.word	0x20000b40
 800a354:	2000047c 	.word	0x2000047c
 800a358:	20000740 	.word	0x20000740

0800a35c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a35c:	b480      	push	{r7}
 800a35e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a360:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a362:	4618      	mov	r0, r3
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
 800a372:	4603      	mov	r3, r0
 800a374:	6039      	str	r1, [r7, #0]
 800a376:	71fb      	strb	r3, [r7, #7]
 800a378:	4613      	mov	r3, r2
 800a37a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a37c:	79fb      	ldrb	r3, [r7, #7]
 800a37e:	2b23      	cmp	r3, #35	; 0x23
 800a380:	d84a      	bhi.n	800a418 <CDC_Control_FS+0xac>
 800a382:	a201      	add	r2, pc, #4	; (adr r2, 800a388 <CDC_Control_FS+0x1c>)
 800a384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a388:	0800a419 	.word	0x0800a419
 800a38c:	0800a419 	.word	0x0800a419
 800a390:	0800a419 	.word	0x0800a419
 800a394:	0800a419 	.word	0x0800a419
 800a398:	0800a419 	.word	0x0800a419
 800a39c:	0800a419 	.word	0x0800a419
 800a3a0:	0800a419 	.word	0x0800a419
 800a3a4:	0800a419 	.word	0x0800a419
 800a3a8:	0800a419 	.word	0x0800a419
 800a3ac:	0800a419 	.word	0x0800a419
 800a3b0:	0800a419 	.word	0x0800a419
 800a3b4:	0800a419 	.word	0x0800a419
 800a3b8:	0800a419 	.word	0x0800a419
 800a3bc:	0800a419 	.word	0x0800a419
 800a3c0:	0800a419 	.word	0x0800a419
 800a3c4:	0800a419 	.word	0x0800a419
 800a3c8:	0800a419 	.word	0x0800a419
 800a3cc:	0800a419 	.word	0x0800a419
 800a3d0:	0800a419 	.word	0x0800a419
 800a3d4:	0800a419 	.word	0x0800a419
 800a3d8:	0800a419 	.word	0x0800a419
 800a3dc:	0800a419 	.word	0x0800a419
 800a3e0:	0800a419 	.word	0x0800a419
 800a3e4:	0800a419 	.word	0x0800a419
 800a3e8:	0800a419 	.word	0x0800a419
 800a3ec:	0800a419 	.word	0x0800a419
 800a3f0:	0800a419 	.word	0x0800a419
 800a3f4:	0800a419 	.word	0x0800a419
 800a3f8:	0800a419 	.word	0x0800a419
 800a3fc:	0800a419 	.word	0x0800a419
 800a400:	0800a419 	.word	0x0800a419
 800a404:	0800a419 	.word	0x0800a419
 800a408:	0800a419 	.word	0x0800a419
 800a40c:	0800a419 	.word	0x0800a419
 800a410:	0800a419 	.word	0x0800a419
 800a414:	0800a419 	.word	0x0800a419
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a418:	bf00      	nop
  }

  return (USBD_OK);
 800a41a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	370c      	adds	r7, #12
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr

0800a428 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a432:	6879      	ldr	r1, [r7, #4]
 800a434:	4805      	ldr	r0, [pc, #20]	; (800a44c <CDC_Receive_FS+0x24>)
 800a436:	f7fe fe3e 	bl	80090b6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a43a:	4804      	ldr	r0, [pc, #16]	; (800a44c <CDC_Receive_FS+0x24>)
 800a43c:	f7fe fe7e 	bl	800913c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a440:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a442:	4618      	mov	r0, r3
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	2000047c 	.word	0x2000047c

0800a450 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a45c:	2300      	movs	r3, #0
 800a45e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a460:	4b0d      	ldr	r3, [pc, #52]	; (800a498 <CDC_Transmit_FS+0x48>)
 800a462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a466:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d001      	beq.n	800a476 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a472:	2301      	movs	r3, #1
 800a474:	e00b      	b.n	800a48e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a476:	887b      	ldrh	r3, [r7, #2]
 800a478:	461a      	mov	r2, r3
 800a47a:	6879      	ldr	r1, [r7, #4]
 800a47c:	4806      	ldr	r0, [pc, #24]	; (800a498 <CDC_Transmit_FS+0x48>)
 800a47e:	f7fe fe00 	bl	8009082 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a482:	4805      	ldr	r0, [pc, #20]	; (800a498 <CDC_Transmit_FS+0x48>)
 800a484:	f7fe fe2b 	bl	80090de <USBD_CDC_TransmitPacket>
 800a488:	4603      	mov	r3, r0
 800a48a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3710      	adds	r7, #16
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	2000047c 	.word	0x2000047c

0800a49c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	6039      	str	r1, [r7, #0]
 800a4a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	2212      	movs	r2, #18
 800a4ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a4ae:	4b03      	ldr	r3, [pc, #12]	; (800a4bc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	2000015c 	.word	0x2000015c

0800a4c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	6039      	str	r1, [r7, #0]
 800a4ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	2204      	movs	r2, #4
 800a4d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a4d2:	4b03      	ldr	r3, [pc, #12]	; (800a4e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	20000170 	.word	0x20000170

0800a4e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	6039      	str	r1, [r7, #0]
 800a4ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4f0:	79fb      	ldrb	r3, [r7, #7]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d105      	bne.n	800a502 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4f6:	683a      	ldr	r2, [r7, #0]
 800a4f8:	4907      	ldr	r1, [pc, #28]	; (800a518 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4fa:	4808      	ldr	r0, [pc, #32]	; (800a51c <USBD_FS_ProductStrDescriptor+0x38>)
 800a4fc:	f7ff fe0b 	bl	800a116 <USBD_GetString>
 800a500:	e004      	b.n	800a50c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	4904      	ldr	r1, [pc, #16]	; (800a518 <USBD_FS_ProductStrDescriptor+0x34>)
 800a506:	4805      	ldr	r0, [pc, #20]	; (800a51c <USBD_FS_ProductStrDescriptor+0x38>)
 800a508:	f7ff fe05 	bl	800a116 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a50c:	4b02      	ldr	r3, [pc, #8]	; (800a518 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	20000f40 	.word	0x20000f40
 800a51c:	0800d9ac 	.word	0x0800d9ac

0800a520 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
 800a526:	4603      	mov	r3, r0
 800a528:	6039      	str	r1, [r7, #0]
 800a52a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a52c:	683a      	ldr	r2, [r7, #0]
 800a52e:	4904      	ldr	r1, [pc, #16]	; (800a540 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a530:	4804      	ldr	r0, [pc, #16]	; (800a544 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a532:	f7ff fdf0 	bl	800a116 <USBD_GetString>
  return USBD_StrDesc;
 800a536:	4b02      	ldr	r3, [pc, #8]	; (800a540 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3708      	adds	r7, #8
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}
 800a540:	20000f40 	.word	0x20000f40
 800a544:	0800d9c4 	.word	0x0800d9c4

0800a548 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	4603      	mov	r3, r0
 800a550:	6039      	str	r1, [r7, #0]
 800a552:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	221a      	movs	r2, #26
 800a558:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a55a:	f000 f843 	bl	800a5e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a55e:	4b02      	ldr	r3, [pc, #8]	; (800a568 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a560:	4618      	mov	r0, r3
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	20000174 	.word	0x20000174

0800a56c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b082      	sub	sp, #8
 800a570:	af00      	add	r7, sp, #0
 800a572:	4603      	mov	r3, r0
 800a574:	6039      	str	r1, [r7, #0]
 800a576:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a578:	79fb      	ldrb	r3, [r7, #7]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d105      	bne.n	800a58a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a57e:	683a      	ldr	r2, [r7, #0]
 800a580:	4907      	ldr	r1, [pc, #28]	; (800a5a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a582:	4808      	ldr	r0, [pc, #32]	; (800a5a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a584:	f7ff fdc7 	bl	800a116 <USBD_GetString>
 800a588:	e004      	b.n	800a594 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a58a:	683a      	ldr	r2, [r7, #0]
 800a58c:	4904      	ldr	r1, [pc, #16]	; (800a5a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a58e:	4805      	ldr	r0, [pc, #20]	; (800a5a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a590:	f7ff fdc1 	bl	800a116 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a594:	4b02      	ldr	r3, [pc, #8]	; (800a5a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a596:	4618      	mov	r0, r3
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	20000f40 	.word	0x20000f40
 800a5a4:	0800d9d8 	.word	0x0800d9d8

0800a5a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	6039      	str	r1, [r7, #0]
 800a5b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a5b4:	79fb      	ldrb	r3, [r7, #7]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d105      	bne.n	800a5c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5ba:	683a      	ldr	r2, [r7, #0]
 800a5bc:	4907      	ldr	r1, [pc, #28]	; (800a5dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5be:	4808      	ldr	r0, [pc, #32]	; (800a5e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5c0:	f7ff fda9 	bl	800a116 <USBD_GetString>
 800a5c4:	e004      	b.n	800a5d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	4904      	ldr	r1, [pc, #16]	; (800a5dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5ca:	4805      	ldr	r0, [pc, #20]	; (800a5e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5cc:	f7ff fda3 	bl	800a116 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5d0:	4b02      	ldr	r3, [pc, #8]	; (800a5dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	20000f40 	.word	0x20000f40
 800a5e0:	0800d9e4 	.word	0x0800d9e4

0800a5e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5ea:	4b0f      	ldr	r3, [pc, #60]	; (800a628 <Get_SerialNum+0x44>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5f0:	4b0e      	ldr	r3, [pc, #56]	; (800a62c <Get_SerialNum+0x48>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5f6:	4b0e      	ldr	r3, [pc, #56]	; (800a630 <Get_SerialNum+0x4c>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	4413      	add	r3, r2
 800a602:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d009      	beq.n	800a61e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a60a:	2208      	movs	r2, #8
 800a60c:	4909      	ldr	r1, [pc, #36]	; (800a634 <Get_SerialNum+0x50>)
 800a60e:	68f8      	ldr	r0, [r7, #12]
 800a610:	f000 f814 	bl	800a63c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a614:	2204      	movs	r2, #4
 800a616:	4908      	ldr	r1, [pc, #32]	; (800a638 <Get_SerialNum+0x54>)
 800a618:	68b8      	ldr	r0, [r7, #8]
 800a61a:	f000 f80f 	bl	800a63c <IntToUnicode>
  }
}
 800a61e:	bf00      	nop
 800a620:	3710      	adds	r7, #16
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	1ffff7ac 	.word	0x1ffff7ac
 800a62c:	1ffff7b0 	.word	0x1ffff7b0
 800a630:	1ffff7b4 	.word	0x1ffff7b4
 800a634:	20000176 	.word	0x20000176
 800a638:	20000186 	.word	0x20000186

0800a63c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b087      	sub	sp, #28
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	4613      	mov	r3, r2
 800a648:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a64a:	2300      	movs	r3, #0
 800a64c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a64e:	2300      	movs	r3, #0
 800a650:	75fb      	strb	r3, [r7, #23]
 800a652:	e027      	b.n	800a6a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	0f1b      	lsrs	r3, r3, #28
 800a658:	2b09      	cmp	r3, #9
 800a65a:	d80b      	bhi.n	800a674 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	0f1b      	lsrs	r3, r3, #28
 800a660:	b2da      	uxtb	r2, r3
 800a662:	7dfb      	ldrb	r3, [r7, #23]
 800a664:	005b      	lsls	r3, r3, #1
 800a666:	4619      	mov	r1, r3
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	440b      	add	r3, r1
 800a66c:	3230      	adds	r2, #48	; 0x30
 800a66e:	b2d2      	uxtb	r2, r2
 800a670:	701a      	strb	r2, [r3, #0]
 800a672:	e00a      	b.n	800a68a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	0f1b      	lsrs	r3, r3, #28
 800a678:	b2da      	uxtb	r2, r3
 800a67a:	7dfb      	ldrb	r3, [r7, #23]
 800a67c:	005b      	lsls	r3, r3, #1
 800a67e:	4619      	mov	r1, r3
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	440b      	add	r3, r1
 800a684:	3237      	adds	r2, #55	; 0x37
 800a686:	b2d2      	uxtb	r2, r2
 800a688:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	011b      	lsls	r3, r3, #4
 800a68e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a690:	7dfb      	ldrb	r3, [r7, #23]
 800a692:	005b      	lsls	r3, r3, #1
 800a694:	3301      	adds	r3, #1
 800a696:	68ba      	ldr	r2, [r7, #8]
 800a698:	4413      	add	r3, r2
 800a69a:	2200      	movs	r2, #0
 800a69c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a69e:	7dfb      	ldrb	r3, [r7, #23]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	75fb      	strb	r3, [r7, #23]
 800a6a4:	7dfa      	ldrb	r2, [r7, #23]
 800a6a6:	79fb      	ldrb	r3, [r7, #7]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d3d3      	bcc.n	800a654 <IntToUnicode+0x18>
  }
}
 800a6ac:	bf00      	nop
 800a6ae:	bf00      	nop
 800a6b0:	371c      	adds	r7, #28
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr
	...

0800a6bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b08a      	sub	sp, #40	; 0x28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6c4:	f107 0314 	add.w	r3, r7, #20
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	601a      	str	r2, [r3, #0]
 800a6cc:	605a      	str	r2, [r3, #4]
 800a6ce:	609a      	str	r2, [r3, #8]
 800a6d0:	60da      	str	r2, [r3, #12]
 800a6d2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a1c      	ldr	r2, [pc, #112]	; (800a74c <HAL_PCD_MspInit+0x90>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d131      	bne.n	800a742 <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6de:	4b1c      	ldr	r3, [pc, #112]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a6e0:	695b      	ldr	r3, [r3, #20]
 800a6e2:	4a1b      	ldr	r2, [pc, #108]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a6e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a6e8:	6153      	str	r3, [r2, #20]
 800a6ea:	4b19      	ldr	r3, [pc, #100]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a6ec:	695b      	ldr	r3, [r3, #20]
 800a6ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6f2:	613b      	str	r3, [r7, #16]
 800a6f4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800a6f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a6fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a700:	2300      	movs	r3, #0
 800a702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a704:	2303      	movs	r3, #3
 800a706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800a708:	230e      	movs	r3, #14
 800a70a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a70c:	f107 0314 	add.w	r3, r7, #20
 800a710:	4619      	mov	r1, r3
 800a712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a716:	f7f7 fa5b 	bl	8001bd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a71a:	4b0d      	ldr	r3, [pc, #52]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a71c:	69db      	ldr	r3, [r3, #28]
 800a71e:	4a0c      	ldr	r2, [pc, #48]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a720:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a724:	61d3      	str	r3, [r2, #28]
 800a726:	4b0a      	ldr	r3, [pc, #40]	; (800a750 <HAL_PCD_MspInit+0x94>)
 800a728:	69db      	ldr	r3, [r3, #28]
 800a72a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a72e:	60fb      	str	r3, [r7, #12]
 800a730:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800a732:	2200      	movs	r2, #0
 800a734:	2100      	movs	r1, #0
 800a736:	2014      	movs	r0, #20
 800a738:	f7f7 fa13 	bl	8001b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800a73c:	2014      	movs	r0, #20
 800a73e:	f7f7 fa2c 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a742:	bf00      	nop
 800a744:	3728      	adds	r7, #40	; 0x28
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	40005c00 	.word	0x40005c00
 800a750:	40021000 	.word	0x40021000

0800a754 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 22d0 	ldr.w	r2, [r3, #720]	; 0x2d0
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f503 7326 	add.w	r3, r3, #664	; 0x298
 800a768:	4619      	mov	r1, r3
 800a76a:	4610      	mov	r0, r2
 800a76c:	f7fe fd9e 	bl	80092ac <USBD_LL_SetupStage>
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 02d0 	ldr.w	r0, [r3, #720]	; 0x2d0
 800a78a:	78fa      	ldrb	r2, [r7, #3]
 800a78c:	6879      	ldr	r1, [r7, #4]
 800a78e:	4613      	mov	r3, r2
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	4413      	add	r3, r2
 800a794:	00db      	lsls	r3, r3, #3
 800a796:	440b      	add	r3, r1
 800a798:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	78fb      	ldrb	r3, [r7, #3]
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	f7fe fdd0 	bl	8009346 <USBD_LL_DataOutStage>
}
 800a7a6:	bf00      	nop
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}

0800a7ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ae:	b580      	push	{r7, lr}
 800a7b0:	b082      	sub	sp, #8
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 02d0 	ldr.w	r0, [r3, #720]	; 0x2d0
 800a7c0:	78fa      	ldrb	r2, [r7, #3]
 800a7c2:	6879      	ldr	r1, [r7, #4]
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	00db      	lsls	r3, r3, #3
 800a7cc:	440b      	add	r3, r1
 800a7ce:	3324      	adds	r3, #36	; 0x24
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	78fb      	ldrb	r3, [r7, #3]
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	f7fe fe27 	bl	8009428 <USBD_LL_DataInStage>
}
 800a7da:	bf00      	nop
 800a7dc:	3708      	adds	r7, #8
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b082      	sub	sp, #8
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7fe ff3a 	bl	800966a <USBD_LL_SOF>
}
 800a7f6:	bf00      	nop
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b084      	sub	sp, #16
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a806:	2301      	movs	r3, #1
 800a808:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	795b      	ldrb	r3, [r3, #5]
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d001      	beq.n	800a816 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a812:	f7f6 fe55 	bl	80014c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800a81c:	7bfa      	ldrb	r2, [r7, #15]
 800a81e:	4611      	mov	r1, r2
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fee7 	bl	80095f4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7fe fea0 	bl	8009572 <USBD_LL_Reset>
}
 800a832:	bf00      	nop
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b082      	sub	sp, #8
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fe fee2 	bl	8009614 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	7a5b      	ldrb	r3, [r3, #9]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d005      	beq.n	800a864 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a858:	4b04      	ldr	r3, [pc, #16]	; (800a86c <HAL_PCD_SuspendCallback+0x30>)
 800a85a:	691b      	ldr	r3, [r3, #16]
 800a85c:	4a03      	ldr	r2, [pc, #12]	; (800a86c <HAL_PCD_SuspendCallback+0x30>)
 800a85e:	f043 0306 	orr.w	r3, r3, #6
 800a862:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a864:	bf00      	nop
 800a866:	3708      	adds	r7, #8
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	e000ed00 	.word	0xe000ed00

0800a870 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800a87e:	4618      	mov	r0, r3
 800a880:	f7fe fedd 	bl	800963e <USBD_LL_Resume>
}
 800a884:	bf00      	nop
 800a886:	3708      	adds	r7, #8
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a894:	4a28      	ldr	r2, [pc, #160]	; (800a938 <USBD_LL_Init+0xac>)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8c2 32d0 	str.w	r3, [r2, #720]	; 0x2d0
  pdev->pData = &hpcd_USB_FS;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a26      	ldr	r2, [pc, #152]	; (800a938 <USBD_LL_Init+0xac>)
 800a8a0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a8a4:	4b24      	ldr	r3, [pc, #144]	; (800a938 <USBD_LL_Init+0xac>)
 800a8a6:	4a25      	ldr	r2, [pc, #148]	; (800a93c <USBD_LL_Init+0xb0>)
 800a8a8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a8aa:	4b23      	ldr	r3, [pc, #140]	; (800a938 <USBD_LL_Init+0xac>)
 800a8ac:	2208      	movs	r2, #8
 800a8ae:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a8b0:	4b21      	ldr	r3, [pc, #132]	; (800a938 <USBD_LL_Init+0xac>)
 800a8b2:	2202      	movs	r2, #2
 800a8b4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a8b6:	4b20      	ldr	r3, [pc, #128]	; (800a938 <USBD_LL_Init+0xac>)
 800a8b8:	2202      	movs	r2, #2
 800a8ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a8bc:	4b1e      	ldr	r3, [pc, #120]	; (800a938 <USBD_LL_Init+0xac>)
 800a8be:	2200      	movs	r2, #0
 800a8c0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a8c2:	4b1d      	ldr	r3, [pc, #116]	; (800a938 <USBD_LL_Init+0xac>)
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a8c8:	481b      	ldr	r0, [pc, #108]	; (800a938 <USBD_LL_Init+0xac>)
 800a8ca:	f7f7 fb2b 	bl	8001f24 <HAL_PCD_Init>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d001      	beq.n	800a8d8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a8d4:	f7f6 fdf4 	bl	80014c0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8de:	2318      	movs	r3, #24
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	f7f8 ffa5 	bl	8003832 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8ee:	2358      	movs	r3, #88	; 0x58
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	2180      	movs	r1, #128	; 0x80
 800a8f4:	f7f8 ff9d 	bl	8003832 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8fe:	23c0      	movs	r3, #192	; 0xc0
 800a900:	2200      	movs	r2, #0
 800a902:	2181      	movs	r1, #129	; 0x81
 800a904:	f7f8 ff95 	bl	8003832 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a90e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a912:	2200      	movs	r2, #0
 800a914:	2101      	movs	r1, #1
 800a916:	f7f8 ff8c 	bl	8003832 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a920:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a924:	2200      	movs	r2, #0
 800a926:	2182      	movs	r1, #130	; 0x82
 800a928:	f7f8 ff83 	bl	8003832 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a92c:	2300      	movs	r3, #0
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3708      	adds	r7, #8
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	20001140 	.word	0x20001140
 800a93c:	40005c00 	.word	0x40005c00

0800a940 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a948:	2300      	movs	r3, #0
 800a94a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a94c:	2300      	movs	r3, #0
 800a94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a956:	4618      	mov	r0, r3
 800a958:	f7f7 fbab 	bl	80020b2 <HAL_PCD_Start>
 800a95c:	4603      	mov	r3, r0
 800a95e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a960:	7bfb      	ldrb	r3, [r7, #15]
 800a962:	4618      	mov	r0, r3
 800a964:	f000 f952 	bl	800ac0c <USBD_Get_USB_Status>
 800a968:	4603      	mov	r3, r0
 800a96a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a96c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b084      	sub	sp, #16
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
 800a97e:	4608      	mov	r0, r1
 800a980:	4611      	mov	r1, r2
 800a982:	461a      	mov	r2, r3
 800a984:	4603      	mov	r3, r0
 800a986:	70fb      	strb	r3, [r7, #3]
 800a988:	460b      	mov	r3, r1
 800a98a:	70bb      	strb	r3, [r7, #2]
 800a98c:	4613      	mov	r3, r2
 800a98e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a990:	2300      	movs	r3, #0
 800a992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a994:	2300      	movs	r3, #0
 800a996:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a99e:	78bb      	ldrb	r3, [r7, #2]
 800a9a0:	883a      	ldrh	r2, [r7, #0]
 800a9a2:	78f9      	ldrb	r1, [r7, #3]
 800a9a4:	f7f7 fca3 	bl	80022ee <HAL_PCD_EP_Open>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9ac:	7bfb      	ldrb	r3, [r7, #15]
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f000 f92c 	bl	800ac0c <USBD_Get_USB_Status>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}

0800a9c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9c2:	b580      	push	{r7, lr}
 800a9c4:	b084      	sub	sp, #16
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a9dc:	78fa      	ldrb	r2, [r7, #3]
 800a9de:	4611      	mov	r1, r2
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7f7 fce1 	bl	80023a8 <HAL_PCD_EP_Close>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9ea:	7bfb      	ldrb	r3, [r7, #15]
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f000 f90d 	bl	800ac0c <USBD_Get_USB_Status>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa10:	2300      	movs	r3, #0
 800aa12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa1a:	78fa      	ldrb	r2, [r7, #3]
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7f7 fd8a 	bl	8002538 <HAL_PCD_EP_SetStall>
 800aa24:	4603      	mov	r3, r0
 800aa26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa28:	7bfb      	ldrb	r3, [r7, #15]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 f8ee 	bl	800ac0c <USBD_Get_USB_Status>
 800aa30:	4603      	mov	r3, r0
 800aa32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa34:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b084      	sub	sp, #16
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
 800aa46:	460b      	mov	r3, r1
 800aa48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa58:	78fa      	ldrb	r2, [r7, #3]
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7f7 fdbd 	bl	80025dc <HAL_PCD_EP_ClrStall>
 800aa62:	4603      	mov	r3, r0
 800aa64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa66:	7bfb      	ldrb	r3, [r7, #15]
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f000 f8cf 	bl	800ac0c <USBD_Get_USB_Status>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa72:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3710      	adds	r7, #16
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	460b      	mov	r3, r1
 800aa86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	da0b      	bge.n	800aab0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa98:	78fb      	ldrb	r3, [r7, #3]
 800aa9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa9e:	68f9      	ldr	r1, [r7, #12]
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	4413      	add	r3, r2
 800aaa6:	00db      	lsls	r3, r3, #3
 800aaa8:	440b      	add	r3, r1
 800aaaa:	3312      	adds	r3, #18
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	e00b      	b.n	800aac8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aab0:	78fb      	ldrb	r3, [r7, #3]
 800aab2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aab6:	68f9      	ldr	r1, [r7, #12]
 800aab8:	4613      	mov	r3, r2
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	440b      	add	r3, r1
 800aac2:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 800aac6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	460b      	mov	r3, r1
 800aade:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aae0:	2300      	movs	r3, #0
 800aae2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aae4:	2300      	movs	r3, #0
 800aae6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aaee:	78fa      	ldrb	r2, [r7, #3]
 800aaf0:	4611      	mov	r1, r2
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7f7 fbd7 	bl	80022a6 <HAL_PCD_SetAddress>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aafc:	7bfb      	ldrb	r3, [r7, #15]
 800aafe:	4618      	mov	r0, r3
 800ab00:	f000 f884 	bl	800ac0c <USBD_Get_USB_Status>
 800ab04:	4603      	mov	r3, r0
 800ab06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3710      	adds	r7, #16
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b086      	sub	sp, #24
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	60f8      	str	r0, [r7, #12]
 800ab1a:	607a      	str	r2, [r7, #4]
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	460b      	mov	r3, r1
 800ab20:	72fb      	strb	r3, [r7, #11]
 800ab22:	4613      	mov	r3, r2
 800ab24:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ab34:	893b      	ldrh	r3, [r7, #8]
 800ab36:	7af9      	ldrb	r1, [r7, #11]
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	f7f7 fcc6 	bl	80024ca <HAL_PCD_EP_Transmit>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab42:	7dfb      	ldrb	r3, [r7, #23]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f000 f861 	bl	800ac0c <USBD_Get_USB_Status>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab4e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3718      	adds	r7, #24
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}

0800ab58 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b086      	sub	sp, #24
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	60f8      	str	r0, [r7, #12]
 800ab60:	607a      	str	r2, [r7, #4]
 800ab62:	461a      	mov	r2, r3
 800ab64:	460b      	mov	r3, r1
 800ab66:	72fb      	strb	r3, [r7, #11]
 800ab68:	4613      	mov	r3, r2
 800ab6a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab70:	2300      	movs	r3, #0
 800ab72:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ab7a:	893b      	ldrh	r3, [r7, #8]
 800ab7c:	7af9      	ldrb	r1, [r7, #11]
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	f7f7 fc5a 	bl	8002438 <HAL_PCD_EP_Receive>
 800ab84:	4603      	mov	r3, r0
 800ab86:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab88:	7dfb      	ldrb	r3, [r7, #23]
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f000 f83e 	bl	800ac0c <USBD_Get_USB_Status>
 800ab90:	4603      	mov	r3, r0
 800ab92:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab94:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}

0800ab9e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	b082      	sub	sp, #8
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	6078      	str	r0, [r7, #4]
 800aba6:	460b      	mov	r3, r1
 800aba8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800abb0:	78fa      	ldrb	r2, [r7, #3]
 800abb2:	4611      	mov	r1, r2
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7f7 fc70 	bl	800249a <HAL_PCD_EP_GetRxCount>
 800abba:	4603      	mov	r3, r0
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3708      	adds	r7, #8
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800abcc:	4b03      	ldr	r3, [pc, #12]	; (800abdc <USBD_static_malloc+0x18>)
}
 800abce:	4618      	mov	r0, r3
 800abd0:	370c      	adds	r7, #12
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	20001414 	.word	0x20001414

0800abe0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800abe0:	b480      	push	{r7}
 800abe2:	b083      	sub	sp, #12
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]

}
 800abe8:	bf00      	nop
 800abea:	370c      	adds	r7, #12
 800abec:	46bd      	mov	sp, r7
 800abee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf2:	4770      	bx	lr

0800abf4 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abf4:	b480      	push	{r7}
 800abf6:	b083      	sub	sp, #12
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	460b      	mov	r3, r1
 800abfe:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800ac00:	bf00      	nop
 800ac02:	370c      	adds	r7, #12
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b085      	sub	sp, #20
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	4603      	mov	r3, r0
 800ac14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac16:	2300      	movs	r3, #0
 800ac18:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac1a:	79fb      	ldrb	r3, [r7, #7]
 800ac1c:	2b03      	cmp	r3, #3
 800ac1e:	d817      	bhi.n	800ac50 <USBD_Get_USB_Status+0x44>
 800ac20:	a201      	add	r2, pc, #4	; (adr r2, 800ac28 <USBD_Get_USB_Status+0x1c>)
 800ac22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac26:	bf00      	nop
 800ac28:	0800ac39 	.word	0x0800ac39
 800ac2c:	0800ac3f 	.word	0x0800ac3f
 800ac30:	0800ac45 	.word	0x0800ac45
 800ac34:	0800ac4b 	.word	0x0800ac4b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ac3c:	e00b      	b.n	800ac56 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac3e:	2302      	movs	r3, #2
 800ac40:	73fb      	strb	r3, [r7, #15]
    break;
 800ac42:	e008      	b.n	800ac56 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ac44:	2301      	movs	r3, #1
 800ac46:	73fb      	strb	r3, [r7, #15]
    break;
 800ac48:	e005      	b.n	800ac56 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac4e:	e002      	b.n	800ac56 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ac50:	2302      	movs	r3, #2
 800ac52:	73fb      	strb	r3, [r7, #15]
    break;
 800ac54:	bf00      	nop
  }
  return usb_status;
 800ac56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3714      	adds	r7, #20
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr

0800ac64 <__cvt>:
 800ac64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac68:	ec55 4b10 	vmov	r4, r5, d0
 800ac6c:	2d00      	cmp	r5, #0
 800ac6e:	460e      	mov	r6, r1
 800ac70:	4619      	mov	r1, r3
 800ac72:	462b      	mov	r3, r5
 800ac74:	bfbb      	ittet	lt
 800ac76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ac7a:	461d      	movlt	r5, r3
 800ac7c:	2300      	movge	r3, #0
 800ac7e:	232d      	movlt	r3, #45	; 0x2d
 800ac80:	700b      	strb	r3, [r1, #0]
 800ac82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ac88:	4691      	mov	r9, r2
 800ac8a:	f023 0820 	bic.w	r8, r3, #32
 800ac8e:	bfbc      	itt	lt
 800ac90:	4622      	movlt	r2, r4
 800ac92:	4614      	movlt	r4, r2
 800ac94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ac98:	d005      	beq.n	800aca6 <__cvt+0x42>
 800ac9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ac9e:	d100      	bne.n	800aca2 <__cvt+0x3e>
 800aca0:	3601      	adds	r6, #1
 800aca2:	2102      	movs	r1, #2
 800aca4:	e000      	b.n	800aca8 <__cvt+0x44>
 800aca6:	2103      	movs	r1, #3
 800aca8:	ab03      	add	r3, sp, #12
 800acaa:	9301      	str	r3, [sp, #4]
 800acac:	ab02      	add	r3, sp, #8
 800acae:	9300      	str	r3, [sp, #0]
 800acb0:	ec45 4b10 	vmov	d0, r4, r5
 800acb4:	4653      	mov	r3, sl
 800acb6:	4632      	mov	r2, r6
 800acb8:	f000 fe6a 	bl	800b990 <_dtoa_r>
 800acbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800acc0:	4607      	mov	r7, r0
 800acc2:	d102      	bne.n	800acca <__cvt+0x66>
 800acc4:	f019 0f01 	tst.w	r9, #1
 800acc8:	d022      	beq.n	800ad10 <__cvt+0xac>
 800acca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acce:	eb07 0906 	add.w	r9, r7, r6
 800acd2:	d110      	bne.n	800acf6 <__cvt+0x92>
 800acd4:	783b      	ldrb	r3, [r7, #0]
 800acd6:	2b30      	cmp	r3, #48	; 0x30
 800acd8:	d10a      	bne.n	800acf0 <__cvt+0x8c>
 800acda:	2200      	movs	r2, #0
 800acdc:	2300      	movs	r3, #0
 800acde:	4620      	mov	r0, r4
 800ace0:	4629      	mov	r1, r5
 800ace2:	f7f5 fef1 	bl	8000ac8 <__aeabi_dcmpeq>
 800ace6:	b918      	cbnz	r0, 800acf0 <__cvt+0x8c>
 800ace8:	f1c6 0601 	rsb	r6, r6, #1
 800acec:	f8ca 6000 	str.w	r6, [sl]
 800acf0:	f8da 3000 	ldr.w	r3, [sl]
 800acf4:	4499      	add	r9, r3
 800acf6:	2200      	movs	r2, #0
 800acf8:	2300      	movs	r3, #0
 800acfa:	4620      	mov	r0, r4
 800acfc:	4629      	mov	r1, r5
 800acfe:	f7f5 fee3 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad02:	b108      	cbz	r0, 800ad08 <__cvt+0xa4>
 800ad04:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad08:	2230      	movs	r2, #48	; 0x30
 800ad0a:	9b03      	ldr	r3, [sp, #12]
 800ad0c:	454b      	cmp	r3, r9
 800ad0e:	d307      	bcc.n	800ad20 <__cvt+0xbc>
 800ad10:	9b03      	ldr	r3, [sp, #12]
 800ad12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad14:	1bdb      	subs	r3, r3, r7
 800ad16:	4638      	mov	r0, r7
 800ad18:	6013      	str	r3, [r2, #0]
 800ad1a:	b004      	add	sp, #16
 800ad1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad20:	1c59      	adds	r1, r3, #1
 800ad22:	9103      	str	r1, [sp, #12]
 800ad24:	701a      	strb	r2, [r3, #0]
 800ad26:	e7f0      	b.n	800ad0a <__cvt+0xa6>

0800ad28 <__exponent>:
 800ad28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2900      	cmp	r1, #0
 800ad2e:	bfb8      	it	lt
 800ad30:	4249      	neglt	r1, r1
 800ad32:	f803 2b02 	strb.w	r2, [r3], #2
 800ad36:	bfb4      	ite	lt
 800ad38:	222d      	movlt	r2, #45	; 0x2d
 800ad3a:	222b      	movge	r2, #43	; 0x2b
 800ad3c:	2909      	cmp	r1, #9
 800ad3e:	7042      	strb	r2, [r0, #1]
 800ad40:	dd2a      	ble.n	800ad98 <__exponent+0x70>
 800ad42:	f10d 0207 	add.w	r2, sp, #7
 800ad46:	4617      	mov	r7, r2
 800ad48:	260a      	movs	r6, #10
 800ad4a:	4694      	mov	ip, r2
 800ad4c:	fb91 f5f6 	sdiv	r5, r1, r6
 800ad50:	fb06 1415 	mls	r4, r6, r5, r1
 800ad54:	3430      	adds	r4, #48	; 0x30
 800ad56:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ad5a:	460c      	mov	r4, r1
 800ad5c:	2c63      	cmp	r4, #99	; 0x63
 800ad5e:	f102 32ff 	add.w	r2, r2, #4294967295
 800ad62:	4629      	mov	r1, r5
 800ad64:	dcf1      	bgt.n	800ad4a <__exponent+0x22>
 800ad66:	3130      	adds	r1, #48	; 0x30
 800ad68:	f1ac 0402 	sub.w	r4, ip, #2
 800ad6c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ad70:	1c41      	adds	r1, r0, #1
 800ad72:	4622      	mov	r2, r4
 800ad74:	42ba      	cmp	r2, r7
 800ad76:	d30a      	bcc.n	800ad8e <__exponent+0x66>
 800ad78:	f10d 0209 	add.w	r2, sp, #9
 800ad7c:	eba2 020c 	sub.w	r2, r2, ip
 800ad80:	42bc      	cmp	r4, r7
 800ad82:	bf88      	it	hi
 800ad84:	2200      	movhi	r2, #0
 800ad86:	4413      	add	r3, r2
 800ad88:	1a18      	subs	r0, r3, r0
 800ad8a:	b003      	add	sp, #12
 800ad8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad8e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ad92:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ad96:	e7ed      	b.n	800ad74 <__exponent+0x4c>
 800ad98:	2330      	movs	r3, #48	; 0x30
 800ad9a:	3130      	adds	r1, #48	; 0x30
 800ad9c:	7083      	strb	r3, [r0, #2]
 800ad9e:	70c1      	strb	r1, [r0, #3]
 800ada0:	1d03      	adds	r3, r0, #4
 800ada2:	e7f1      	b.n	800ad88 <__exponent+0x60>

0800ada4 <_printf_float>:
 800ada4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada8:	ed2d 8b02 	vpush	{d8}
 800adac:	b08d      	sub	sp, #52	; 0x34
 800adae:	460c      	mov	r4, r1
 800adb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800adb4:	4616      	mov	r6, r2
 800adb6:	461f      	mov	r7, r3
 800adb8:	4605      	mov	r5, r0
 800adba:	f000 fce7 	bl	800b78c <_localeconv_r>
 800adbe:	f8d0 a000 	ldr.w	sl, [r0]
 800adc2:	4650      	mov	r0, sl
 800adc4:	f7f5 fa54 	bl	8000270 <strlen>
 800adc8:	2300      	movs	r3, #0
 800adca:	930a      	str	r3, [sp, #40]	; 0x28
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	9305      	str	r3, [sp, #20]
 800add0:	f8d8 3000 	ldr.w	r3, [r8]
 800add4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800add8:	3307      	adds	r3, #7
 800adda:	f023 0307 	bic.w	r3, r3, #7
 800adde:	f103 0208 	add.w	r2, r3, #8
 800ade2:	f8c8 2000 	str.w	r2, [r8]
 800ade6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800adea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800adee:	9307      	str	r3, [sp, #28]
 800adf0:	f8cd 8018 	str.w	r8, [sp, #24]
 800adf4:	ee08 0a10 	vmov	s16, r0
 800adf8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800adfc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae00:	4b9e      	ldr	r3, [pc, #632]	; (800b07c <_printf_float+0x2d8>)
 800ae02:	f04f 32ff 	mov.w	r2, #4294967295
 800ae06:	f7f5 fe91 	bl	8000b2c <__aeabi_dcmpun>
 800ae0a:	bb88      	cbnz	r0, 800ae70 <_printf_float+0xcc>
 800ae0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae10:	4b9a      	ldr	r3, [pc, #616]	; (800b07c <_printf_float+0x2d8>)
 800ae12:	f04f 32ff 	mov.w	r2, #4294967295
 800ae16:	f7f5 fe6b 	bl	8000af0 <__aeabi_dcmple>
 800ae1a:	bb48      	cbnz	r0, 800ae70 <_printf_float+0xcc>
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	2300      	movs	r3, #0
 800ae20:	4640      	mov	r0, r8
 800ae22:	4649      	mov	r1, r9
 800ae24:	f7f5 fe5a 	bl	8000adc <__aeabi_dcmplt>
 800ae28:	b110      	cbz	r0, 800ae30 <_printf_float+0x8c>
 800ae2a:	232d      	movs	r3, #45	; 0x2d
 800ae2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae30:	4a93      	ldr	r2, [pc, #588]	; (800b080 <_printf_float+0x2dc>)
 800ae32:	4b94      	ldr	r3, [pc, #592]	; (800b084 <_printf_float+0x2e0>)
 800ae34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ae38:	bf94      	ite	ls
 800ae3a:	4690      	movls	r8, r2
 800ae3c:	4698      	movhi	r8, r3
 800ae3e:	2303      	movs	r3, #3
 800ae40:	6123      	str	r3, [r4, #16]
 800ae42:	9b05      	ldr	r3, [sp, #20]
 800ae44:	f023 0304 	bic.w	r3, r3, #4
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	f04f 0900 	mov.w	r9, #0
 800ae4e:	9700      	str	r7, [sp, #0]
 800ae50:	4633      	mov	r3, r6
 800ae52:	aa0b      	add	r2, sp, #44	; 0x2c
 800ae54:	4621      	mov	r1, r4
 800ae56:	4628      	mov	r0, r5
 800ae58:	f000 f9da 	bl	800b210 <_printf_common>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	f040 8090 	bne.w	800af82 <_printf_float+0x1de>
 800ae62:	f04f 30ff 	mov.w	r0, #4294967295
 800ae66:	b00d      	add	sp, #52	; 0x34
 800ae68:	ecbd 8b02 	vpop	{d8}
 800ae6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae70:	4642      	mov	r2, r8
 800ae72:	464b      	mov	r3, r9
 800ae74:	4640      	mov	r0, r8
 800ae76:	4649      	mov	r1, r9
 800ae78:	f7f5 fe58 	bl	8000b2c <__aeabi_dcmpun>
 800ae7c:	b140      	cbz	r0, 800ae90 <_printf_float+0xec>
 800ae7e:	464b      	mov	r3, r9
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	bfbc      	itt	lt
 800ae84:	232d      	movlt	r3, #45	; 0x2d
 800ae86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ae8a:	4a7f      	ldr	r2, [pc, #508]	; (800b088 <_printf_float+0x2e4>)
 800ae8c:	4b7f      	ldr	r3, [pc, #508]	; (800b08c <_printf_float+0x2e8>)
 800ae8e:	e7d1      	b.n	800ae34 <_printf_float+0x90>
 800ae90:	6863      	ldr	r3, [r4, #4]
 800ae92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ae96:	9206      	str	r2, [sp, #24]
 800ae98:	1c5a      	adds	r2, r3, #1
 800ae9a:	d13f      	bne.n	800af1c <_printf_float+0x178>
 800ae9c:	2306      	movs	r3, #6
 800ae9e:	6063      	str	r3, [r4, #4]
 800aea0:	9b05      	ldr	r3, [sp, #20]
 800aea2:	6861      	ldr	r1, [r4, #4]
 800aea4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aea8:	2300      	movs	r3, #0
 800aeaa:	9303      	str	r3, [sp, #12]
 800aeac:	ab0a      	add	r3, sp, #40	; 0x28
 800aeae:	e9cd b301 	strd	fp, r3, [sp, #4]
 800aeb2:	ab09      	add	r3, sp, #36	; 0x24
 800aeb4:	ec49 8b10 	vmov	d0, r8, r9
 800aeb8:	9300      	str	r3, [sp, #0]
 800aeba:	6022      	str	r2, [r4, #0]
 800aebc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aec0:	4628      	mov	r0, r5
 800aec2:	f7ff fecf 	bl	800ac64 <__cvt>
 800aec6:	9b06      	ldr	r3, [sp, #24]
 800aec8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aeca:	2b47      	cmp	r3, #71	; 0x47
 800aecc:	4680      	mov	r8, r0
 800aece:	d108      	bne.n	800aee2 <_printf_float+0x13e>
 800aed0:	1cc8      	adds	r0, r1, #3
 800aed2:	db02      	blt.n	800aeda <_printf_float+0x136>
 800aed4:	6863      	ldr	r3, [r4, #4]
 800aed6:	4299      	cmp	r1, r3
 800aed8:	dd41      	ble.n	800af5e <_printf_float+0x1ba>
 800aeda:	f1ab 0302 	sub.w	r3, fp, #2
 800aede:	fa5f fb83 	uxtb.w	fp, r3
 800aee2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aee6:	d820      	bhi.n	800af2a <_printf_float+0x186>
 800aee8:	3901      	subs	r1, #1
 800aeea:	465a      	mov	r2, fp
 800aeec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800aef0:	9109      	str	r1, [sp, #36]	; 0x24
 800aef2:	f7ff ff19 	bl	800ad28 <__exponent>
 800aef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aef8:	1813      	adds	r3, r2, r0
 800aefa:	2a01      	cmp	r2, #1
 800aefc:	4681      	mov	r9, r0
 800aefe:	6123      	str	r3, [r4, #16]
 800af00:	dc02      	bgt.n	800af08 <_printf_float+0x164>
 800af02:	6822      	ldr	r2, [r4, #0]
 800af04:	07d2      	lsls	r2, r2, #31
 800af06:	d501      	bpl.n	800af0c <_printf_float+0x168>
 800af08:	3301      	adds	r3, #1
 800af0a:	6123      	str	r3, [r4, #16]
 800af0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af10:	2b00      	cmp	r3, #0
 800af12:	d09c      	beq.n	800ae4e <_printf_float+0xaa>
 800af14:	232d      	movs	r3, #45	; 0x2d
 800af16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af1a:	e798      	b.n	800ae4e <_printf_float+0xaa>
 800af1c:	9a06      	ldr	r2, [sp, #24]
 800af1e:	2a47      	cmp	r2, #71	; 0x47
 800af20:	d1be      	bne.n	800aea0 <_printf_float+0xfc>
 800af22:	2b00      	cmp	r3, #0
 800af24:	d1bc      	bne.n	800aea0 <_printf_float+0xfc>
 800af26:	2301      	movs	r3, #1
 800af28:	e7b9      	b.n	800ae9e <_printf_float+0xfa>
 800af2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800af2e:	d118      	bne.n	800af62 <_printf_float+0x1be>
 800af30:	2900      	cmp	r1, #0
 800af32:	6863      	ldr	r3, [r4, #4]
 800af34:	dd0b      	ble.n	800af4e <_printf_float+0x1aa>
 800af36:	6121      	str	r1, [r4, #16]
 800af38:	b913      	cbnz	r3, 800af40 <_printf_float+0x19c>
 800af3a:	6822      	ldr	r2, [r4, #0]
 800af3c:	07d0      	lsls	r0, r2, #31
 800af3e:	d502      	bpl.n	800af46 <_printf_float+0x1a2>
 800af40:	3301      	adds	r3, #1
 800af42:	440b      	add	r3, r1
 800af44:	6123      	str	r3, [r4, #16]
 800af46:	65a1      	str	r1, [r4, #88]	; 0x58
 800af48:	f04f 0900 	mov.w	r9, #0
 800af4c:	e7de      	b.n	800af0c <_printf_float+0x168>
 800af4e:	b913      	cbnz	r3, 800af56 <_printf_float+0x1b2>
 800af50:	6822      	ldr	r2, [r4, #0]
 800af52:	07d2      	lsls	r2, r2, #31
 800af54:	d501      	bpl.n	800af5a <_printf_float+0x1b6>
 800af56:	3302      	adds	r3, #2
 800af58:	e7f4      	b.n	800af44 <_printf_float+0x1a0>
 800af5a:	2301      	movs	r3, #1
 800af5c:	e7f2      	b.n	800af44 <_printf_float+0x1a0>
 800af5e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800af62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af64:	4299      	cmp	r1, r3
 800af66:	db05      	blt.n	800af74 <_printf_float+0x1d0>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	6121      	str	r1, [r4, #16]
 800af6c:	07d8      	lsls	r0, r3, #31
 800af6e:	d5ea      	bpl.n	800af46 <_printf_float+0x1a2>
 800af70:	1c4b      	adds	r3, r1, #1
 800af72:	e7e7      	b.n	800af44 <_printf_float+0x1a0>
 800af74:	2900      	cmp	r1, #0
 800af76:	bfd4      	ite	le
 800af78:	f1c1 0202 	rsble	r2, r1, #2
 800af7c:	2201      	movgt	r2, #1
 800af7e:	4413      	add	r3, r2
 800af80:	e7e0      	b.n	800af44 <_printf_float+0x1a0>
 800af82:	6823      	ldr	r3, [r4, #0]
 800af84:	055a      	lsls	r2, r3, #21
 800af86:	d407      	bmi.n	800af98 <_printf_float+0x1f4>
 800af88:	6923      	ldr	r3, [r4, #16]
 800af8a:	4642      	mov	r2, r8
 800af8c:	4631      	mov	r1, r6
 800af8e:	4628      	mov	r0, r5
 800af90:	47b8      	blx	r7
 800af92:	3001      	adds	r0, #1
 800af94:	d12c      	bne.n	800aff0 <_printf_float+0x24c>
 800af96:	e764      	b.n	800ae62 <_printf_float+0xbe>
 800af98:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af9c:	f240 80e0 	bls.w	800b160 <_printf_float+0x3bc>
 800afa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afa4:	2200      	movs	r2, #0
 800afa6:	2300      	movs	r3, #0
 800afa8:	f7f5 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800afac:	2800      	cmp	r0, #0
 800afae:	d034      	beq.n	800b01a <_printf_float+0x276>
 800afb0:	4a37      	ldr	r2, [pc, #220]	; (800b090 <_printf_float+0x2ec>)
 800afb2:	2301      	movs	r3, #1
 800afb4:	4631      	mov	r1, r6
 800afb6:	4628      	mov	r0, r5
 800afb8:	47b8      	blx	r7
 800afba:	3001      	adds	r0, #1
 800afbc:	f43f af51 	beq.w	800ae62 <_printf_float+0xbe>
 800afc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afc4:	429a      	cmp	r2, r3
 800afc6:	db02      	blt.n	800afce <_printf_float+0x22a>
 800afc8:	6823      	ldr	r3, [r4, #0]
 800afca:	07d8      	lsls	r0, r3, #31
 800afcc:	d510      	bpl.n	800aff0 <_printf_float+0x24c>
 800afce:	ee18 3a10 	vmov	r3, s16
 800afd2:	4652      	mov	r2, sl
 800afd4:	4631      	mov	r1, r6
 800afd6:	4628      	mov	r0, r5
 800afd8:	47b8      	blx	r7
 800afda:	3001      	adds	r0, #1
 800afdc:	f43f af41 	beq.w	800ae62 <_printf_float+0xbe>
 800afe0:	f04f 0800 	mov.w	r8, #0
 800afe4:	f104 091a 	add.w	r9, r4, #26
 800afe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afea:	3b01      	subs	r3, #1
 800afec:	4543      	cmp	r3, r8
 800afee:	dc09      	bgt.n	800b004 <_printf_float+0x260>
 800aff0:	6823      	ldr	r3, [r4, #0]
 800aff2:	079b      	lsls	r3, r3, #30
 800aff4:	f100 8107 	bmi.w	800b206 <_printf_float+0x462>
 800aff8:	68e0      	ldr	r0, [r4, #12]
 800affa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800affc:	4298      	cmp	r0, r3
 800affe:	bfb8      	it	lt
 800b000:	4618      	movlt	r0, r3
 800b002:	e730      	b.n	800ae66 <_printf_float+0xc2>
 800b004:	2301      	movs	r3, #1
 800b006:	464a      	mov	r2, r9
 800b008:	4631      	mov	r1, r6
 800b00a:	4628      	mov	r0, r5
 800b00c:	47b8      	blx	r7
 800b00e:	3001      	adds	r0, #1
 800b010:	f43f af27 	beq.w	800ae62 <_printf_float+0xbe>
 800b014:	f108 0801 	add.w	r8, r8, #1
 800b018:	e7e6      	b.n	800afe8 <_printf_float+0x244>
 800b01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	dc39      	bgt.n	800b094 <_printf_float+0x2f0>
 800b020:	4a1b      	ldr	r2, [pc, #108]	; (800b090 <_printf_float+0x2ec>)
 800b022:	2301      	movs	r3, #1
 800b024:	4631      	mov	r1, r6
 800b026:	4628      	mov	r0, r5
 800b028:	47b8      	blx	r7
 800b02a:	3001      	adds	r0, #1
 800b02c:	f43f af19 	beq.w	800ae62 <_printf_float+0xbe>
 800b030:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b034:	4313      	orrs	r3, r2
 800b036:	d102      	bne.n	800b03e <_printf_float+0x29a>
 800b038:	6823      	ldr	r3, [r4, #0]
 800b03a:	07d9      	lsls	r1, r3, #31
 800b03c:	d5d8      	bpl.n	800aff0 <_printf_float+0x24c>
 800b03e:	ee18 3a10 	vmov	r3, s16
 800b042:	4652      	mov	r2, sl
 800b044:	4631      	mov	r1, r6
 800b046:	4628      	mov	r0, r5
 800b048:	47b8      	blx	r7
 800b04a:	3001      	adds	r0, #1
 800b04c:	f43f af09 	beq.w	800ae62 <_printf_float+0xbe>
 800b050:	f04f 0900 	mov.w	r9, #0
 800b054:	f104 0a1a 	add.w	sl, r4, #26
 800b058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b05a:	425b      	negs	r3, r3
 800b05c:	454b      	cmp	r3, r9
 800b05e:	dc01      	bgt.n	800b064 <_printf_float+0x2c0>
 800b060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b062:	e792      	b.n	800af8a <_printf_float+0x1e6>
 800b064:	2301      	movs	r3, #1
 800b066:	4652      	mov	r2, sl
 800b068:	4631      	mov	r1, r6
 800b06a:	4628      	mov	r0, r5
 800b06c:	47b8      	blx	r7
 800b06e:	3001      	adds	r0, #1
 800b070:	f43f aef7 	beq.w	800ae62 <_printf_float+0xbe>
 800b074:	f109 0901 	add.w	r9, r9, #1
 800b078:	e7ee      	b.n	800b058 <_printf_float+0x2b4>
 800b07a:	bf00      	nop
 800b07c:	7fefffff 	.word	0x7fefffff
 800b080:	0800da24 	.word	0x0800da24
 800b084:	0800da28 	.word	0x0800da28
 800b088:	0800da2c 	.word	0x0800da2c
 800b08c:	0800da30 	.word	0x0800da30
 800b090:	0800da34 	.word	0x0800da34
 800b094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b096:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b098:	429a      	cmp	r2, r3
 800b09a:	bfa8      	it	ge
 800b09c:	461a      	movge	r2, r3
 800b09e:	2a00      	cmp	r2, #0
 800b0a0:	4691      	mov	r9, r2
 800b0a2:	dc37      	bgt.n	800b114 <_printf_float+0x370>
 800b0a4:	f04f 0b00 	mov.w	fp, #0
 800b0a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0ac:	f104 021a 	add.w	r2, r4, #26
 800b0b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0b2:	9305      	str	r3, [sp, #20]
 800b0b4:	eba3 0309 	sub.w	r3, r3, r9
 800b0b8:	455b      	cmp	r3, fp
 800b0ba:	dc33      	bgt.n	800b124 <_printf_float+0x380>
 800b0bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	db3b      	blt.n	800b13c <_printf_float+0x398>
 800b0c4:	6823      	ldr	r3, [r4, #0]
 800b0c6:	07da      	lsls	r2, r3, #31
 800b0c8:	d438      	bmi.n	800b13c <_printf_float+0x398>
 800b0ca:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b0ce:	eba2 0903 	sub.w	r9, r2, r3
 800b0d2:	9b05      	ldr	r3, [sp, #20]
 800b0d4:	1ad2      	subs	r2, r2, r3
 800b0d6:	4591      	cmp	r9, r2
 800b0d8:	bfa8      	it	ge
 800b0da:	4691      	movge	r9, r2
 800b0dc:	f1b9 0f00 	cmp.w	r9, #0
 800b0e0:	dc35      	bgt.n	800b14e <_printf_float+0x3aa>
 800b0e2:	f04f 0800 	mov.w	r8, #0
 800b0e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0ea:	f104 0a1a 	add.w	sl, r4, #26
 800b0ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0f2:	1a9b      	subs	r3, r3, r2
 800b0f4:	eba3 0309 	sub.w	r3, r3, r9
 800b0f8:	4543      	cmp	r3, r8
 800b0fa:	f77f af79 	ble.w	800aff0 <_printf_float+0x24c>
 800b0fe:	2301      	movs	r3, #1
 800b100:	4652      	mov	r2, sl
 800b102:	4631      	mov	r1, r6
 800b104:	4628      	mov	r0, r5
 800b106:	47b8      	blx	r7
 800b108:	3001      	adds	r0, #1
 800b10a:	f43f aeaa 	beq.w	800ae62 <_printf_float+0xbe>
 800b10e:	f108 0801 	add.w	r8, r8, #1
 800b112:	e7ec      	b.n	800b0ee <_printf_float+0x34a>
 800b114:	4613      	mov	r3, r2
 800b116:	4631      	mov	r1, r6
 800b118:	4642      	mov	r2, r8
 800b11a:	4628      	mov	r0, r5
 800b11c:	47b8      	blx	r7
 800b11e:	3001      	adds	r0, #1
 800b120:	d1c0      	bne.n	800b0a4 <_printf_float+0x300>
 800b122:	e69e      	b.n	800ae62 <_printf_float+0xbe>
 800b124:	2301      	movs	r3, #1
 800b126:	4631      	mov	r1, r6
 800b128:	4628      	mov	r0, r5
 800b12a:	9205      	str	r2, [sp, #20]
 800b12c:	47b8      	blx	r7
 800b12e:	3001      	adds	r0, #1
 800b130:	f43f ae97 	beq.w	800ae62 <_printf_float+0xbe>
 800b134:	9a05      	ldr	r2, [sp, #20]
 800b136:	f10b 0b01 	add.w	fp, fp, #1
 800b13a:	e7b9      	b.n	800b0b0 <_printf_float+0x30c>
 800b13c:	ee18 3a10 	vmov	r3, s16
 800b140:	4652      	mov	r2, sl
 800b142:	4631      	mov	r1, r6
 800b144:	4628      	mov	r0, r5
 800b146:	47b8      	blx	r7
 800b148:	3001      	adds	r0, #1
 800b14a:	d1be      	bne.n	800b0ca <_printf_float+0x326>
 800b14c:	e689      	b.n	800ae62 <_printf_float+0xbe>
 800b14e:	9a05      	ldr	r2, [sp, #20]
 800b150:	464b      	mov	r3, r9
 800b152:	4442      	add	r2, r8
 800b154:	4631      	mov	r1, r6
 800b156:	4628      	mov	r0, r5
 800b158:	47b8      	blx	r7
 800b15a:	3001      	adds	r0, #1
 800b15c:	d1c1      	bne.n	800b0e2 <_printf_float+0x33e>
 800b15e:	e680      	b.n	800ae62 <_printf_float+0xbe>
 800b160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b162:	2a01      	cmp	r2, #1
 800b164:	dc01      	bgt.n	800b16a <_printf_float+0x3c6>
 800b166:	07db      	lsls	r3, r3, #31
 800b168:	d53a      	bpl.n	800b1e0 <_printf_float+0x43c>
 800b16a:	2301      	movs	r3, #1
 800b16c:	4642      	mov	r2, r8
 800b16e:	4631      	mov	r1, r6
 800b170:	4628      	mov	r0, r5
 800b172:	47b8      	blx	r7
 800b174:	3001      	adds	r0, #1
 800b176:	f43f ae74 	beq.w	800ae62 <_printf_float+0xbe>
 800b17a:	ee18 3a10 	vmov	r3, s16
 800b17e:	4652      	mov	r2, sl
 800b180:	4631      	mov	r1, r6
 800b182:	4628      	mov	r0, r5
 800b184:	47b8      	blx	r7
 800b186:	3001      	adds	r0, #1
 800b188:	f43f ae6b 	beq.w	800ae62 <_printf_float+0xbe>
 800b18c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b190:	2200      	movs	r2, #0
 800b192:	2300      	movs	r3, #0
 800b194:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b198:	f7f5 fc96 	bl	8000ac8 <__aeabi_dcmpeq>
 800b19c:	b9d8      	cbnz	r0, 800b1d6 <_printf_float+0x432>
 800b19e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b1a2:	f108 0201 	add.w	r2, r8, #1
 800b1a6:	4631      	mov	r1, r6
 800b1a8:	4628      	mov	r0, r5
 800b1aa:	47b8      	blx	r7
 800b1ac:	3001      	adds	r0, #1
 800b1ae:	d10e      	bne.n	800b1ce <_printf_float+0x42a>
 800b1b0:	e657      	b.n	800ae62 <_printf_float+0xbe>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	4652      	mov	r2, sl
 800b1b6:	4631      	mov	r1, r6
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	47b8      	blx	r7
 800b1bc:	3001      	adds	r0, #1
 800b1be:	f43f ae50 	beq.w	800ae62 <_printf_float+0xbe>
 800b1c2:	f108 0801 	add.w	r8, r8, #1
 800b1c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1c8:	3b01      	subs	r3, #1
 800b1ca:	4543      	cmp	r3, r8
 800b1cc:	dcf1      	bgt.n	800b1b2 <_printf_float+0x40e>
 800b1ce:	464b      	mov	r3, r9
 800b1d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b1d4:	e6da      	b.n	800af8c <_printf_float+0x1e8>
 800b1d6:	f04f 0800 	mov.w	r8, #0
 800b1da:	f104 0a1a 	add.w	sl, r4, #26
 800b1de:	e7f2      	b.n	800b1c6 <_printf_float+0x422>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	4642      	mov	r2, r8
 800b1e4:	e7df      	b.n	800b1a6 <_printf_float+0x402>
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	464a      	mov	r2, r9
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	47b8      	blx	r7
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	f43f ae36 	beq.w	800ae62 <_printf_float+0xbe>
 800b1f6:	f108 0801 	add.w	r8, r8, #1
 800b1fa:	68e3      	ldr	r3, [r4, #12]
 800b1fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1fe:	1a5b      	subs	r3, r3, r1
 800b200:	4543      	cmp	r3, r8
 800b202:	dcf0      	bgt.n	800b1e6 <_printf_float+0x442>
 800b204:	e6f8      	b.n	800aff8 <_printf_float+0x254>
 800b206:	f04f 0800 	mov.w	r8, #0
 800b20a:	f104 0919 	add.w	r9, r4, #25
 800b20e:	e7f4      	b.n	800b1fa <_printf_float+0x456>

0800b210 <_printf_common>:
 800b210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b214:	4616      	mov	r6, r2
 800b216:	4699      	mov	r9, r3
 800b218:	688a      	ldr	r2, [r1, #8]
 800b21a:	690b      	ldr	r3, [r1, #16]
 800b21c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b220:	4293      	cmp	r3, r2
 800b222:	bfb8      	it	lt
 800b224:	4613      	movlt	r3, r2
 800b226:	6033      	str	r3, [r6, #0]
 800b228:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b22c:	4607      	mov	r7, r0
 800b22e:	460c      	mov	r4, r1
 800b230:	b10a      	cbz	r2, 800b236 <_printf_common+0x26>
 800b232:	3301      	adds	r3, #1
 800b234:	6033      	str	r3, [r6, #0]
 800b236:	6823      	ldr	r3, [r4, #0]
 800b238:	0699      	lsls	r1, r3, #26
 800b23a:	bf42      	ittt	mi
 800b23c:	6833      	ldrmi	r3, [r6, #0]
 800b23e:	3302      	addmi	r3, #2
 800b240:	6033      	strmi	r3, [r6, #0]
 800b242:	6825      	ldr	r5, [r4, #0]
 800b244:	f015 0506 	ands.w	r5, r5, #6
 800b248:	d106      	bne.n	800b258 <_printf_common+0x48>
 800b24a:	f104 0a19 	add.w	sl, r4, #25
 800b24e:	68e3      	ldr	r3, [r4, #12]
 800b250:	6832      	ldr	r2, [r6, #0]
 800b252:	1a9b      	subs	r3, r3, r2
 800b254:	42ab      	cmp	r3, r5
 800b256:	dc26      	bgt.n	800b2a6 <_printf_common+0x96>
 800b258:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b25c:	1e13      	subs	r3, r2, #0
 800b25e:	6822      	ldr	r2, [r4, #0]
 800b260:	bf18      	it	ne
 800b262:	2301      	movne	r3, #1
 800b264:	0692      	lsls	r2, r2, #26
 800b266:	d42b      	bmi.n	800b2c0 <_printf_common+0xb0>
 800b268:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b26c:	4649      	mov	r1, r9
 800b26e:	4638      	mov	r0, r7
 800b270:	47c0      	blx	r8
 800b272:	3001      	adds	r0, #1
 800b274:	d01e      	beq.n	800b2b4 <_printf_common+0xa4>
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	6922      	ldr	r2, [r4, #16]
 800b27a:	f003 0306 	and.w	r3, r3, #6
 800b27e:	2b04      	cmp	r3, #4
 800b280:	bf02      	ittt	eq
 800b282:	68e5      	ldreq	r5, [r4, #12]
 800b284:	6833      	ldreq	r3, [r6, #0]
 800b286:	1aed      	subeq	r5, r5, r3
 800b288:	68a3      	ldr	r3, [r4, #8]
 800b28a:	bf0c      	ite	eq
 800b28c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b290:	2500      	movne	r5, #0
 800b292:	4293      	cmp	r3, r2
 800b294:	bfc4      	itt	gt
 800b296:	1a9b      	subgt	r3, r3, r2
 800b298:	18ed      	addgt	r5, r5, r3
 800b29a:	2600      	movs	r6, #0
 800b29c:	341a      	adds	r4, #26
 800b29e:	42b5      	cmp	r5, r6
 800b2a0:	d11a      	bne.n	800b2d8 <_printf_common+0xc8>
 800b2a2:	2000      	movs	r0, #0
 800b2a4:	e008      	b.n	800b2b8 <_printf_common+0xa8>
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	4652      	mov	r2, sl
 800b2aa:	4649      	mov	r1, r9
 800b2ac:	4638      	mov	r0, r7
 800b2ae:	47c0      	blx	r8
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	d103      	bne.n	800b2bc <_printf_common+0xac>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2bc:	3501      	adds	r5, #1
 800b2be:	e7c6      	b.n	800b24e <_printf_common+0x3e>
 800b2c0:	18e1      	adds	r1, r4, r3
 800b2c2:	1c5a      	adds	r2, r3, #1
 800b2c4:	2030      	movs	r0, #48	; 0x30
 800b2c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2ca:	4422      	add	r2, r4
 800b2cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2d4:	3302      	adds	r3, #2
 800b2d6:	e7c7      	b.n	800b268 <_printf_common+0x58>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	4622      	mov	r2, r4
 800b2dc:	4649      	mov	r1, r9
 800b2de:	4638      	mov	r0, r7
 800b2e0:	47c0      	blx	r8
 800b2e2:	3001      	adds	r0, #1
 800b2e4:	d0e6      	beq.n	800b2b4 <_printf_common+0xa4>
 800b2e6:	3601      	adds	r6, #1
 800b2e8:	e7d9      	b.n	800b29e <_printf_common+0x8e>
	...

0800b2ec <_printf_i>:
 800b2ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	7e0f      	ldrb	r7, [r1, #24]
 800b2f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b2f4:	2f78      	cmp	r7, #120	; 0x78
 800b2f6:	4691      	mov	r9, r2
 800b2f8:	4680      	mov	r8, r0
 800b2fa:	460c      	mov	r4, r1
 800b2fc:	469a      	mov	sl, r3
 800b2fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b302:	d807      	bhi.n	800b314 <_printf_i+0x28>
 800b304:	2f62      	cmp	r7, #98	; 0x62
 800b306:	d80a      	bhi.n	800b31e <_printf_i+0x32>
 800b308:	2f00      	cmp	r7, #0
 800b30a:	f000 80d4 	beq.w	800b4b6 <_printf_i+0x1ca>
 800b30e:	2f58      	cmp	r7, #88	; 0x58
 800b310:	f000 80c0 	beq.w	800b494 <_printf_i+0x1a8>
 800b314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b318:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b31c:	e03a      	b.n	800b394 <_printf_i+0xa8>
 800b31e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b322:	2b15      	cmp	r3, #21
 800b324:	d8f6      	bhi.n	800b314 <_printf_i+0x28>
 800b326:	a101      	add	r1, pc, #4	; (adr r1, 800b32c <_printf_i+0x40>)
 800b328:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b32c:	0800b385 	.word	0x0800b385
 800b330:	0800b399 	.word	0x0800b399
 800b334:	0800b315 	.word	0x0800b315
 800b338:	0800b315 	.word	0x0800b315
 800b33c:	0800b315 	.word	0x0800b315
 800b340:	0800b315 	.word	0x0800b315
 800b344:	0800b399 	.word	0x0800b399
 800b348:	0800b315 	.word	0x0800b315
 800b34c:	0800b315 	.word	0x0800b315
 800b350:	0800b315 	.word	0x0800b315
 800b354:	0800b315 	.word	0x0800b315
 800b358:	0800b49d 	.word	0x0800b49d
 800b35c:	0800b3c5 	.word	0x0800b3c5
 800b360:	0800b457 	.word	0x0800b457
 800b364:	0800b315 	.word	0x0800b315
 800b368:	0800b315 	.word	0x0800b315
 800b36c:	0800b4bf 	.word	0x0800b4bf
 800b370:	0800b315 	.word	0x0800b315
 800b374:	0800b3c5 	.word	0x0800b3c5
 800b378:	0800b315 	.word	0x0800b315
 800b37c:	0800b315 	.word	0x0800b315
 800b380:	0800b45f 	.word	0x0800b45f
 800b384:	682b      	ldr	r3, [r5, #0]
 800b386:	1d1a      	adds	r2, r3, #4
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	602a      	str	r2, [r5, #0]
 800b38c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b390:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b394:	2301      	movs	r3, #1
 800b396:	e09f      	b.n	800b4d8 <_printf_i+0x1ec>
 800b398:	6820      	ldr	r0, [r4, #0]
 800b39a:	682b      	ldr	r3, [r5, #0]
 800b39c:	0607      	lsls	r7, r0, #24
 800b39e:	f103 0104 	add.w	r1, r3, #4
 800b3a2:	6029      	str	r1, [r5, #0]
 800b3a4:	d501      	bpl.n	800b3aa <_printf_i+0xbe>
 800b3a6:	681e      	ldr	r6, [r3, #0]
 800b3a8:	e003      	b.n	800b3b2 <_printf_i+0xc6>
 800b3aa:	0646      	lsls	r6, r0, #25
 800b3ac:	d5fb      	bpl.n	800b3a6 <_printf_i+0xba>
 800b3ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b3b2:	2e00      	cmp	r6, #0
 800b3b4:	da03      	bge.n	800b3be <_printf_i+0xd2>
 800b3b6:	232d      	movs	r3, #45	; 0x2d
 800b3b8:	4276      	negs	r6, r6
 800b3ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3be:	485a      	ldr	r0, [pc, #360]	; (800b528 <_printf_i+0x23c>)
 800b3c0:	230a      	movs	r3, #10
 800b3c2:	e012      	b.n	800b3ea <_printf_i+0xfe>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	6820      	ldr	r0, [r4, #0]
 800b3c8:	1d19      	adds	r1, r3, #4
 800b3ca:	6029      	str	r1, [r5, #0]
 800b3cc:	0605      	lsls	r5, r0, #24
 800b3ce:	d501      	bpl.n	800b3d4 <_printf_i+0xe8>
 800b3d0:	681e      	ldr	r6, [r3, #0]
 800b3d2:	e002      	b.n	800b3da <_printf_i+0xee>
 800b3d4:	0641      	lsls	r1, r0, #25
 800b3d6:	d5fb      	bpl.n	800b3d0 <_printf_i+0xe4>
 800b3d8:	881e      	ldrh	r6, [r3, #0]
 800b3da:	4853      	ldr	r0, [pc, #332]	; (800b528 <_printf_i+0x23c>)
 800b3dc:	2f6f      	cmp	r7, #111	; 0x6f
 800b3de:	bf0c      	ite	eq
 800b3e0:	2308      	moveq	r3, #8
 800b3e2:	230a      	movne	r3, #10
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3ea:	6865      	ldr	r5, [r4, #4]
 800b3ec:	60a5      	str	r5, [r4, #8]
 800b3ee:	2d00      	cmp	r5, #0
 800b3f0:	bfa2      	ittt	ge
 800b3f2:	6821      	ldrge	r1, [r4, #0]
 800b3f4:	f021 0104 	bicge.w	r1, r1, #4
 800b3f8:	6021      	strge	r1, [r4, #0]
 800b3fa:	b90e      	cbnz	r6, 800b400 <_printf_i+0x114>
 800b3fc:	2d00      	cmp	r5, #0
 800b3fe:	d04b      	beq.n	800b498 <_printf_i+0x1ac>
 800b400:	4615      	mov	r5, r2
 800b402:	fbb6 f1f3 	udiv	r1, r6, r3
 800b406:	fb03 6711 	mls	r7, r3, r1, r6
 800b40a:	5dc7      	ldrb	r7, [r0, r7]
 800b40c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b410:	4637      	mov	r7, r6
 800b412:	42bb      	cmp	r3, r7
 800b414:	460e      	mov	r6, r1
 800b416:	d9f4      	bls.n	800b402 <_printf_i+0x116>
 800b418:	2b08      	cmp	r3, #8
 800b41a:	d10b      	bne.n	800b434 <_printf_i+0x148>
 800b41c:	6823      	ldr	r3, [r4, #0]
 800b41e:	07de      	lsls	r6, r3, #31
 800b420:	d508      	bpl.n	800b434 <_printf_i+0x148>
 800b422:	6923      	ldr	r3, [r4, #16]
 800b424:	6861      	ldr	r1, [r4, #4]
 800b426:	4299      	cmp	r1, r3
 800b428:	bfde      	ittt	le
 800b42a:	2330      	movle	r3, #48	; 0x30
 800b42c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b430:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b434:	1b52      	subs	r2, r2, r5
 800b436:	6122      	str	r2, [r4, #16]
 800b438:	f8cd a000 	str.w	sl, [sp]
 800b43c:	464b      	mov	r3, r9
 800b43e:	aa03      	add	r2, sp, #12
 800b440:	4621      	mov	r1, r4
 800b442:	4640      	mov	r0, r8
 800b444:	f7ff fee4 	bl	800b210 <_printf_common>
 800b448:	3001      	adds	r0, #1
 800b44a:	d14a      	bne.n	800b4e2 <_printf_i+0x1f6>
 800b44c:	f04f 30ff 	mov.w	r0, #4294967295
 800b450:	b004      	add	sp, #16
 800b452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	f043 0320 	orr.w	r3, r3, #32
 800b45c:	6023      	str	r3, [r4, #0]
 800b45e:	4833      	ldr	r0, [pc, #204]	; (800b52c <_printf_i+0x240>)
 800b460:	2778      	movs	r7, #120	; 0x78
 800b462:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b466:	6823      	ldr	r3, [r4, #0]
 800b468:	6829      	ldr	r1, [r5, #0]
 800b46a:	061f      	lsls	r7, r3, #24
 800b46c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b470:	d402      	bmi.n	800b478 <_printf_i+0x18c>
 800b472:	065f      	lsls	r7, r3, #25
 800b474:	bf48      	it	mi
 800b476:	b2b6      	uxthmi	r6, r6
 800b478:	07df      	lsls	r7, r3, #31
 800b47a:	bf48      	it	mi
 800b47c:	f043 0320 	orrmi.w	r3, r3, #32
 800b480:	6029      	str	r1, [r5, #0]
 800b482:	bf48      	it	mi
 800b484:	6023      	strmi	r3, [r4, #0]
 800b486:	b91e      	cbnz	r6, 800b490 <_printf_i+0x1a4>
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	f023 0320 	bic.w	r3, r3, #32
 800b48e:	6023      	str	r3, [r4, #0]
 800b490:	2310      	movs	r3, #16
 800b492:	e7a7      	b.n	800b3e4 <_printf_i+0xf8>
 800b494:	4824      	ldr	r0, [pc, #144]	; (800b528 <_printf_i+0x23c>)
 800b496:	e7e4      	b.n	800b462 <_printf_i+0x176>
 800b498:	4615      	mov	r5, r2
 800b49a:	e7bd      	b.n	800b418 <_printf_i+0x12c>
 800b49c:	682b      	ldr	r3, [r5, #0]
 800b49e:	6826      	ldr	r6, [r4, #0]
 800b4a0:	6961      	ldr	r1, [r4, #20]
 800b4a2:	1d18      	adds	r0, r3, #4
 800b4a4:	6028      	str	r0, [r5, #0]
 800b4a6:	0635      	lsls	r5, r6, #24
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	d501      	bpl.n	800b4b0 <_printf_i+0x1c4>
 800b4ac:	6019      	str	r1, [r3, #0]
 800b4ae:	e002      	b.n	800b4b6 <_printf_i+0x1ca>
 800b4b0:	0670      	lsls	r0, r6, #25
 800b4b2:	d5fb      	bpl.n	800b4ac <_printf_i+0x1c0>
 800b4b4:	8019      	strh	r1, [r3, #0]
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	6123      	str	r3, [r4, #16]
 800b4ba:	4615      	mov	r5, r2
 800b4bc:	e7bc      	b.n	800b438 <_printf_i+0x14c>
 800b4be:	682b      	ldr	r3, [r5, #0]
 800b4c0:	1d1a      	adds	r2, r3, #4
 800b4c2:	602a      	str	r2, [r5, #0]
 800b4c4:	681d      	ldr	r5, [r3, #0]
 800b4c6:	6862      	ldr	r2, [r4, #4]
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	f7f4 fe80 	bl	80001d0 <memchr>
 800b4d0:	b108      	cbz	r0, 800b4d6 <_printf_i+0x1ea>
 800b4d2:	1b40      	subs	r0, r0, r5
 800b4d4:	6060      	str	r0, [r4, #4]
 800b4d6:	6863      	ldr	r3, [r4, #4]
 800b4d8:	6123      	str	r3, [r4, #16]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4e0:	e7aa      	b.n	800b438 <_printf_i+0x14c>
 800b4e2:	6923      	ldr	r3, [r4, #16]
 800b4e4:	462a      	mov	r2, r5
 800b4e6:	4649      	mov	r1, r9
 800b4e8:	4640      	mov	r0, r8
 800b4ea:	47d0      	blx	sl
 800b4ec:	3001      	adds	r0, #1
 800b4ee:	d0ad      	beq.n	800b44c <_printf_i+0x160>
 800b4f0:	6823      	ldr	r3, [r4, #0]
 800b4f2:	079b      	lsls	r3, r3, #30
 800b4f4:	d413      	bmi.n	800b51e <_printf_i+0x232>
 800b4f6:	68e0      	ldr	r0, [r4, #12]
 800b4f8:	9b03      	ldr	r3, [sp, #12]
 800b4fa:	4298      	cmp	r0, r3
 800b4fc:	bfb8      	it	lt
 800b4fe:	4618      	movlt	r0, r3
 800b500:	e7a6      	b.n	800b450 <_printf_i+0x164>
 800b502:	2301      	movs	r3, #1
 800b504:	4632      	mov	r2, r6
 800b506:	4649      	mov	r1, r9
 800b508:	4640      	mov	r0, r8
 800b50a:	47d0      	blx	sl
 800b50c:	3001      	adds	r0, #1
 800b50e:	d09d      	beq.n	800b44c <_printf_i+0x160>
 800b510:	3501      	adds	r5, #1
 800b512:	68e3      	ldr	r3, [r4, #12]
 800b514:	9903      	ldr	r1, [sp, #12]
 800b516:	1a5b      	subs	r3, r3, r1
 800b518:	42ab      	cmp	r3, r5
 800b51a:	dcf2      	bgt.n	800b502 <_printf_i+0x216>
 800b51c:	e7eb      	b.n	800b4f6 <_printf_i+0x20a>
 800b51e:	2500      	movs	r5, #0
 800b520:	f104 0619 	add.w	r6, r4, #25
 800b524:	e7f5      	b.n	800b512 <_printf_i+0x226>
 800b526:	bf00      	nop
 800b528:	0800da36 	.word	0x0800da36
 800b52c:	0800da47 	.word	0x0800da47

0800b530 <std>:
 800b530:	2300      	movs	r3, #0
 800b532:	b510      	push	{r4, lr}
 800b534:	4604      	mov	r4, r0
 800b536:	e9c0 3300 	strd	r3, r3, [r0]
 800b53a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b53e:	6083      	str	r3, [r0, #8]
 800b540:	8181      	strh	r1, [r0, #12]
 800b542:	6643      	str	r3, [r0, #100]	; 0x64
 800b544:	81c2      	strh	r2, [r0, #14]
 800b546:	6183      	str	r3, [r0, #24]
 800b548:	4619      	mov	r1, r3
 800b54a:	2208      	movs	r2, #8
 800b54c:	305c      	adds	r0, #92	; 0x5c
 800b54e:	f000 f914 	bl	800b77a <memset>
 800b552:	4b0d      	ldr	r3, [pc, #52]	; (800b588 <std+0x58>)
 800b554:	6263      	str	r3, [r4, #36]	; 0x24
 800b556:	4b0d      	ldr	r3, [pc, #52]	; (800b58c <std+0x5c>)
 800b558:	62a3      	str	r3, [r4, #40]	; 0x28
 800b55a:	4b0d      	ldr	r3, [pc, #52]	; (800b590 <std+0x60>)
 800b55c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b55e:	4b0d      	ldr	r3, [pc, #52]	; (800b594 <std+0x64>)
 800b560:	6323      	str	r3, [r4, #48]	; 0x30
 800b562:	4b0d      	ldr	r3, [pc, #52]	; (800b598 <std+0x68>)
 800b564:	6224      	str	r4, [r4, #32]
 800b566:	429c      	cmp	r4, r3
 800b568:	d006      	beq.n	800b578 <std+0x48>
 800b56a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b56e:	4294      	cmp	r4, r2
 800b570:	d002      	beq.n	800b578 <std+0x48>
 800b572:	33d0      	adds	r3, #208	; 0xd0
 800b574:	429c      	cmp	r4, r3
 800b576:	d105      	bne.n	800b584 <std+0x54>
 800b578:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b57c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b580:	f000 b978 	b.w	800b874 <__retarget_lock_init_recursive>
 800b584:	bd10      	pop	{r4, pc}
 800b586:	bf00      	nop
 800b588:	0800b6f5 	.word	0x0800b6f5
 800b58c:	0800b717 	.word	0x0800b717
 800b590:	0800b74f 	.word	0x0800b74f
 800b594:	0800b773 	.word	0x0800b773
 800b598:	20001634 	.word	0x20001634

0800b59c <stdio_exit_handler>:
 800b59c:	4a02      	ldr	r2, [pc, #8]	; (800b5a8 <stdio_exit_handler+0xc>)
 800b59e:	4903      	ldr	r1, [pc, #12]	; (800b5ac <stdio_exit_handler+0x10>)
 800b5a0:	4803      	ldr	r0, [pc, #12]	; (800b5b0 <stdio_exit_handler+0x14>)
 800b5a2:	f000 b869 	b.w	800b678 <_fwalk_sglue>
 800b5a6:	bf00      	nop
 800b5a8:	20000190 	.word	0x20000190
 800b5ac:	0800d229 	.word	0x0800d229
 800b5b0:	2000019c 	.word	0x2000019c

0800b5b4 <cleanup_stdio>:
 800b5b4:	6841      	ldr	r1, [r0, #4]
 800b5b6:	4b0c      	ldr	r3, [pc, #48]	; (800b5e8 <cleanup_stdio+0x34>)
 800b5b8:	4299      	cmp	r1, r3
 800b5ba:	b510      	push	{r4, lr}
 800b5bc:	4604      	mov	r4, r0
 800b5be:	d001      	beq.n	800b5c4 <cleanup_stdio+0x10>
 800b5c0:	f001 fe32 	bl	800d228 <_fflush_r>
 800b5c4:	68a1      	ldr	r1, [r4, #8]
 800b5c6:	4b09      	ldr	r3, [pc, #36]	; (800b5ec <cleanup_stdio+0x38>)
 800b5c8:	4299      	cmp	r1, r3
 800b5ca:	d002      	beq.n	800b5d2 <cleanup_stdio+0x1e>
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f001 fe2b 	bl	800d228 <_fflush_r>
 800b5d2:	68e1      	ldr	r1, [r4, #12]
 800b5d4:	4b06      	ldr	r3, [pc, #24]	; (800b5f0 <cleanup_stdio+0x3c>)
 800b5d6:	4299      	cmp	r1, r3
 800b5d8:	d004      	beq.n	800b5e4 <cleanup_stdio+0x30>
 800b5da:	4620      	mov	r0, r4
 800b5dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5e0:	f001 be22 	b.w	800d228 <_fflush_r>
 800b5e4:	bd10      	pop	{r4, pc}
 800b5e6:	bf00      	nop
 800b5e8:	20001634 	.word	0x20001634
 800b5ec:	2000169c 	.word	0x2000169c
 800b5f0:	20001704 	.word	0x20001704

0800b5f4 <global_stdio_init.part.0>:
 800b5f4:	b510      	push	{r4, lr}
 800b5f6:	4b0b      	ldr	r3, [pc, #44]	; (800b624 <global_stdio_init.part.0+0x30>)
 800b5f8:	4c0b      	ldr	r4, [pc, #44]	; (800b628 <global_stdio_init.part.0+0x34>)
 800b5fa:	4a0c      	ldr	r2, [pc, #48]	; (800b62c <global_stdio_init.part.0+0x38>)
 800b5fc:	601a      	str	r2, [r3, #0]
 800b5fe:	4620      	mov	r0, r4
 800b600:	2200      	movs	r2, #0
 800b602:	2104      	movs	r1, #4
 800b604:	f7ff ff94 	bl	800b530 <std>
 800b608:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b60c:	2201      	movs	r2, #1
 800b60e:	2109      	movs	r1, #9
 800b610:	f7ff ff8e 	bl	800b530 <std>
 800b614:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b618:	2202      	movs	r2, #2
 800b61a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b61e:	2112      	movs	r1, #18
 800b620:	f7ff bf86 	b.w	800b530 <std>
 800b624:	2000176c 	.word	0x2000176c
 800b628:	20001634 	.word	0x20001634
 800b62c:	0800b59d 	.word	0x0800b59d

0800b630 <__sfp_lock_acquire>:
 800b630:	4801      	ldr	r0, [pc, #4]	; (800b638 <__sfp_lock_acquire+0x8>)
 800b632:	f000 b920 	b.w	800b876 <__retarget_lock_acquire_recursive>
 800b636:	bf00      	nop
 800b638:	20001775 	.word	0x20001775

0800b63c <__sfp_lock_release>:
 800b63c:	4801      	ldr	r0, [pc, #4]	; (800b644 <__sfp_lock_release+0x8>)
 800b63e:	f000 b91b 	b.w	800b878 <__retarget_lock_release_recursive>
 800b642:	bf00      	nop
 800b644:	20001775 	.word	0x20001775

0800b648 <__sinit>:
 800b648:	b510      	push	{r4, lr}
 800b64a:	4604      	mov	r4, r0
 800b64c:	f7ff fff0 	bl	800b630 <__sfp_lock_acquire>
 800b650:	6a23      	ldr	r3, [r4, #32]
 800b652:	b11b      	cbz	r3, 800b65c <__sinit+0x14>
 800b654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b658:	f7ff bff0 	b.w	800b63c <__sfp_lock_release>
 800b65c:	4b04      	ldr	r3, [pc, #16]	; (800b670 <__sinit+0x28>)
 800b65e:	6223      	str	r3, [r4, #32]
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <__sinit+0x2c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d1f5      	bne.n	800b654 <__sinit+0xc>
 800b668:	f7ff ffc4 	bl	800b5f4 <global_stdio_init.part.0>
 800b66c:	e7f2      	b.n	800b654 <__sinit+0xc>
 800b66e:	bf00      	nop
 800b670:	0800b5b5 	.word	0x0800b5b5
 800b674:	2000176c 	.word	0x2000176c

0800b678 <_fwalk_sglue>:
 800b678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b67c:	4607      	mov	r7, r0
 800b67e:	4688      	mov	r8, r1
 800b680:	4614      	mov	r4, r2
 800b682:	2600      	movs	r6, #0
 800b684:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b688:	f1b9 0901 	subs.w	r9, r9, #1
 800b68c:	d505      	bpl.n	800b69a <_fwalk_sglue+0x22>
 800b68e:	6824      	ldr	r4, [r4, #0]
 800b690:	2c00      	cmp	r4, #0
 800b692:	d1f7      	bne.n	800b684 <_fwalk_sglue+0xc>
 800b694:	4630      	mov	r0, r6
 800b696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b69a:	89ab      	ldrh	r3, [r5, #12]
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d907      	bls.n	800b6b0 <_fwalk_sglue+0x38>
 800b6a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	d003      	beq.n	800b6b0 <_fwalk_sglue+0x38>
 800b6a8:	4629      	mov	r1, r5
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	47c0      	blx	r8
 800b6ae:	4306      	orrs	r6, r0
 800b6b0:	3568      	adds	r5, #104	; 0x68
 800b6b2:	e7e9      	b.n	800b688 <_fwalk_sglue+0x10>

0800b6b4 <siprintf>:
 800b6b4:	b40e      	push	{r1, r2, r3}
 800b6b6:	b500      	push	{lr}
 800b6b8:	b09c      	sub	sp, #112	; 0x70
 800b6ba:	ab1d      	add	r3, sp, #116	; 0x74
 800b6bc:	9002      	str	r0, [sp, #8]
 800b6be:	9006      	str	r0, [sp, #24]
 800b6c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b6c4:	4809      	ldr	r0, [pc, #36]	; (800b6ec <siprintf+0x38>)
 800b6c6:	9107      	str	r1, [sp, #28]
 800b6c8:	9104      	str	r1, [sp, #16]
 800b6ca:	4909      	ldr	r1, [pc, #36]	; (800b6f0 <siprintf+0x3c>)
 800b6cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6d0:	9105      	str	r1, [sp, #20]
 800b6d2:	6800      	ldr	r0, [r0, #0]
 800b6d4:	9301      	str	r3, [sp, #4]
 800b6d6:	a902      	add	r1, sp, #8
 800b6d8:	f001 fc22 	bl	800cf20 <_svfiprintf_r>
 800b6dc:	9b02      	ldr	r3, [sp, #8]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	701a      	strb	r2, [r3, #0]
 800b6e2:	b01c      	add	sp, #112	; 0x70
 800b6e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6e8:	b003      	add	sp, #12
 800b6ea:	4770      	bx	lr
 800b6ec:	200001e8 	.word	0x200001e8
 800b6f0:	ffff0208 	.word	0xffff0208

0800b6f4 <__sread>:
 800b6f4:	b510      	push	{r4, lr}
 800b6f6:	460c      	mov	r4, r1
 800b6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6fc:	f000 f86c 	bl	800b7d8 <_read_r>
 800b700:	2800      	cmp	r0, #0
 800b702:	bfab      	itete	ge
 800b704:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b706:	89a3      	ldrhlt	r3, [r4, #12]
 800b708:	181b      	addge	r3, r3, r0
 800b70a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b70e:	bfac      	ite	ge
 800b710:	6563      	strge	r3, [r4, #84]	; 0x54
 800b712:	81a3      	strhlt	r3, [r4, #12]
 800b714:	bd10      	pop	{r4, pc}

0800b716 <__swrite>:
 800b716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b71a:	461f      	mov	r7, r3
 800b71c:	898b      	ldrh	r3, [r1, #12]
 800b71e:	05db      	lsls	r3, r3, #23
 800b720:	4605      	mov	r5, r0
 800b722:	460c      	mov	r4, r1
 800b724:	4616      	mov	r6, r2
 800b726:	d505      	bpl.n	800b734 <__swrite+0x1e>
 800b728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b72c:	2302      	movs	r3, #2
 800b72e:	2200      	movs	r2, #0
 800b730:	f000 f840 	bl	800b7b4 <_lseek_r>
 800b734:	89a3      	ldrh	r3, [r4, #12]
 800b736:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b73a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b73e:	81a3      	strh	r3, [r4, #12]
 800b740:	4632      	mov	r2, r6
 800b742:	463b      	mov	r3, r7
 800b744:	4628      	mov	r0, r5
 800b746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b74a:	f000 b857 	b.w	800b7fc <_write_r>

0800b74e <__sseek>:
 800b74e:	b510      	push	{r4, lr}
 800b750:	460c      	mov	r4, r1
 800b752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b756:	f000 f82d 	bl	800b7b4 <_lseek_r>
 800b75a:	1c43      	adds	r3, r0, #1
 800b75c:	89a3      	ldrh	r3, [r4, #12]
 800b75e:	bf15      	itete	ne
 800b760:	6560      	strne	r0, [r4, #84]	; 0x54
 800b762:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b766:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b76a:	81a3      	strheq	r3, [r4, #12]
 800b76c:	bf18      	it	ne
 800b76e:	81a3      	strhne	r3, [r4, #12]
 800b770:	bd10      	pop	{r4, pc}

0800b772 <__sclose>:
 800b772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b776:	f000 b80d 	b.w	800b794 <_close_r>

0800b77a <memset>:
 800b77a:	4402      	add	r2, r0
 800b77c:	4603      	mov	r3, r0
 800b77e:	4293      	cmp	r3, r2
 800b780:	d100      	bne.n	800b784 <memset+0xa>
 800b782:	4770      	bx	lr
 800b784:	f803 1b01 	strb.w	r1, [r3], #1
 800b788:	e7f9      	b.n	800b77e <memset+0x4>
	...

0800b78c <_localeconv_r>:
 800b78c:	4800      	ldr	r0, [pc, #0]	; (800b790 <_localeconv_r+0x4>)
 800b78e:	4770      	bx	lr
 800b790:	200002dc 	.word	0x200002dc

0800b794 <_close_r>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	4d06      	ldr	r5, [pc, #24]	; (800b7b0 <_close_r+0x1c>)
 800b798:	2300      	movs	r3, #0
 800b79a:	4604      	mov	r4, r0
 800b79c:	4608      	mov	r0, r1
 800b79e:	602b      	str	r3, [r5, #0]
 800b7a0:	f7f5 ffd3 	bl	800174a <_close>
 800b7a4:	1c43      	adds	r3, r0, #1
 800b7a6:	d102      	bne.n	800b7ae <_close_r+0x1a>
 800b7a8:	682b      	ldr	r3, [r5, #0]
 800b7aa:	b103      	cbz	r3, 800b7ae <_close_r+0x1a>
 800b7ac:	6023      	str	r3, [r4, #0]
 800b7ae:	bd38      	pop	{r3, r4, r5, pc}
 800b7b0:	20001770 	.word	0x20001770

0800b7b4 <_lseek_r>:
 800b7b4:	b538      	push	{r3, r4, r5, lr}
 800b7b6:	4d07      	ldr	r5, [pc, #28]	; (800b7d4 <_lseek_r+0x20>)
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	4608      	mov	r0, r1
 800b7bc:	4611      	mov	r1, r2
 800b7be:	2200      	movs	r2, #0
 800b7c0:	602a      	str	r2, [r5, #0]
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	f7f5 ffe8 	bl	8001798 <_lseek>
 800b7c8:	1c43      	adds	r3, r0, #1
 800b7ca:	d102      	bne.n	800b7d2 <_lseek_r+0x1e>
 800b7cc:	682b      	ldr	r3, [r5, #0]
 800b7ce:	b103      	cbz	r3, 800b7d2 <_lseek_r+0x1e>
 800b7d0:	6023      	str	r3, [r4, #0]
 800b7d2:	bd38      	pop	{r3, r4, r5, pc}
 800b7d4:	20001770 	.word	0x20001770

0800b7d8 <_read_r>:
 800b7d8:	b538      	push	{r3, r4, r5, lr}
 800b7da:	4d07      	ldr	r5, [pc, #28]	; (800b7f8 <_read_r+0x20>)
 800b7dc:	4604      	mov	r4, r0
 800b7de:	4608      	mov	r0, r1
 800b7e0:	4611      	mov	r1, r2
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	602a      	str	r2, [r5, #0]
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	f7f5 ff76 	bl	80016d8 <_read>
 800b7ec:	1c43      	adds	r3, r0, #1
 800b7ee:	d102      	bne.n	800b7f6 <_read_r+0x1e>
 800b7f0:	682b      	ldr	r3, [r5, #0]
 800b7f2:	b103      	cbz	r3, 800b7f6 <_read_r+0x1e>
 800b7f4:	6023      	str	r3, [r4, #0]
 800b7f6:	bd38      	pop	{r3, r4, r5, pc}
 800b7f8:	20001770 	.word	0x20001770

0800b7fc <_write_r>:
 800b7fc:	b538      	push	{r3, r4, r5, lr}
 800b7fe:	4d07      	ldr	r5, [pc, #28]	; (800b81c <_write_r+0x20>)
 800b800:	4604      	mov	r4, r0
 800b802:	4608      	mov	r0, r1
 800b804:	4611      	mov	r1, r2
 800b806:	2200      	movs	r2, #0
 800b808:	602a      	str	r2, [r5, #0]
 800b80a:	461a      	mov	r2, r3
 800b80c:	f7f5 ff81 	bl	8001712 <_write>
 800b810:	1c43      	adds	r3, r0, #1
 800b812:	d102      	bne.n	800b81a <_write_r+0x1e>
 800b814:	682b      	ldr	r3, [r5, #0]
 800b816:	b103      	cbz	r3, 800b81a <_write_r+0x1e>
 800b818:	6023      	str	r3, [r4, #0]
 800b81a:	bd38      	pop	{r3, r4, r5, pc}
 800b81c:	20001770 	.word	0x20001770

0800b820 <__errno>:
 800b820:	4b01      	ldr	r3, [pc, #4]	; (800b828 <__errno+0x8>)
 800b822:	6818      	ldr	r0, [r3, #0]
 800b824:	4770      	bx	lr
 800b826:	bf00      	nop
 800b828:	200001e8 	.word	0x200001e8

0800b82c <__libc_init_array>:
 800b82c:	b570      	push	{r4, r5, r6, lr}
 800b82e:	4d0d      	ldr	r5, [pc, #52]	; (800b864 <__libc_init_array+0x38>)
 800b830:	4c0d      	ldr	r4, [pc, #52]	; (800b868 <__libc_init_array+0x3c>)
 800b832:	1b64      	subs	r4, r4, r5
 800b834:	10a4      	asrs	r4, r4, #2
 800b836:	2600      	movs	r6, #0
 800b838:	42a6      	cmp	r6, r4
 800b83a:	d109      	bne.n	800b850 <__libc_init_array+0x24>
 800b83c:	4d0b      	ldr	r5, [pc, #44]	; (800b86c <__libc_init_array+0x40>)
 800b83e:	4c0c      	ldr	r4, [pc, #48]	; (800b870 <__libc_init_array+0x44>)
 800b840:	f002 f896 	bl	800d970 <_init>
 800b844:	1b64      	subs	r4, r4, r5
 800b846:	10a4      	asrs	r4, r4, #2
 800b848:	2600      	movs	r6, #0
 800b84a:	42a6      	cmp	r6, r4
 800b84c:	d105      	bne.n	800b85a <__libc_init_array+0x2e>
 800b84e:	bd70      	pop	{r4, r5, r6, pc}
 800b850:	f855 3b04 	ldr.w	r3, [r5], #4
 800b854:	4798      	blx	r3
 800b856:	3601      	adds	r6, #1
 800b858:	e7ee      	b.n	800b838 <__libc_init_array+0xc>
 800b85a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b85e:	4798      	blx	r3
 800b860:	3601      	adds	r6, #1
 800b862:	e7f2      	b.n	800b84a <__libc_init_array+0x1e>
 800b864:	0800dd94 	.word	0x0800dd94
 800b868:	0800dd94 	.word	0x0800dd94
 800b86c:	0800dd94 	.word	0x0800dd94
 800b870:	0800dd98 	.word	0x0800dd98

0800b874 <__retarget_lock_init_recursive>:
 800b874:	4770      	bx	lr

0800b876 <__retarget_lock_acquire_recursive>:
 800b876:	4770      	bx	lr

0800b878 <__retarget_lock_release_recursive>:
 800b878:	4770      	bx	lr

0800b87a <quorem>:
 800b87a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b87e:	6903      	ldr	r3, [r0, #16]
 800b880:	690c      	ldr	r4, [r1, #16]
 800b882:	42a3      	cmp	r3, r4
 800b884:	4607      	mov	r7, r0
 800b886:	db7e      	blt.n	800b986 <quorem+0x10c>
 800b888:	3c01      	subs	r4, #1
 800b88a:	f101 0814 	add.w	r8, r1, #20
 800b88e:	f100 0514 	add.w	r5, r0, #20
 800b892:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b896:	9301      	str	r3, [sp, #4]
 800b898:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b89c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b8a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b8ac:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8b0:	d331      	bcc.n	800b916 <quorem+0x9c>
 800b8b2:	f04f 0e00 	mov.w	lr, #0
 800b8b6:	4640      	mov	r0, r8
 800b8b8:	46ac      	mov	ip, r5
 800b8ba:	46f2      	mov	sl, lr
 800b8bc:	f850 2b04 	ldr.w	r2, [r0], #4
 800b8c0:	b293      	uxth	r3, r2
 800b8c2:	fb06 e303 	mla	r3, r6, r3, lr
 800b8c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8ca:	0c1a      	lsrs	r2, r3, #16
 800b8cc:	b29b      	uxth	r3, r3
 800b8ce:	ebaa 0303 	sub.w	r3, sl, r3
 800b8d2:	f8dc a000 	ldr.w	sl, [ip]
 800b8d6:	fa13 f38a 	uxtah	r3, r3, sl
 800b8da:	fb06 220e 	mla	r2, r6, lr, r2
 800b8de:	9300      	str	r3, [sp, #0]
 800b8e0:	9b00      	ldr	r3, [sp, #0]
 800b8e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8e6:	b292      	uxth	r2, r2
 800b8e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b8ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8f0:	f8bd 3000 	ldrh.w	r3, [sp]
 800b8f4:	4581      	cmp	r9, r0
 800b8f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8fa:	f84c 3b04 	str.w	r3, [ip], #4
 800b8fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b902:	d2db      	bcs.n	800b8bc <quorem+0x42>
 800b904:	f855 300b 	ldr.w	r3, [r5, fp]
 800b908:	b92b      	cbnz	r3, 800b916 <quorem+0x9c>
 800b90a:	9b01      	ldr	r3, [sp, #4]
 800b90c:	3b04      	subs	r3, #4
 800b90e:	429d      	cmp	r5, r3
 800b910:	461a      	mov	r2, r3
 800b912:	d32c      	bcc.n	800b96e <quorem+0xf4>
 800b914:	613c      	str	r4, [r7, #16]
 800b916:	4638      	mov	r0, r7
 800b918:	f001 f9a8 	bl	800cc6c <__mcmp>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	db22      	blt.n	800b966 <quorem+0xec>
 800b920:	3601      	adds	r6, #1
 800b922:	4629      	mov	r1, r5
 800b924:	2000      	movs	r0, #0
 800b926:	f858 2b04 	ldr.w	r2, [r8], #4
 800b92a:	f8d1 c000 	ldr.w	ip, [r1]
 800b92e:	b293      	uxth	r3, r2
 800b930:	1ac3      	subs	r3, r0, r3
 800b932:	0c12      	lsrs	r2, r2, #16
 800b934:	fa13 f38c 	uxtah	r3, r3, ip
 800b938:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b93c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b940:	b29b      	uxth	r3, r3
 800b942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b946:	45c1      	cmp	r9, r8
 800b948:	f841 3b04 	str.w	r3, [r1], #4
 800b94c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b950:	d2e9      	bcs.n	800b926 <quorem+0xac>
 800b952:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b95a:	b922      	cbnz	r2, 800b966 <quorem+0xec>
 800b95c:	3b04      	subs	r3, #4
 800b95e:	429d      	cmp	r5, r3
 800b960:	461a      	mov	r2, r3
 800b962:	d30a      	bcc.n	800b97a <quorem+0x100>
 800b964:	613c      	str	r4, [r7, #16]
 800b966:	4630      	mov	r0, r6
 800b968:	b003      	add	sp, #12
 800b96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b96e:	6812      	ldr	r2, [r2, #0]
 800b970:	3b04      	subs	r3, #4
 800b972:	2a00      	cmp	r2, #0
 800b974:	d1ce      	bne.n	800b914 <quorem+0x9a>
 800b976:	3c01      	subs	r4, #1
 800b978:	e7c9      	b.n	800b90e <quorem+0x94>
 800b97a:	6812      	ldr	r2, [r2, #0]
 800b97c:	3b04      	subs	r3, #4
 800b97e:	2a00      	cmp	r2, #0
 800b980:	d1f0      	bne.n	800b964 <quorem+0xea>
 800b982:	3c01      	subs	r4, #1
 800b984:	e7eb      	b.n	800b95e <quorem+0xe4>
 800b986:	2000      	movs	r0, #0
 800b988:	e7ee      	b.n	800b968 <quorem+0xee>
 800b98a:	0000      	movs	r0, r0
 800b98c:	0000      	movs	r0, r0
	...

0800b990 <_dtoa_r>:
 800b990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b994:	ed2d 8b04 	vpush	{d8-d9}
 800b998:	69c5      	ldr	r5, [r0, #28]
 800b99a:	b093      	sub	sp, #76	; 0x4c
 800b99c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b9a0:	ec57 6b10 	vmov	r6, r7, d0
 800b9a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b9a8:	9107      	str	r1, [sp, #28]
 800b9aa:	4604      	mov	r4, r0
 800b9ac:	920a      	str	r2, [sp, #40]	; 0x28
 800b9ae:	930d      	str	r3, [sp, #52]	; 0x34
 800b9b0:	b975      	cbnz	r5, 800b9d0 <_dtoa_r+0x40>
 800b9b2:	2010      	movs	r0, #16
 800b9b4:	f000 fe2a 	bl	800c60c <malloc>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	61e0      	str	r0, [r4, #28]
 800b9bc:	b920      	cbnz	r0, 800b9c8 <_dtoa_r+0x38>
 800b9be:	4bae      	ldr	r3, [pc, #696]	; (800bc78 <_dtoa_r+0x2e8>)
 800b9c0:	21ef      	movs	r1, #239	; 0xef
 800b9c2:	48ae      	ldr	r0, [pc, #696]	; (800bc7c <_dtoa_r+0x2ec>)
 800b9c4:	f001 fc90 	bl	800d2e8 <__assert_func>
 800b9c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b9cc:	6005      	str	r5, [r0, #0]
 800b9ce:	60c5      	str	r5, [r0, #12]
 800b9d0:	69e3      	ldr	r3, [r4, #28]
 800b9d2:	6819      	ldr	r1, [r3, #0]
 800b9d4:	b151      	cbz	r1, 800b9ec <_dtoa_r+0x5c>
 800b9d6:	685a      	ldr	r2, [r3, #4]
 800b9d8:	604a      	str	r2, [r1, #4]
 800b9da:	2301      	movs	r3, #1
 800b9dc:	4093      	lsls	r3, r2
 800b9de:	608b      	str	r3, [r1, #8]
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	f000 ff07 	bl	800c7f4 <_Bfree>
 800b9e6:	69e3      	ldr	r3, [r4, #28]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	601a      	str	r2, [r3, #0]
 800b9ec:	1e3b      	subs	r3, r7, #0
 800b9ee:	bfbb      	ittet	lt
 800b9f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b9f4:	9303      	strlt	r3, [sp, #12]
 800b9f6:	2300      	movge	r3, #0
 800b9f8:	2201      	movlt	r2, #1
 800b9fa:	bfac      	ite	ge
 800b9fc:	f8c8 3000 	strge.w	r3, [r8]
 800ba00:	f8c8 2000 	strlt.w	r2, [r8]
 800ba04:	4b9e      	ldr	r3, [pc, #632]	; (800bc80 <_dtoa_r+0x2f0>)
 800ba06:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ba0a:	ea33 0308 	bics.w	r3, r3, r8
 800ba0e:	d11b      	bne.n	800ba48 <_dtoa_r+0xb8>
 800ba10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba12:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba16:	6013      	str	r3, [r2, #0]
 800ba18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ba1c:	4333      	orrs	r3, r6
 800ba1e:	f000 8593 	beq.w	800c548 <_dtoa_r+0xbb8>
 800ba22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba24:	b963      	cbnz	r3, 800ba40 <_dtoa_r+0xb0>
 800ba26:	4b97      	ldr	r3, [pc, #604]	; (800bc84 <_dtoa_r+0x2f4>)
 800ba28:	e027      	b.n	800ba7a <_dtoa_r+0xea>
 800ba2a:	4b97      	ldr	r3, [pc, #604]	; (800bc88 <_dtoa_r+0x2f8>)
 800ba2c:	9300      	str	r3, [sp, #0]
 800ba2e:	3308      	adds	r3, #8
 800ba30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	9800      	ldr	r0, [sp, #0]
 800ba36:	b013      	add	sp, #76	; 0x4c
 800ba38:	ecbd 8b04 	vpop	{d8-d9}
 800ba3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba40:	4b90      	ldr	r3, [pc, #576]	; (800bc84 <_dtoa_r+0x2f4>)
 800ba42:	9300      	str	r3, [sp, #0]
 800ba44:	3303      	adds	r3, #3
 800ba46:	e7f3      	b.n	800ba30 <_dtoa_r+0xa0>
 800ba48:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	ec51 0b17 	vmov	r0, r1, d7
 800ba52:	eeb0 8a47 	vmov.f32	s16, s14
 800ba56:	eef0 8a67 	vmov.f32	s17, s15
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	f7f5 f834 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba60:	4681      	mov	r9, r0
 800ba62:	b160      	cbz	r0, 800ba7e <_dtoa_r+0xee>
 800ba64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba66:	2301      	movs	r3, #1
 800ba68:	6013      	str	r3, [r2, #0]
 800ba6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f000 8568 	beq.w	800c542 <_dtoa_r+0xbb2>
 800ba72:	4b86      	ldr	r3, [pc, #536]	; (800bc8c <_dtoa_r+0x2fc>)
 800ba74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba76:	6013      	str	r3, [r2, #0]
 800ba78:	3b01      	subs	r3, #1
 800ba7a:	9300      	str	r3, [sp, #0]
 800ba7c:	e7da      	b.n	800ba34 <_dtoa_r+0xa4>
 800ba7e:	aa10      	add	r2, sp, #64	; 0x40
 800ba80:	a911      	add	r1, sp, #68	; 0x44
 800ba82:	4620      	mov	r0, r4
 800ba84:	eeb0 0a48 	vmov.f32	s0, s16
 800ba88:	eef0 0a68 	vmov.f32	s1, s17
 800ba8c:	f001 f994 	bl	800cdb8 <__d2b>
 800ba90:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba94:	4682      	mov	sl, r0
 800ba96:	2d00      	cmp	r5, #0
 800ba98:	d07f      	beq.n	800bb9a <_dtoa_r+0x20a>
 800ba9a:	ee18 3a90 	vmov	r3, s17
 800ba9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800baa2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800baa6:	ec51 0b18 	vmov	r0, r1, d8
 800baaa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800baae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bab2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bab6:	4619      	mov	r1, r3
 800bab8:	2200      	movs	r2, #0
 800baba:	4b75      	ldr	r3, [pc, #468]	; (800bc90 <_dtoa_r+0x300>)
 800babc:	f7f4 fbe4 	bl	8000288 <__aeabi_dsub>
 800bac0:	a367      	add	r3, pc, #412	; (adr r3, 800bc60 <_dtoa_r+0x2d0>)
 800bac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac6:	f7f4 fd97 	bl	80005f8 <__aeabi_dmul>
 800baca:	a367      	add	r3, pc, #412	; (adr r3, 800bc68 <_dtoa_r+0x2d8>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	f7f4 fbdc 	bl	800028c <__adddf3>
 800bad4:	4606      	mov	r6, r0
 800bad6:	4628      	mov	r0, r5
 800bad8:	460f      	mov	r7, r1
 800bada:	f7f4 fd23 	bl	8000524 <__aeabi_i2d>
 800bade:	a364      	add	r3, pc, #400	; (adr r3, 800bc70 <_dtoa_r+0x2e0>)
 800bae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae4:	f7f4 fd88 	bl	80005f8 <__aeabi_dmul>
 800bae8:	4602      	mov	r2, r0
 800baea:	460b      	mov	r3, r1
 800baec:	4630      	mov	r0, r6
 800baee:	4639      	mov	r1, r7
 800baf0:	f7f4 fbcc 	bl	800028c <__adddf3>
 800baf4:	4606      	mov	r6, r0
 800baf6:	460f      	mov	r7, r1
 800baf8:	f7f5 f82e 	bl	8000b58 <__aeabi_d2iz>
 800bafc:	2200      	movs	r2, #0
 800bafe:	4683      	mov	fp, r0
 800bb00:	2300      	movs	r3, #0
 800bb02:	4630      	mov	r0, r6
 800bb04:	4639      	mov	r1, r7
 800bb06:	f7f4 ffe9 	bl	8000adc <__aeabi_dcmplt>
 800bb0a:	b148      	cbz	r0, 800bb20 <_dtoa_r+0x190>
 800bb0c:	4658      	mov	r0, fp
 800bb0e:	f7f4 fd09 	bl	8000524 <__aeabi_i2d>
 800bb12:	4632      	mov	r2, r6
 800bb14:	463b      	mov	r3, r7
 800bb16:	f7f4 ffd7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb1a:	b908      	cbnz	r0, 800bb20 <_dtoa_r+0x190>
 800bb1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb20:	f1bb 0f16 	cmp.w	fp, #22
 800bb24:	d857      	bhi.n	800bbd6 <_dtoa_r+0x246>
 800bb26:	4b5b      	ldr	r3, [pc, #364]	; (800bc94 <_dtoa_r+0x304>)
 800bb28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb30:	ec51 0b18 	vmov	r0, r1, d8
 800bb34:	f7f4 ffd2 	bl	8000adc <__aeabi_dcmplt>
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	d04e      	beq.n	800bbda <_dtoa_r+0x24a>
 800bb3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb40:	2300      	movs	r3, #0
 800bb42:	930c      	str	r3, [sp, #48]	; 0x30
 800bb44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb46:	1b5b      	subs	r3, r3, r5
 800bb48:	1e5a      	subs	r2, r3, #1
 800bb4a:	bf45      	ittet	mi
 800bb4c:	f1c3 0301 	rsbmi	r3, r3, #1
 800bb50:	9305      	strmi	r3, [sp, #20]
 800bb52:	2300      	movpl	r3, #0
 800bb54:	2300      	movmi	r3, #0
 800bb56:	9206      	str	r2, [sp, #24]
 800bb58:	bf54      	ite	pl
 800bb5a:	9305      	strpl	r3, [sp, #20]
 800bb5c:	9306      	strmi	r3, [sp, #24]
 800bb5e:	f1bb 0f00 	cmp.w	fp, #0
 800bb62:	db3c      	blt.n	800bbde <_dtoa_r+0x24e>
 800bb64:	9b06      	ldr	r3, [sp, #24]
 800bb66:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bb6a:	445b      	add	r3, fp
 800bb6c:	9306      	str	r3, [sp, #24]
 800bb6e:	2300      	movs	r3, #0
 800bb70:	9308      	str	r3, [sp, #32]
 800bb72:	9b07      	ldr	r3, [sp, #28]
 800bb74:	2b09      	cmp	r3, #9
 800bb76:	d868      	bhi.n	800bc4a <_dtoa_r+0x2ba>
 800bb78:	2b05      	cmp	r3, #5
 800bb7a:	bfc4      	itt	gt
 800bb7c:	3b04      	subgt	r3, #4
 800bb7e:	9307      	strgt	r3, [sp, #28]
 800bb80:	9b07      	ldr	r3, [sp, #28]
 800bb82:	f1a3 0302 	sub.w	r3, r3, #2
 800bb86:	bfcc      	ite	gt
 800bb88:	2500      	movgt	r5, #0
 800bb8a:	2501      	movle	r5, #1
 800bb8c:	2b03      	cmp	r3, #3
 800bb8e:	f200 8085 	bhi.w	800bc9c <_dtoa_r+0x30c>
 800bb92:	e8df f003 	tbb	[pc, r3]
 800bb96:	3b2e      	.short	0x3b2e
 800bb98:	5839      	.short	0x5839
 800bb9a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb9e:	441d      	add	r5, r3
 800bba0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bba4:	2b20      	cmp	r3, #32
 800bba6:	bfc1      	itttt	gt
 800bba8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bbac:	fa08 f803 	lslgt.w	r8, r8, r3
 800bbb0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bbb4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bbb8:	bfd6      	itet	le
 800bbba:	f1c3 0320 	rsble	r3, r3, #32
 800bbbe:	ea48 0003 	orrgt.w	r0, r8, r3
 800bbc2:	fa06 f003 	lslle.w	r0, r6, r3
 800bbc6:	f7f4 fc9d 	bl	8000504 <__aeabi_ui2d>
 800bbca:	2201      	movs	r2, #1
 800bbcc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bbd0:	3d01      	subs	r5, #1
 800bbd2:	920e      	str	r2, [sp, #56]	; 0x38
 800bbd4:	e76f      	b.n	800bab6 <_dtoa_r+0x126>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e7b3      	b.n	800bb42 <_dtoa_r+0x1b2>
 800bbda:	900c      	str	r0, [sp, #48]	; 0x30
 800bbdc:	e7b2      	b.n	800bb44 <_dtoa_r+0x1b4>
 800bbde:	9b05      	ldr	r3, [sp, #20]
 800bbe0:	eba3 030b 	sub.w	r3, r3, fp
 800bbe4:	9305      	str	r3, [sp, #20]
 800bbe6:	f1cb 0300 	rsb	r3, fp, #0
 800bbea:	9308      	str	r3, [sp, #32]
 800bbec:	2300      	movs	r3, #0
 800bbee:	930b      	str	r3, [sp, #44]	; 0x2c
 800bbf0:	e7bf      	b.n	800bb72 <_dtoa_r+0x1e2>
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	9309      	str	r3, [sp, #36]	; 0x24
 800bbf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	dc52      	bgt.n	800bca2 <_dtoa_r+0x312>
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	9301      	str	r3, [sp, #4]
 800bc00:	9304      	str	r3, [sp, #16]
 800bc02:	461a      	mov	r2, r3
 800bc04:	920a      	str	r2, [sp, #40]	; 0x28
 800bc06:	e00b      	b.n	800bc20 <_dtoa_r+0x290>
 800bc08:	2301      	movs	r3, #1
 800bc0a:	e7f3      	b.n	800bbf4 <_dtoa_r+0x264>
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc12:	445b      	add	r3, fp
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	3301      	adds	r3, #1
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	9304      	str	r3, [sp, #16]
 800bc1c:	bfb8      	it	lt
 800bc1e:	2301      	movlt	r3, #1
 800bc20:	69e0      	ldr	r0, [r4, #28]
 800bc22:	2100      	movs	r1, #0
 800bc24:	2204      	movs	r2, #4
 800bc26:	f102 0614 	add.w	r6, r2, #20
 800bc2a:	429e      	cmp	r6, r3
 800bc2c:	d93d      	bls.n	800bcaa <_dtoa_r+0x31a>
 800bc2e:	6041      	str	r1, [r0, #4]
 800bc30:	4620      	mov	r0, r4
 800bc32:	f000 fd9f 	bl	800c774 <_Balloc>
 800bc36:	9000      	str	r0, [sp, #0]
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	d139      	bne.n	800bcb0 <_dtoa_r+0x320>
 800bc3c:	4b16      	ldr	r3, [pc, #88]	; (800bc98 <_dtoa_r+0x308>)
 800bc3e:	4602      	mov	r2, r0
 800bc40:	f240 11af 	movw	r1, #431	; 0x1af
 800bc44:	e6bd      	b.n	800b9c2 <_dtoa_r+0x32>
 800bc46:	2301      	movs	r3, #1
 800bc48:	e7e1      	b.n	800bc0e <_dtoa_r+0x27e>
 800bc4a:	2501      	movs	r5, #1
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	9307      	str	r3, [sp, #28]
 800bc50:	9509      	str	r5, [sp, #36]	; 0x24
 800bc52:	f04f 33ff 	mov.w	r3, #4294967295
 800bc56:	9301      	str	r3, [sp, #4]
 800bc58:	9304      	str	r3, [sp, #16]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	2312      	movs	r3, #18
 800bc5e:	e7d1      	b.n	800bc04 <_dtoa_r+0x274>
 800bc60:	636f4361 	.word	0x636f4361
 800bc64:	3fd287a7 	.word	0x3fd287a7
 800bc68:	8b60c8b3 	.word	0x8b60c8b3
 800bc6c:	3fc68a28 	.word	0x3fc68a28
 800bc70:	509f79fb 	.word	0x509f79fb
 800bc74:	3fd34413 	.word	0x3fd34413
 800bc78:	0800da65 	.word	0x0800da65
 800bc7c:	0800da7c 	.word	0x0800da7c
 800bc80:	7ff00000 	.word	0x7ff00000
 800bc84:	0800da61 	.word	0x0800da61
 800bc88:	0800da58 	.word	0x0800da58
 800bc8c:	0800da35 	.word	0x0800da35
 800bc90:	3ff80000 	.word	0x3ff80000
 800bc94:	0800db68 	.word	0x0800db68
 800bc98:	0800dad4 	.word	0x0800dad4
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bca0:	e7d7      	b.n	800bc52 <_dtoa_r+0x2c2>
 800bca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bca4:	9301      	str	r3, [sp, #4]
 800bca6:	9304      	str	r3, [sp, #16]
 800bca8:	e7ba      	b.n	800bc20 <_dtoa_r+0x290>
 800bcaa:	3101      	adds	r1, #1
 800bcac:	0052      	lsls	r2, r2, #1
 800bcae:	e7ba      	b.n	800bc26 <_dtoa_r+0x296>
 800bcb0:	69e3      	ldr	r3, [r4, #28]
 800bcb2:	9a00      	ldr	r2, [sp, #0]
 800bcb4:	601a      	str	r2, [r3, #0]
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	2b0e      	cmp	r3, #14
 800bcba:	f200 80a8 	bhi.w	800be0e <_dtoa_r+0x47e>
 800bcbe:	2d00      	cmp	r5, #0
 800bcc0:	f000 80a5 	beq.w	800be0e <_dtoa_r+0x47e>
 800bcc4:	f1bb 0f00 	cmp.w	fp, #0
 800bcc8:	dd38      	ble.n	800bd3c <_dtoa_r+0x3ac>
 800bcca:	4bc0      	ldr	r3, [pc, #768]	; (800bfcc <_dtoa_r+0x63c>)
 800bccc:	f00b 020f 	and.w	r2, fp, #15
 800bcd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcd4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bcd8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bcdc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bce0:	d019      	beq.n	800bd16 <_dtoa_r+0x386>
 800bce2:	4bbb      	ldr	r3, [pc, #748]	; (800bfd0 <_dtoa_r+0x640>)
 800bce4:	ec51 0b18 	vmov	r0, r1, d8
 800bce8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bcec:	f7f4 fdae 	bl	800084c <__aeabi_ddiv>
 800bcf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcf4:	f008 080f 	and.w	r8, r8, #15
 800bcf8:	2503      	movs	r5, #3
 800bcfa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bfd0 <_dtoa_r+0x640>
 800bcfe:	f1b8 0f00 	cmp.w	r8, #0
 800bd02:	d10a      	bne.n	800bd1a <_dtoa_r+0x38a>
 800bd04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd08:	4632      	mov	r2, r6
 800bd0a:	463b      	mov	r3, r7
 800bd0c:	f7f4 fd9e 	bl	800084c <__aeabi_ddiv>
 800bd10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd14:	e02b      	b.n	800bd6e <_dtoa_r+0x3de>
 800bd16:	2502      	movs	r5, #2
 800bd18:	e7ef      	b.n	800bcfa <_dtoa_r+0x36a>
 800bd1a:	f018 0f01 	tst.w	r8, #1
 800bd1e:	d008      	beq.n	800bd32 <_dtoa_r+0x3a2>
 800bd20:	4630      	mov	r0, r6
 800bd22:	4639      	mov	r1, r7
 800bd24:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bd28:	f7f4 fc66 	bl	80005f8 <__aeabi_dmul>
 800bd2c:	3501      	adds	r5, #1
 800bd2e:	4606      	mov	r6, r0
 800bd30:	460f      	mov	r7, r1
 800bd32:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bd36:	f109 0908 	add.w	r9, r9, #8
 800bd3a:	e7e0      	b.n	800bcfe <_dtoa_r+0x36e>
 800bd3c:	f000 809f 	beq.w	800be7e <_dtoa_r+0x4ee>
 800bd40:	f1cb 0600 	rsb	r6, fp, #0
 800bd44:	4ba1      	ldr	r3, [pc, #644]	; (800bfcc <_dtoa_r+0x63c>)
 800bd46:	4fa2      	ldr	r7, [pc, #648]	; (800bfd0 <_dtoa_r+0x640>)
 800bd48:	f006 020f 	and.w	r2, r6, #15
 800bd4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd54:	ec51 0b18 	vmov	r0, r1, d8
 800bd58:	f7f4 fc4e 	bl	80005f8 <__aeabi_dmul>
 800bd5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd60:	1136      	asrs	r6, r6, #4
 800bd62:	2300      	movs	r3, #0
 800bd64:	2502      	movs	r5, #2
 800bd66:	2e00      	cmp	r6, #0
 800bd68:	d17e      	bne.n	800be68 <_dtoa_r+0x4d8>
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1d0      	bne.n	800bd10 <_dtoa_r+0x380>
 800bd6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd70:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	f000 8084 	beq.w	800be82 <_dtoa_r+0x4f2>
 800bd7a:	4b96      	ldr	r3, [pc, #600]	; (800bfd4 <_dtoa_r+0x644>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	4640      	mov	r0, r8
 800bd80:	4649      	mov	r1, r9
 800bd82:	f7f4 feab 	bl	8000adc <__aeabi_dcmplt>
 800bd86:	2800      	cmp	r0, #0
 800bd88:	d07b      	beq.n	800be82 <_dtoa_r+0x4f2>
 800bd8a:	9b04      	ldr	r3, [sp, #16]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d078      	beq.n	800be82 <_dtoa_r+0x4f2>
 800bd90:	9b01      	ldr	r3, [sp, #4]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	dd39      	ble.n	800be0a <_dtoa_r+0x47a>
 800bd96:	4b90      	ldr	r3, [pc, #576]	; (800bfd8 <_dtoa_r+0x648>)
 800bd98:	2200      	movs	r2, #0
 800bd9a:	4640      	mov	r0, r8
 800bd9c:	4649      	mov	r1, r9
 800bd9e:	f7f4 fc2b 	bl	80005f8 <__aeabi_dmul>
 800bda2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bda6:	9e01      	ldr	r6, [sp, #4]
 800bda8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bdac:	3501      	adds	r5, #1
 800bdae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bdb2:	4628      	mov	r0, r5
 800bdb4:	f7f4 fbb6 	bl	8000524 <__aeabi_i2d>
 800bdb8:	4642      	mov	r2, r8
 800bdba:	464b      	mov	r3, r9
 800bdbc:	f7f4 fc1c 	bl	80005f8 <__aeabi_dmul>
 800bdc0:	4b86      	ldr	r3, [pc, #536]	; (800bfdc <_dtoa_r+0x64c>)
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f7f4 fa62 	bl	800028c <__adddf3>
 800bdc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bdcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdd0:	9303      	str	r3, [sp, #12]
 800bdd2:	2e00      	cmp	r6, #0
 800bdd4:	d158      	bne.n	800be88 <_dtoa_r+0x4f8>
 800bdd6:	4b82      	ldr	r3, [pc, #520]	; (800bfe0 <_dtoa_r+0x650>)
 800bdd8:	2200      	movs	r2, #0
 800bdda:	4640      	mov	r0, r8
 800bddc:	4649      	mov	r1, r9
 800bdde:	f7f4 fa53 	bl	8000288 <__aeabi_dsub>
 800bde2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bde6:	4680      	mov	r8, r0
 800bde8:	4689      	mov	r9, r1
 800bdea:	f7f4 fe95 	bl	8000b18 <__aeabi_dcmpgt>
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	f040 8296 	bne.w	800c320 <_dtoa_r+0x990>
 800bdf4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdfe:	4649      	mov	r1, r9
 800be00:	f7f4 fe6c 	bl	8000adc <__aeabi_dcmplt>
 800be04:	2800      	cmp	r0, #0
 800be06:	f040 8289 	bne.w	800c31c <_dtoa_r+0x98c>
 800be0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800be0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be10:	2b00      	cmp	r3, #0
 800be12:	f2c0 814e 	blt.w	800c0b2 <_dtoa_r+0x722>
 800be16:	f1bb 0f0e 	cmp.w	fp, #14
 800be1a:	f300 814a 	bgt.w	800c0b2 <_dtoa_r+0x722>
 800be1e:	4b6b      	ldr	r3, [pc, #428]	; (800bfcc <_dtoa_r+0x63c>)
 800be20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800be24:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	f280 80dc 	bge.w	800bfe8 <_dtoa_r+0x658>
 800be30:	9b04      	ldr	r3, [sp, #16]
 800be32:	2b00      	cmp	r3, #0
 800be34:	f300 80d8 	bgt.w	800bfe8 <_dtoa_r+0x658>
 800be38:	f040 826f 	bne.w	800c31a <_dtoa_r+0x98a>
 800be3c:	4b68      	ldr	r3, [pc, #416]	; (800bfe0 <_dtoa_r+0x650>)
 800be3e:	2200      	movs	r2, #0
 800be40:	4640      	mov	r0, r8
 800be42:	4649      	mov	r1, r9
 800be44:	f7f4 fbd8 	bl	80005f8 <__aeabi_dmul>
 800be48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be4c:	f7f4 fe5a 	bl	8000b04 <__aeabi_dcmpge>
 800be50:	9e04      	ldr	r6, [sp, #16]
 800be52:	4637      	mov	r7, r6
 800be54:	2800      	cmp	r0, #0
 800be56:	f040 8245 	bne.w	800c2e4 <_dtoa_r+0x954>
 800be5a:	9d00      	ldr	r5, [sp, #0]
 800be5c:	2331      	movs	r3, #49	; 0x31
 800be5e:	f805 3b01 	strb.w	r3, [r5], #1
 800be62:	f10b 0b01 	add.w	fp, fp, #1
 800be66:	e241      	b.n	800c2ec <_dtoa_r+0x95c>
 800be68:	07f2      	lsls	r2, r6, #31
 800be6a:	d505      	bpl.n	800be78 <_dtoa_r+0x4e8>
 800be6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be70:	f7f4 fbc2 	bl	80005f8 <__aeabi_dmul>
 800be74:	3501      	adds	r5, #1
 800be76:	2301      	movs	r3, #1
 800be78:	1076      	asrs	r6, r6, #1
 800be7a:	3708      	adds	r7, #8
 800be7c:	e773      	b.n	800bd66 <_dtoa_r+0x3d6>
 800be7e:	2502      	movs	r5, #2
 800be80:	e775      	b.n	800bd6e <_dtoa_r+0x3de>
 800be82:	9e04      	ldr	r6, [sp, #16]
 800be84:	465f      	mov	r7, fp
 800be86:	e792      	b.n	800bdae <_dtoa_r+0x41e>
 800be88:	9900      	ldr	r1, [sp, #0]
 800be8a:	4b50      	ldr	r3, [pc, #320]	; (800bfcc <_dtoa_r+0x63c>)
 800be8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be90:	4431      	add	r1, r6
 800be92:	9102      	str	r1, [sp, #8]
 800be94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be96:	eeb0 9a47 	vmov.f32	s18, s14
 800be9a:	eef0 9a67 	vmov.f32	s19, s15
 800be9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bea2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bea6:	2900      	cmp	r1, #0
 800bea8:	d044      	beq.n	800bf34 <_dtoa_r+0x5a4>
 800beaa:	494e      	ldr	r1, [pc, #312]	; (800bfe4 <_dtoa_r+0x654>)
 800beac:	2000      	movs	r0, #0
 800beae:	f7f4 fccd 	bl	800084c <__aeabi_ddiv>
 800beb2:	ec53 2b19 	vmov	r2, r3, d9
 800beb6:	f7f4 f9e7 	bl	8000288 <__aeabi_dsub>
 800beba:	9d00      	ldr	r5, [sp, #0]
 800bebc:	ec41 0b19 	vmov	d9, r0, r1
 800bec0:	4649      	mov	r1, r9
 800bec2:	4640      	mov	r0, r8
 800bec4:	f7f4 fe48 	bl	8000b58 <__aeabi_d2iz>
 800bec8:	4606      	mov	r6, r0
 800beca:	f7f4 fb2b 	bl	8000524 <__aeabi_i2d>
 800bece:	4602      	mov	r2, r0
 800bed0:	460b      	mov	r3, r1
 800bed2:	4640      	mov	r0, r8
 800bed4:	4649      	mov	r1, r9
 800bed6:	f7f4 f9d7 	bl	8000288 <__aeabi_dsub>
 800beda:	3630      	adds	r6, #48	; 0x30
 800bedc:	f805 6b01 	strb.w	r6, [r5], #1
 800bee0:	ec53 2b19 	vmov	r2, r3, d9
 800bee4:	4680      	mov	r8, r0
 800bee6:	4689      	mov	r9, r1
 800bee8:	f7f4 fdf8 	bl	8000adc <__aeabi_dcmplt>
 800beec:	2800      	cmp	r0, #0
 800beee:	d164      	bne.n	800bfba <_dtoa_r+0x62a>
 800bef0:	4642      	mov	r2, r8
 800bef2:	464b      	mov	r3, r9
 800bef4:	4937      	ldr	r1, [pc, #220]	; (800bfd4 <_dtoa_r+0x644>)
 800bef6:	2000      	movs	r0, #0
 800bef8:	f7f4 f9c6 	bl	8000288 <__aeabi_dsub>
 800befc:	ec53 2b19 	vmov	r2, r3, d9
 800bf00:	f7f4 fdec 	bl	8000adc <__aeabi_dcmplt>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	f040 80b6 	bne.w	800c076 <_dtoa_r+0x6e6>
 800bf0a:	9b02      	ldr	r3, [sp, #8]
 800bf0c:	429d      	cmp	r5, r3
 800bf0e:	f43f af7c 	beq.w	800be0a <_dtoa_r+0x47a>
 800bf12:	4b31      	ldr	r3, [pc, #196]	; (800bfd8 <_dtoa_r+0x648>)
 800bf14:	ec51 0b19 	vmov	r0, r1, d9
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f7f4 fb6d 	bl	80005f8 <__aeabi_dmul>
 800bf1e:	4b2e      	ldr	r3, [pc, #184]	; (800bfd8 <_dtoa_r+0x648>)
 800bf20:	ec41 0b19 	vmov	d9, r0, r1
 800bf24:	2200      	movs	r2, #0
 800bf26:	4640      	mov	r0, r8
 800bf28:	4649      	mov	r1, r9
 800bf2a:	f7f4 fb65 	bl	80005f8 <__aeabi_dmul>
 800bf2e:	4680      	mov	r8, r0
 800bf30:	4689      	mov	r9, r1
 800bf32:	e7c5      	b.n	800bec0 <_dtoa_r+0x530>
 800bf34:	ec51 0b17 	vmov	r0, r1, d7
 800bf38:	f7f4 fb5e 	bl	80005f8 <__aeabi_dmul>
 800bf3c:	9b02      	ldr	r3, [sp, #8]
 800bf3e:	9d00      	ldr	r5, [sp, #0]
 800bf40:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf42:	ec41 0b19 	vmov	d9, r0, r1
 800bf46:	4649      	mov	r1, r9
 800bf48:	4640      	mov	r0, r8
 800bf4a:	f7f4 fe05 	bl	8000b58 <__aeabi_d2iz>
 800bf4e:	4606      	mov	r6, r0
 800bf50:	f7f4 fae8 	bl	8000524 <__aeabi_i2d>
 800bf54:	3630      	adds	r6, #48	; 0x30
 800bf56:	4602      	mov	r2, r0
 800bf58:	460b      	mov	r3, r1
 800bf5a:	4640      	mov	r0, r8
 800bf5c:	4649      	mov	r1, r9
 800bf5e:	f7f4 f993 	bl	8000288 <__aeabi_dsub>
 800bf62:	f805 6b01 	strb.w	r6, [r5], #1
 800bf66:	9b02      	ldr	r3, [sp, #8]
 800bf68:	429d      	cmp	r5, r3
 800bf6a:	4680      	mov	r8, r0
 800bf6c:	4689      	mov	r9, r1
 800bf6e:	f04f 0200 	mov.w	r2, #0
 800bf72:	d124      	bne.n	800bfbe <_dtoa_r+0x62e>
 800bf74:	4b1b      	ldr	r3, [pc, #108]	; (800bfe4 <_dtoa_r+0x654>)
 800bf76:	ec51 0b19 	vmov	r0, r1, d9
 800bf7a:	f7f4 f987 	bl	800028c <__adddf3>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	4640      	mov	r0, r8
 800bf84:	4649      	mov	r1, r9
 800bf86:	f7f4 fdc7 	bl	8000b18 <__aeabi_dcmpgt>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	d173      	bne.n	800c076 <_dtoa_r+0x6e6>
 800bf8e:	ec53 2b19 	vmov	r2, r3, d9
 800bf92:	4914      	ldr	r1, [pc, #80]	; (800bfe4 <_dtoa_r+0x654>)
 800bf94:	2000      	movs	r0, #0
 800bf96:	f7f4 f977 	bl	8000288 <__aeabi_dsub>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	4640      	mov	r0, r8
 800bfa0:	4649      	mov	r1, r9
 800bfa2:	f7f4 fd9b 	bl	8000adc <__aeabi_dcmplt>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f43f af2f 	beq.w	800be0a <_dtoa_r+0x47a>
 800bfac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bfae:	1e6b      	subs	r3, r5, #1
 800bfb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bfb6:	2b30      	cmp	r3, #48	; 0x30
 800bfb8:	d0f8      	beq.n	800bfac <_dtoa_r+0x61c>
 800bfba:	46bb      	mov	fp, r7
 800bfbc:	e04a      	b.n	800c054 <_dtoa_r+0x6c4>
 800bfbe:	4b06      	ldr	r3, [pc, #24]	; (800bfd8 <_dtoa_r+0x648>)
 800bfc0:	f7f4 fb1a 	bl	80005f8 <__aeabi_dmul>
 800bfc4:	4680      	mov	r8, r0
 800bfc6:	4689      	mov	r9, r1
 800bfc8:	e7bd      	b.n	800bf46 <_dtoa_r+0x5b6>
 800bfca:	bf00      	nop
 800bfcc:	0800db68 	.word	0x0800db68
 800bfd0:	0800db40 	.word	0x0800db40
 800bfd4:	3ff00000 	.word	0x3ff00000
 800bfd8:	40240000 	.word	0x40240000
 800bfdc:	401c0000 	.word	0x401c0000
 800bfe0:	40140000 	.word	0x40140000
 800bfe4:	3fe00000 	.word	0x3fe00000
 800bfe8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bfec:	9d00      	ldr	r5, [sp, #0]
 800bfee:	4642      	mov	r2, r8
 800bff0:	464b      	mov	r3, r9
 800bff2:	4630      	mov	r0, r6
 800bff4:	4639      	mov	r1, r7
 800bff6:	f7f4 fc29 	bl	800084c <__aeabi_ddiv>
 800bffa:	f7f4 fdad 	bl	8000b58 <__aeabi_d2iz>
 800bffe:	9001      	str	r0, [sp, #4]
 800c000:	f7f4 fa90 	bl	8000524 <__aeabi_i2d>
 800c004:	4642      	mov	r2, r8
 800c006:	464b      	mov	r3, r9
 800c008:	f7f4 faf6 	bl	80005f8 <__aeabi_dmul>
 800c00c:	4602      	mov	r2, r0
 800c00e:	460b      	mov	r3, r1
 800c010:	4630      	mov	r0, r6
 800c012:	4639      	mov	r1, r7
 800c014:	f7f4 f938 	bl	8000288 <__aeabi_dsub>
 800c018:	9e01      	ldr	r6, [sp, #4]
 800c01a:	9f04      	ldr	r7, [sp, #16]
 800c01c:	3630      	adds	r6, #48	; 0x30
 800c01e:	f805 6b01 	strb.w	r6, [r5], #1
 800c022:	9e00      	ldr	r6, [sp, #0]
 800c024:	1bae      	subs	r6, r5, r6
 800c026:	42b7      	cmp	r7, r6
 800c028:	4602      	mov	r2, r0
 800c02a:	460b      	mov	r3, r1
 800c02c:	d134      	bne.n	800c098 <_dtoa_r+0x708>
 800c02e:	f7f4 f92d 	bl	800028c <__adddf3>
 800c032:	4642      	mov	r2, r8
 800c034:	464b      	mov	r3, r9
 800c036:	4606      	mov	r6, r0
 800c038:	460f      	mov	r7, r1
 800c03a:	f7f4 fd6d 	bl	8000b18 <__aeabi_dcmpgt>
 800c03e:	b9c8      	cbnz	r0, 800c074 <_dtoa_r+0x6e4>
 800c040:	4642      	mov	r2, r8
 800c042:	464b      	mov	r3, r9
 800c044:	4630      	mov	r0, r6
 800c046:	4639      	mov	r1, r7
 800c048:	f7f4 fd3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c04c:	b110      	cbz	r0, 800c054 <_dtoa_r+0x6c4>
 800c04e:	9b01      	ldr	r3, [sp, #4]
 800c050:	07db      	lsls	r3, r3, #31
 800c052:	d40f      	bmi.n	800c074 <_dtoa_r+0x6e4>
 800c054:	4651      	mov	r1, sl
 800c056:	4620      	mov	r0, r4
 800c058:	f000 fbcc 	bl	800c7f4 <_Bfree>
 800c05c:	2300      	movs	r3, #0
 800c05e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c060:	702b      	strb	r3, [r5, #0]
 800c062:	f10b 0301 	add.w	r3, fp, #1
 800c066:	6013      	str	r3, [r2, #0]
 800c068:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	f43f ace2 	beq.w	800ba34 <_dtoa_r+0xa4>
 800c070:	601d      	str	r5, [r3, #0]
 800c072:	e4df      	b.n	800ba34 <_dtoa_r+0xa4>
 800c074:	465f      	mov	r7, fp
 800c076:	462b      	mov	r3, r5
 800c078:	461d      	mov	r5, r3
 800c07a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c07e:	2a39      	cmp	r2, #57	; 0x39
 800c080:	d106      	bne.n	800c090 <_dtoa_r+0x700>
 800c082:	9a00      	ldr	r2, [sp, #0]
 800c084:	429a      	cmp	r2, r3
 800c086:	d1f7      	bne.n	800c078 <_dtoa_r+0x6e8>
 800c088:	9900      	ldr	r1, [sp, #0]
 800c08a:	2230      	movs	r2, #48	; 0x30
 800c08c:	3701      	adds	r7, #1
 800c08e:	700a      	strb	r2, [r1, #0]
 800c090:	781a      	ldrb	r2, [r3, #0]
 800c092:	3201      	adds	r2, #1
 800c094:	701a      	strb	r2, [r3, #0]
 800c096:	e790      	b.n	800bfba <_dtoa_r+0x62a>
 800c098:	4ba3      	ldr	r3, [pc, #652]	; (800c328 <_dtoa_r+0x998>)
 800c09a:	2200      	movs	r2, #0
 800c09c:	f7f4 faac 	bl	80005f8 <__aeabi_dmul>
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	4606      	mov	r6, r0
 800c0a6:	460f      	mov	r7, r1
 800c0a8:	f7f4 fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0ac:	2800      	cmp	r0, #0
 800c0ae:	d09e      	beq.n	800bfee <_dtoa_r+0x65e>
 800c0b0:	e7d0      	b.n	800c054 <_dtoa_r+0x6c4>
 800c0b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0b4:	2a00      	cmp	r2, #0
 800c0b6:	f000 80ca 	beq.w	800c24e <_dtoa_r+0x8be>
 800c0ba:	9a07      	ldr	r2, [sp, #28]
 800c0bc:	2a01      	cmp	r2, #1
 800c0be:	f300 80ad 	bgt.w	800c21c <_dtoa_r+0x88c>
 800c0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0c4:	2a00      	cmp	r2, #0
 800c0c6:	f000 80a5 	beq.w	800c214 <_dtoa_r+0x884>
 800c0ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c0ce:	9e08      	ldr	r6, [sp, #32]
 800c0d0:	9d05      	ldr	r5, [sp, #20]
 800c0d2:	9a05      	ldr	r2, [sp, #20]
 800c0d4:	441a      	add	r2, r3
 800c0d6:	9205      	str	r2, [sp, #20]
 800c0d8:	9a06      	ldr	r2, [sp, #24]
 800c0da:	2101      	movs	r1, #1
 800c0dc:	441a      	add	r2, r3
 800c0de:	4620      	mov	r0, r4
 800c0e0:	9206      	str	r2, [sp, #24]
 800c0e2:	f000 fc3d 	bl	800c960 <__i2b>
 800c0e6:	4607      	mov	r7, r0
 800c0e8:	b165      	cbz	r5, 800c104 <_dtoa_r+0x774>
 800c0ea:	9b06      	ldr	r3, [sp, #24]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	dd09      	ble.n	800c104 <_dtoa_r+0x774>
 800c0f0:	42ab      	cmp	r3, r5
 800c0f2:	9a05      	ldr	r2, [sp, #20]
 800c0f4:	bfa8      	it	ge
 800c0f6:	462b      	movge	r3, r5
 800c0f8:	1ad2      	subs	r2, r2, r3
 800c0fa:	9205      	str	r2, [sp, #20]
 800c0fc:	9a06      	ldr	r2, [sp, #24]
 800c0fe:	1aed      	subs	r5, r5, r3
 800c100:	1ad3      	subs	r3, r2, r3
 800c102:	9306      	str	r3, [sp, #24]
 800c104:	9b08      	ldr	r3, [sp, #32]
 800c106:	b1f3      	cbz	r3, 800c146 <_dtoa_r+0x7b6>
 800c108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f000 80a3 	beq.w	800c256 <_dtoa_r+0x8c6>
 800c110:	2e00      	cmp	r6, #0
 800c112:	dd10      	ble.n	800c136 <_dtoa_r+0x7a6>
 800c114:	4639      	mov	r1, r7
 800c116:	4632      	mov	r2, r6
 800c118:	4620      	mov	r0, r4
 800c11a:	f000 fce1 	bl	800cae0 <__pow5mult>
 800c11e:	4652      	mov	r2, sl
 800c120:	4601      	mov	r1, r0
 800c122:	4607      	mov	r7, r0
 800c124:	4620      	mov	r0, r4
 800c126:	f000 fc31 	bl	800c98c <__multiply>
 800c12a:	4651      	mov	r1, sl
 800c12c:	4680      	mov	r8, r0
 800c12e:	4620      	mov	r0, r4
 800c130:	f000 fb60 	bl	800c7f4 <_Bfree>
 800c134:	46c2      	mov	sl, r8
 800c136:	9b08      	ldr	r3, [sp, #32]
 800c138:	1b9a      	subs	r2, r3, r6
 800c13a:	d004      	beq.n	800c146 <_dtoa_r+0x7b6>
 800c13c:	4651      	mov	r1, sl
 800c13e:	4620      	mov	r0, r4
 800c140:	f000 fcce 	bl	800cae0 <__pow5mult>
 800c144:	4682      	mov	sl, r0
 800c146:	2101      	movs	r1, #1
 800c148:	4620      	mov	r0, r4
 800c14a:	f000 fc09 	bl	800c960 <__i2b>
 800c14e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c150:	2b00      	cmp	r3, #0
 800c152:	4606      	mov	r6, r0
 800c154:	f340 8081 	ble.w	800c25a <_dtoa_r+0x8ca>
 800c158:	461a      	mov	r2, r3
 800c15a:	4601      	mov	r1, r0
 800c15c:	4620      	mov	r0, r4
 800c15e:	f000 fcbf 	bl	800cae0 <__pow5mult>
 800c162:	9b07      	ldr	r3, [sp, #28]
 800c164:	2b01      	cmp	r3, #1
 800c166:	4606      	mov	r6, r0
 800c168:	dd7a      	ble.n	800c260 <_dtoa_r+0x8d0>
 800c16a:	f04f 0800 	mov.w	r8, #0
 800c16e:	6933      	ldr	r3, [r6, #16]
 800c170:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c174:	6918      	ldr	r0, [r3, #16]
 800c176:	f000 fba5 	bl	800c8c4 <__hi0bits>
 800c17a:	f1c0 0020 	rsb	r0, r0, #32
 800c17e:	9b06      	ldr	r3, [sp, #24]
 800c180:	4418      	add	r0, r3
 800c182:	f010 001f 	ands.w	r0, r0, #31
 800c186:	f000 8094 	beq.w	800c2b2 <_dtoa_r+0x922>
 800c18a:	f1c0 0320 	rsb	r3, r0, #32
 800c18e:	2b04      	cmp	r3, #4
 800c190:	f340 8085 	ble.w	800c29e <_dtoa_r+0x90e>
 800c194:	9b05      	ldr	r3, [sp, #20]
 800c196:	f1c0 001c 	rsb	r0, r0, #28
 800c19a:	4403      	add	r3, r0
 800c19c:	9305      	str	r3, [sp, #20]
 800c19e:	9b06      	ldr	r3, [sp, #24]
 800c1a0:	4403      	add	r3, r0
 800c1a2:	4405      	add	r5, r0
 800c1a4:	9306      	str	r3, [sp, #24]
 800c1a6:	9b05      	ldr	r3, [sp, #20]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	dd05      	ble.n	800c1b8 <_dtoa_r+0x828>
 800c1ac:	4651      	mov	r1, sl
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	f000 fcef 	bl	800cb94 <__lshift>
 800c1b6:	4682      	mov	sl, r0
 800c1b8:	9b06      	ldr	r3, [sp, #24]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	dd05      	ble.n	800c1ca <_dtoa_r+0x83a>
 800c1be:	4631      	mov	r1, r6
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	f000 fce6 	bl	800cb94 <__lshift>
 800c1c8:	4606      	mov	r6, r0
 800c1ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d072      	beq.n	800c2b6 <_dtoa_r+0x926>
 800c1d0:	4631      	mov	r1, r6
 800c1d2:	4650      	mov	r0, sl
 800c1d4:	f000 fd4a 	bl	800cc6c <__mcmp>
 800c1d8:	2800      	cmp	r0, #0
 800c1da:	da6c      	bge.n	800c2b6 <_dtoa_r+0x926>
 800c1dc:	2300      	movs	r3, #0
 800c1de:	4651      	mov	r1, sl
 800c1e0:	220a      	movs	r2, #10
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f000 fb28 	bl	800c838 <__multadd>
 800c1e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c1ee:	4682      	mov	sl, r0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	f000 81b0 	beq.w	800c556 <_dtoa_r+0xbc6>
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	4639      	mov	r1, r7
 800c1fa:	220a      	movs	r2, #10
 800c1fc:	4620      	mov	r0, r4
 800c1fe:	f000 fb1b 	bl	800c838 <__multadd>
 800c202:	9b01      	ldr	r3, [sp, #4]
 800c204:	2b00      	cmp	r3, #0
 800c206:	4607      	mov	r7, r0
 800c208:	f300 8096 	bgt.w	800c338 <_dtoa_r+0x9a8>
 800c20c:	9b07      	ldr	r3, [sp, #28]
 800c20e:	2b02      	cmp	r3, #2
 800c210:	dc59      	bgt.n	800c2c6 <_dtoa_r+0x936>
 800c212:	e091      	b.n	800c338 <_dtoa_r+0x9a8>
 800c214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c216:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c21a:	e758      	b.n	800c0ce <_dtoa_r+0x73e>
 800c21c:	9b04      	ldr	r3, [sp, #16]
 800c21e:	1e5e      	subs	r6, r3, #1
 800c220:	9b08      	ldr	r3, [sp, #32]
 800c222:	42b3      	cmp	r3, r6
 800c224:	bfbf      	itttt	lt
 800c226:	9b08      	ldrlt	r3, [sp, #32]
 800c228:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c22a:	9608      	strlt	r6, [sp, #32]
 800c22c:	1af3      	sublt	r3, r6, r3
 800c22e:	bfb4      	ite	lt
 800c230:	18d2      	addlt	r2, r2, r3
 800c232:	1b9e      	subge	r6, r3, r6
 800c234:	9b04      	ldr	r3, [sp, #16]
 800c236:	bfbc      	itt	lt
 800c238:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c23a:	2600      	movlt	r6, #0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	bfb7      	itett	lt
 800c240:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c244:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c248:	1a9d      	sublt	r5, r3, r2
 800c24a:	2300      	movlt	r3, #0
 800c24c:	e741      	b.n	800c0d2 <_dtoa_r+0x742>
 800c24e:	9e08      	ldr	r6, [sp, #32]
 800c250:	9d05      	ldr	r5, [sp, #20]
 800c252:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c254:	e748      	b.n	800c0e8 <_dtoa_r+0x758>
 800c256:	9a08      	ldr	r2, [sp, #32]
 800c258:	e770      	b.n	800c13c <_dtoa_r+0x7ac>
 800c25a:	9b07      	ldr	r3, [sp, #28]
 800c25c:	2b01      	cmp	r3, #1
 800c25e:	dc19      	bgt.n	800c294 <_dtoa_r+0x904>
 800c260:	9b02      	ldr	r3, [sp, #8]
 800c262:	b9bb      	cbnz	r3, 800c294 <_dtoa_r+0x904>
 800c264:	9b03      	ldr	r3, [sp, #12]
 800c266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c26a:	b99b      	cbnz	r3, 800c294 <_dtoa_r+0x904>
 800c26c:	9b03      	ldr	r3, [sp, #12]
 800c26e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c272:	0d1b      	lsrs	r3, r3, #20
 800c274:	051b      	lsls	r3, r3, #20
 800c276:	b183      	cbz	r3, 800c29a <_dtoa_r+0x90a>
 800c278:	9b05      	ldr	r3, [sp, #20]
 800c27a:	3301      	adds	r3, #1
 800c27c:	9305      	str	r3, [sp, #20]
 800c27e:	9b06      	ldr	r3, [sp, #24]
 800c280:	3301      	adds	r3, #1
 800c282:	9306      	str	r3, [sp, #24]
 800c284:	f04f 0801 	mov.w	r8, #1
 800c288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	f47f af6f 	bne.w	800c16e <_dtoa_r+0x7de>
 800c290:	2001      	movs	r0, #1
 800c292:	e774      	b.n	800c17e <_dtoa_r+0x7ee>
 800c294:	f04f 0800 	mov.w	r8, #0
 800c298:	e7f6      	b.n	800c288 <_dtoa_r+0x8f8>
 800c29a:	4698      	mov	r8, r3
 800c29c:	e7f4      	b.n	800c288 <_dtoa_r+0x8f8>
 800c29e:	d082      	beq.n	800c1a6 <_dtoa_r+0x816>
 800c2a0:	9a05      	ldr	r2, [sp, #20]
 800c2a2:	331c      	adds	r3, #28
 800c2a4:	441a      	add	r2, r3
 800c2a6:	9205      	str	r2, [sp, #20]
 800c2a8:	9a06      	ldr	r2, [sp, #24]
 800c2aa:	441a      	add	r2, r3
 800c2ac:	441d      	add	r5, r3
 800c2ae:	9206      	str	r2, [sp, #24]
 800c2b0:	e779      	b.n	800c1a6 <_dtoa_r+0x816>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	e7f4      	b.n	800c2a0 <_dtoa_r+0x910>
 800c2b6:	9b04      	ldr	r3, [sp, #16]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	dc37      	bgt.n	800c32c <_dtoa_r+0x99c>
 800c2bc:	9b07      	ldr	r3, [sp, #28]
 800c2be:	2b02      	cmp	r3, #2
 800c2c0:	dd34      	ble.n	800c32c <_dtoa_r+0x99c>
 800c2c2:	9b04      	ldr	r3, [sp, #16]
 800c2c4:	9301      	str	r3, [sp, #4]
 800c2c6:	9b01      	ldr	r3, [sp, #4]
 800c2c8:	b963      	cbnz	r3, 800c2e4 <_dtoa_r+0x954>
 800c2ca:	4631      	mov	r1, r6
 800c2cc:	2205      	movs	r2, #5
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	f000 fab2 	bl	800c838 <__multadd>
 800c2d4:	4601      	mov	r1, r0
 800c2d6:	4606      	mov	r6, r0
 800c2d8:	4650      	mov	r0, sl
 800c2da:	f000 fcc7 	bl	800cc6c <__mcmp>
 800c2de:	2800      	cmp	r0, #0
 800c2e0:	f73f adbb 	bgt.w	800be5a <_dtoa_r+0x4ca>
 800c2e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2e6:	9d00      	ldr	r5, [sp, #0]
 800c2e8:	ea6f 0b03 	mvn.w	fp, r3
 800c2ec:	f04f 0800 	mov.w	r8, #0
 800c2f0:	4631      	mov	r1, r6
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	f000 fa7e 	bl	800c7f4 <_Bfree>
 800c2f8:	2f00      	cmp	r7, #0
 800c2fa:	f43f aeab 	beq.w	800c054 <_dtoa_r+0x6c4>
 800c2fe:	f1b8 0f00 	cmp.w	r8, #0
 800c302:	d005      	beq.n	800c310 <_dtoa_r+0x980>
 800c304:	45b8      	cmp	r8, r7
 800c306:	d003      	beq.n	800c310 <_dtoa_r+0x980>
 800c308:	4641      	mov	r1, r8
 800c30a:	4620      	mov	r0, r4
 800c30c:	f000 fa72 	bl	800c7f4 <_Bfree>
 800c310:	4639      	mov	r1, r7
 800c312:	4620      	mov	r0, r4
 800c314:	f000 fa6e 	bl	800c7f4 <_Bfree>
 800c318:	e69c      	b.n	800c054 <_dtoa_r+0x6c4>
 800c31a:	2600      	movs	r6, #0
 800c31c:	4637      	mov	r7, r6
 800c31e:	e7e1      	b.n	800c2e4 <_dtoa_r+0x954>
 800c320:	46bb      	mov	fp, r7
 800c322:	4637      	mov	r7, r6
 800c324:	e599      	b.n	800be5a <_dtoa_r+0x4ca>
 800c326:	bf00      	nop
 800c328:	40240000 	.word	0x40240000
 800c32c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c32e:	2b00      	cmp	r3, #0
 800c330:	f000 80c8 	beq.w	800c4c4 <_dtoa_r+0xb34>
 800c334:	9b04      	ldr	r3, [sp, #16]
 800c336:	9301      	str	r3, [sp, #4]
 800c338:	2d00      	cmp	r5, #0
 800c33a:	dd05      	ble.n	800c348 <_dtoa_r+0x9b8>
 800c33c:	4639      	mov	r1, r7
 800c33e:	462a      	mov	r2, r5
 800c340:	4620      	mov	r0, r4
 800c342:	f000 fc27 	bl	800cb94 <__lshift>
 800c346:	4607      	mov	r7, r0
 800c348:	f1b8 0f00 	cmp.w	r8, #0
 800c34c:	d05b      	beq.n	800c406 <_dtoa_r+0xa76>
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	4620      	mov	r0, r4
 800c352:	f000 fa0f 	bl	800c774 <_Balloc>
 800c356:	4605      	mov	r5, r0
 800c358:	b928      	cbnz	r0, 800c366 <_dtoa_r+0x9d6>
 800c35a:	4b83      	ldr	r3, [pc, #524]	; (800c568 <_dtoa_r+0xbd8>)
 800c35c:	4602      	mov	r2, r0
 800c35e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c362:	f7ff bb2e 	b.w	800b9c2 <_dtoa_r+0x32>
 800c366:	693a      	ldr	r2, [r7, #16]
 800c368:	3202      	adds	r2, #2
 800c36a:	0092      	lsls	r2, r2, #2
 800c36c:	f107 010c 	add.w	r1, r7, #12
 800c370:	300c      	adds	r0, #12
 800c372:	f000 ffab 	bl	800d2cc <memcpy>
 800c376:	2201      	movs	r2, #1
 800c378:	4629      	mov	r1, r5
 800c37a:	4620      	mov	r0, r4
 800c37c:	f000 fc0a 	bl	800cb94 <__lshift>
 800c380:	9b00      	ldr	r3, [sp, #0]
 800c382:	3301      	adds	r3, #1
 800c384:	9304      	str	r3, [sp, #16]
 800c386:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c38a:	4413      	add	r3, r2
 800c38c:	9308      	str	r3, [sp, #32]
 800c38e:	9b02      	ldr	r3, [sp, #8]
 800c390:	f003 0301 	and.w	r3, r3, #1
 800c394:	46b8      	mov	r8, r7
 800c396:	9306      	str	r3, [sp, #24]
 800c398:	4607      	mov	r7, r0
 800c39a:	9b04      	ldr	r3, [sp, #16]
 800c39c:	4631      	mov	r1, r6
 800c39e:	3b01      	subs	r3, #1
 800c3a0:	4650      	mov	r0, sl
 800c3a2:	9301      	str	r3, [sp, #4]
 800c3a4:	f7ff fa69 	bl	800b87a <quorem>
 800c3a8:	4641      	mov	r1, r8
 800c3aa:	9002      	str	r0, [sp, #8]
 800c3ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c3b0:	4650      	mov	r0, sl
 800c3b2:	f000 fc5b 	bl	800cc6c <__mcmp>
 800c3b6:	463a      	mov	r2, r7
 800c3b8:	9005      	str	r0, [sp, #20]
 800c3ba:	4631      	mov	r1, r6
 800c3bc:	4620      	mov	r0, r4
 800c3be:	f000 fc71 	bl	800cca4 <__mdiff>
 800c3c2:	68c2      	ldr	r2, [r0, #12]
 800c3c4:	4605      	mov	r5, r0
 800c3c6:	bb02      	cbnz	r2, 800c40a <_dtoa_r+0xa7a>
 800c3c8:	4601      	mov	r1, r0
 800c3ca:	4650      	mov	r0, sl
 800c3cc:	f000 fc4e 	bl	800cc6c <__mcmp>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	9209      	str	r2, [sp, #36]	; 0x24
 800c3d8:	f000 fa0c 	bl	800c7f4 <_Bfree>
 800c3dc:	9b07      	ldr	r3, [sp, #28]
 800c3de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3e0:	9d04      	ldr	r5, [sp, #16]
 800c3e2:	ea43 0102 	orr.w	r1, r3, r2
 800c3e6:	9b06      	ldr	r3, [sp, #24]
 800c3e8:	4319      	orrs	r1, r3
 800c3ea:	d110      	bne.n	800c40e <_dtoa_r+0xa7e>
 800c3ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3f0:	d029      	beq.n	800c446 <_dtoa_r+0xab6>
 800c3f2:	9b05      	ldr	r3, [sp, #20]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	dd02      	ble.n	800c3fe <_dtoa_r+0xa6e>
 800c3f8:	9b02      	ldr	r3, [sp, #8]
 800c3fa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c3fe:	9b01      	ldr	r3, [sp, #4]
 800c400:	f883 9000 	strb.w	r9, [r3]
 800c404:	e774      	b.n	800c2f0 <_dtoa_r+0x960>
 800c406:	4638      	mov	r0, r7
 800c408:	e7ba      	b.n	800c380 <_dtoa_r+0x9f0>
 800c40a:	2201      	movs	r2, #1
 800c40c:	e7e1      	b.n	800c3d2 <_dtoa_r+0xa42>
 800c40e:	9b05      	ldr	r3, [sp, #20]
 800c410:	2b00      	cmp	r3, #0
 800c412:	db04      	blt.n	800c41e <_dtoa_r+0xa8e>
 800c414:	9907      	ldr	r1, [sp, #28]
 800c416:	430b      	orrs	r3, r1
 800c418:	9906      	ldr	r1, [sp, #24]
 800c41a:	430b      	orrs	r3, r1
 800c41c:	d120      	bne.n	800c460 <_dtoa_r+0xad0>
 800c41e:	2a00      	cmp	r2, #0
 800c420:	dded      	ble.n	800c3fe <_dtoa_r+0xa6e>
 800c422:	4651      	mov	r1, sl
 800c424:	2201      	movs	r2, #1
 800c426:	4620      	mov	r0, r4
 800c428:	f000 fbb4 	bl	800cb94 <__lshift>
 800c42c:	4631      	mov	r1, r6
 800c42e:	4682      	mov	sl, r0
 800c430:	f000 fc1c 	bl	800cc6c <__mcmp>
 800c434:	2800      	cmp	r0, #0
 800c436:	dc03      	bgt.n	800c440 <_dtoa_r+0xab0>
 800c438:	d1e1      	bne.n	800c3fe <_dtoa_r+0xa6e>
 800c43a:	f019 0f01 	tst.w	r9, #1
 800c43e:	d0de      	beq.n	800c3fe <_dtoa_r+0xa6e>
 800c440:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c444:	d1d8      	bne.n	800c3f8 <_dtoa_r+0xa68>
 800c446:	9a01      	ldr	r2, [sp, #4]
 800c448:	2339      	movs	r3, #57	; 0x39
 800c44a:	7013      	strb	r3, [r2, #0]
 800c44c:	462b      	mov	r3, r5
 800c44e:	461d      	mov	r5, r3
 800c450:	3b01      	subs	r3, #1
 800c452:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c456:	2a39      	cmp	r2, #57	; 0x39
 800c458:	d06c      	beq.n	800c534 <_dtoa_r+0xba4>
 800c45a:	3201      	adds	r2, #1
 800c45c:	701a      	strb	r2, [r3, #0]
 800c45e:	e747      	b.n	800c2f0 <_dtoa_r+0x960>
 800c460:	2a00      	cmp	r2, #0
 800c462:	dd07      	ble.n	800c474 <_dtoa_r+0xae4>
 800c464:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c468:	d0ed      	beq.n	800c446 <_dtoa_r+0xab6>
 800c46a:	9a01      	ldr	r2, [sp, #4]
 800c46c:	f109 0301 	add.w	r3, r9, #1
 800c470:	7013      	strb	r3, [r2, #0]
 800c472:	e73d      	b.n	800c2f0 <_dtoa_r+0x960>
 800c474:	9b04      	ldr	r3, [sp, #16]
 800c476:	9a08      	ldr	r2, [sp, #32]
 800c478:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d043      	beq.n	800c508 <_dtoa_r+0xb78>
 800c480:	4651      	mov	r1, sl
 800c482:	2300      	movs	r3, #0
 800c484:	220a      	movs	r2, #10
 800c486:	4620      	mov	r0, r4
 800c488:	f000 f9d6 	bl	800c838 <__multadd>
 800c48c:	45b8      	cmp	r8, r7
 800c48e:	4682      	mov	sl, r0
 800c490:	f04f 0300 	mov.w	r3, #0
 800c494:	f04f 020a 	mov.w	r2, #10
 800c498:	4641      	mov	r1, r8
 800c49a:	4620      	mov	r0, r4
 800c49c:	d107      	bne.n	800c4ae <_dtoa_r+0xb1e>
 800c49e:	f000 f9cb 	bl	800c838 <__multadd>
 800c4a2:	4680      	mov	r8, r0
 800c4a4:	4607      	mov	r7, r0
 800c4a6:	9b04      	ldr	r3, [sp, #16]
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	9304      	str	r3, [sp, #16]
 800c4ac:	e775      	b.n	800c39a <_dtoa_r+0xa0a>
 800c4ae:	f000 f9c3 	bl	800c838 <__multadd>
 800c4b2:	4639      	mov	r1, r7
 800c4b4:	4680      	mov	r8, r0
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	220a      	movs	r2, #10
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	f000 f9bc 	bl	800c838 <__multadd>
 800c4c0:	4607      	mov	r7, r0
 800c4c2:	e7f0      	b.n	800c4a6 <_dtoa_r+0xb16>
 800c4c4:	9b04      	ldr	r3, [sp, #16]
 800c4c6:	9301      	str	r3, [sp, #4]
 800c4c8:	9d00      	ldr	r5, [sp, #0]
 800c4ca:	4631      	mov	r1, r6
 800c4cc:	4650      	mov	r0, sl
 800c4ce:	f7ff f9d4 	bl	800b87a <quorem>
 800c4d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c4d6:	9b00      	ldr	r3, [sp, #0]
 800c4d8:	f805 9b01 	strb.w	r9, [r5], #1
 800c4dc:	1aea      	subs	r2, r5, r3
 800c4de:	9b01      	ldr	r3, [sp, #4]
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	dd07      	ble.n	800c4f4 <_dtoa_r+0xb64>
 800c4e4:	4651      	mov	r1, sl
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	220a      	movs	r2, #10
 800c4ea:	4620      	mov	r0, r4
 800c4ec:	f000 f9a4 	bl	800c838 <__multadd>
 800c4f0:	4682      	mov	sl, r0
 800c4f2:	e7ea      	b.n	800c4ca <_dtoa_r+0xb3a>
 800c4f4:	9b01      	ldr	r3, [sp, #4]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	bfc8      	it	gt
 800c4fa:	461d      	movgt	r5, r3
 800c4fc:	9b00      	ldr	r3, [sp, #0]
 800c4fe:	bfd8      	it	le
 800c500:	2501      	movle	r5, #1
 800c502:	441d      	add	r5, r3
 800c504:	f04f 0800 	mov.w	r8, #0
 800c508:	4651      	mov	r1, sl
 800c50a:	2201      	movs	r2, #1
 800c50c:	4620      	mov	r0, r4
 800c50e:	f000 fb41 	bl	800cb94 <__lshift>
 800c512:	4631      	mov	r1, r6
 800c514:	4682      	mov	sl, r0
 800c516:	f000 fba9 	bl	800cc6c <__mcmp>
 800c51a:	2800      	cmp	r0, #0
 800c51c:	dc96      	bgt.n	800c44c <_dtoa_r+0xabc>
 800c51e:	d102      	bne.n	800c526 <_dtoa_r+0xb96>
 800c520:	f019 0f01 	tst.w	r9, #1
 800c524:	d192      	bne.n	800c44c <_dtoa_r+0xabc>
 800c526:	462b      	mov	r3, r5
 800c528:	461d      	mov	r5, r3
 800c52a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c52e:	2a30      	cmp	r2, #48	; 0x30
 800c530:	d0fa      	beq.n	800c528 <_dtoa_r+0xb98>
 800c532:	e6dd      	b.n	800c2f0 <_dtoa_r+0x960>
 800c534:	9a00      	ldr	r2, [sp, #0]
 800c536:	429a      	cmp	r2, r3
 800c538:	d189      	bne.n	800c44e <_dtoa_r+0xabe>
 800c53a:	f10b 0b01 	add.w	fp, fp, #1
 800c53e:	2331      	movs	r3, #49	; 0x31
 800c540:	e796      	b.n	800c470 <_dtoa_r+0xae0>
 800c542:	4b0a      	ldr	r3, [pc, #40]	; (800c56c <_dtoa_r+0xbdc>)
 800c544:	f7ff ba99 	b.w	800ba7a <_dtoa_r+0xea>
 800c548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	f47f aa6d 	bne.w	800ba2a <_dtoa_r+0x9a>
 800c550:	4b07      	ldr	r3, [pc, #28]	; (800c570 <_dtoa_r+0xbe0>)
 800c552:	f7ff ba92 	b.w	800ba7a <_dtoa_r+0xea>
 800c556:	9b01      	ldr	r3, [sp, #4]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	dcb5      	bgt.n	800c4c8 <_dtoa_r+0xb38>
 800c55c:	9b07      	ldr	r3, [sp, #28]
 800c55e:	2b02      	cmp	r3, #2
 800c560:	f73f aeb1 	bgt.w	800c2c6 <_dtoa_r+0x936>
 800c564:	e7b0      	b.n	800c4c8 <_dtoa_r+0xb38>
 800c566:	bf00      	nop
 800c568:	0800dad4 	.word	0x0800dad4
 800c56c:	0800da34 	.word	0x0800da34
 800c570:	0800da58 	.word	0x0800da58

0800c574 <_free_r>:
 800c574:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c576:	2900      	cmp	r1, #0
 800c578:	d044      	beq.n	800c604 <_free_r+0x90>
 800c57a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c57e:	9001      	str	r0, [sp, #4]
 800c580:	2b00      	cmp	r3, #0
 800c582:	f1a1 0404 	sub.w	r4, r1, #4
 800c586:	bfb8      	it	lt
 800c588:	18e4      	addlt	r4, r4, r3
 800c58a:	f000 f8e7 	bl	800c75c <__malloc_lock>
 800c58e:	4a1e      	ldr	r2, [pc, #120]	; (800c608 <_free_r+0x94>)
 800c590:	9801      	ldr	r0, [sp, #4]
 800c592:	6813      	ldr	r3, [r2, #0]
 800c594:	b933      	cbnz	r3, 800c5a4 <_free_r+0x30>
 800c596:	6063      	str	r3, [r4, #4]
 800c598:	6014      	str	r4, [r2, #0]
 800c59a:	b003      	add	sp, #12
 800c59c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c5a0:	f000 b8e2 	b.w	800c768 <__malloc_unlock>
 800c5a4:	42a3      	cmp	r3, r4
 800c5a6:	d908      	bls.n	800c5ba <_free_r+0x46>
 800c5a8:	6825      	ldr	r5, [r4, #0]
 800c5aa:	1961      	adds	r1, r4, r5
 800c5ac:	428b      	cmp	r3, r1
 800c5ae:	bf01      	itttt	eq
 800c5b0:	6819      	ldreq	r1, [r3, #0]
 800c5b2:	685b      	ldreq	r3, [r3, #4]
 800c5b4:	1949      	addeq	r1, r1, r5
 800c5b6:	6021      	streq	r1, [r4, #0]
 800c5b8:	e7ed      	b.n	800c596 <_free_r+0x22>
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	b10b      	cbz	r3, 800c5c4 <_free_r+0x50>
 800c5c0:	42a3      	cmp	r3, r4
 800c5c2:	d9fa      	bls.n	800c5ba <_free_r+0x46>
 800c5c4:	6811      	ldr	r1, [r2, #0]
 800c5c6:	1855      	adds	r5, r2, r1
 800c5c8:	42a5      	cmp	r5, r4
 800c5ca:	d10b      	bne.n	800c5e4 <_free_r+0x70>
 800c5cc:	6824      	ldr	r4, [r4, #0]
 800c5ce:	4421      	add	r1, r4
 800c5d0:	1854      	adds	r4, r2, r1
 800c5d2:	42a3      	cmp	r3, r4
 800c5d4:	6011      	str	r1, [r2, #0]
 800c5d6:	d1e0      	bne.n	800c59a <_free_r+0x26>
 800c5d8:	681c      	ldr	r4, [r3, #0]
 800c5da:	685b      	ldr	r3, [r3, #4]
 800c5dc:	6053      	str	r3, [r2, #4]
 800c5de:	440c      	add	r4, r1
 800c5e0:	6014      	str	r4, [r2, #0]
 800c5e2:	e7da      	b.n	800c59a <_free_r+0x26>
 800c5e4:	d902      	bls.n	800c5ec <_free_r+0x78>
 800c5e6:	230c      	movs	r3, #12
 800c5e8:	6003      	str	r3, [r0, #0]
 800c5ea:	e7d6      	b.n	800c59a <_free_r+0x26>
 800c5ec:	6825      	ldr	r5, [r4, #0]
 800c5ee:	1961      	adds	r1, r4, r5
 800c5f0:	428b      	cmp	r3, r1
 800c5f2:	bf04      	itt	eq
 800c5f4:	6819      	ldreq	r1, [r3, #0]
 800c5f6:	685b      	ldreq	r3, [r3, #4]
 800c5f8:	6063      	str	r3, [r4, #4]
 800c5fa:	bf04      	itt	eq
 800c5fc:	1949      	addeq	r1, r1, r5
 800c5fe:	6021      	streq	r1, [r4, #0]
 800c600:	6054      	str	r4, [r2, #4]
 800c602:	e7ca      	b.n	800c59a <_free_r+0x26>
 800c604:	b003      	add	sp, #12
 800c606:	bd30      	pop	{r4, r5, pc}
 800c608:	20001778 	.word	0x20001778

0800c60c <malloc>:
 800c60c:	4b02      	ldr	r3, [pc, #8]	; (800c618 <malloc+0xc>)
 800c60e:	4601      	mov	r1, r0
 800c610:	6818      	ldr	r0, [r3, #0]
 800c612:	f000 b823 	b.w	800c65c <_malloc_r>
 800c616:	bf00      	nop
 800c618:	200001e8 	.word	0x200001e8

0800c61c <sbrk_aligned>:
 800c61c:	b570      	push	{r4, r5, r6, lr}
 800c61e:	4e0e      	ldr	r6, [pc, #56]	; (800c658 <sbrk_aligned+0x3c>)
 800c620:	460c      	mov	r4, r1
 800c622:	6831      	ldr	r1, [r6, #0]
 800c624:	4605      	mov	r5, r0
 800c626:	b911      	cbnz	r1, 800c62e <sbrk_aligned+0x12>
 800c628:	f000 fe40 	bl	800d2ac <_sbrk_r>
 800c62c:	6030      	str	r0, [r6, #0]
 800c62e:	4621      	mov	r1, r4
 800c630:	4628      	mov	r0, r5
 800c632:	f000 fe3b 	bl	800d2ac <_sbrk_r>
 800c636:	1c43      	adds	r3, r0, #1
 800c638:	d00a      	beq.n	800c650 <sbrk_aligned+0x34>
 800c63a:	1cc4      	adds	r4, r0, #3
 800c63c:	f024 0403 	bic.w	r4, r4, #3
 800c640:	42a0      	cmp	r0, r4
 800c642:	d007      	beq.n	800c654 <sbrk_aligned+0x38>
 800c644:	1a21      	subs	r1, r4, r0
 800c646:	4628      	mov	r0, r5
 800c648:	f000 fe30 	bl	800d2ac <_sbrk_r>
 800c64c:	3001      	adds	r0, #1
 800c64e:	d101      	bne.n	800c654 <sbrk_aligned+0x38>
 800c650:	f04f 34ff 	mov.w	r4, #4294967295
 800c654:	4620      	mov	r0, r4
 800c656:	bd70      	pop	{r4, r5, r6, pc}
 800c658:	2000177c 	.word	0x2000177c

0800c65c <_malloc_r>:
 800c65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c660:	1ccd      	adds	r5, r1, #3
 800c662:	f025 0503 	bic.w	r5, r5, #3
 800c666:	3508      	adds	r5, #8
 800c668:	2d0c      	cmp	r5, #12
 800c66a:	bf38      	it	cc
 800c66c:	250c      	movcc	r5, #12
 800c66e:	2d00      	cmp	r5, #0
 800c670:	4607      	mov	r7, r0
 800c672:	db01      	blt.n	800c678 <_malloc_r+0x1c>
 800c674:	42a9      	cmp	r1, r5
 800c676:	d905      	bls.n	800c684 <_malloc_r+0x28>
 800c678:	230c      	movs	r3, #12
 800c67a:	603b      	str	r3, [r7, #0]
 800c67c:	2600      	movs	r6, #0
 800c67e:	4630      	mov	r0, r6
 800c680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c684:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c758 <_malloc_r+0xfc>
 800c688:	f000 f868 	bl	800c75c <__malloc_lock>
 800c68c:	f8d8 3000 	ldr.w	r3, [r8]
 800c690:	461c      	mov	r4, r3
 800c692:	bb5c      	cbnz	r4, 800c6ec <_malloc_r+0x90>
 800c694:	4629      	mov	r1, r5
 800c696:	4638      	mov	r0, r7
 800c698:	f7ff ffc0 	bl	800c61c <sbrk_aligned>
 800c69c:	1c43      	adds	r3, r0, #1
 800c69e:	4604      	mov	r4, r0
 800c6a0:	d155      	bne.n	800c74e <_malloc_r+0xf2>
 800c6a2:	f8d8 4000 	ldr.w	r4, [r8]
 800c6a6:	4626      	mov	r6, r4
 800c6a8:	2e00      	cmp	r6, #0
 800c6aa:	d145      	bne.n	800c738 <_malloc_r+0xdc>
 800c6ac:	2c00      	cmp	r4, #0
 800c6ae:	d048      	beq.n	800c742 <_malloc_r+0xe6>
 800c6b0:	6823      	ldr	r3, [r4, #0]
 800c6b2:	4631      	mov	r1, r6
 800c6b4:	4638      	mov	r0, r7
 800c6b6:	eb04 0903 	add.w	r9, r4, r3
 800c6ba:	f000 fdf7 	bl	800d2ac <_sbrk_r>
 800c6be:	4581      	cmp	r9, r0
 800c6c0:	d13f      	bne.n	800c742 <_malloc_r+0xe6>
 800c6c2:	6821      	ldr	r1, [r4, #0]
 800c6c4:	1a6d      	subs	r5, r5, r1
 800c6c6:	4629      	mov	r1, r5
 800c6c8:	4638      	mov	r0, r7
 800c6ca:	f7ff ffa7 	bl	800c61c <sbrk_aligned>
 800c6ce:	3001      	adds	r0, #1
 800c6d0:	d037      	beq.n	800c742 <_malloc_r+0xe6>
 800c6d2:	6823      	ldr	r3, [r4, #0]
 800c6d4:	442b      	add	r3, r5
 800c6d6:	6023      	str	r3, [r4, #0]
 800c6d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d038      	beq.n	800c752 <_malloc_r+0xf6>
 800c6e0:	685a      	ldr	r2, [r3, #4]
 800c6e2:	42a2      	cmp	r2, r4
 800c6e4:	d12b      	bne.n	800c73e <_malloc_r+0xe2>
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	605a      	str	r2, [r3, #4]
 800c6ea:	e00f      	b.n	800c70c <_malloc_r+0xb0>
 800c6ec:	6822      	ldr	r2, [r4, #0]
 800c6ee:	1b52      	subs	r2, r2, r5
 800c6f0:	d41f      	bmi.n	800c732 <_malloc_r+0xd6>
 800c6f2:	2a0b      	cmp	r2, #11
 800c6f4:	d917      	bls.n	800c726 <_malloc_r+0xca>
 800c6f6:	1961      	adds	r1, r4, r5
 800c6f8:	42a3      	cmp	r3, r4
 800c6fa:	6025      	str	r5, [r4, #0]
 800c6fc:	bf18      	it	ne
 800c6fe:	6059      	strne	r1, [r3, #4]
 800c700:	6863      	ldr	r3, [r4, #4]
 800c702:	bf08      	it	eq
 800c704:	f8c8 1000 	streq.w	r1, [r8]
 800c708:	5162      	str	r2, [r4, r5]
 800c70a:	604b      	str	r3, [r1, #4]
 800c70c:	4638      	mov	r0, r7
 800c70e:	f104 060b 	add.w	r6, r4, #11
 800c712:	f000 f829 	bl	800c768 <__malloc_unlock>
 800c716:	f026 0607 	bic.w	r6, r6, #7
 800c71a:	1d23      	adds	r3, r4, #4
 800c71c:	1af2      	subs	r2, r6, r3
 800c71e:	d0ae      	beq.n	800c67e <_malloc_r+0x22>
 800c720:	1b9b      	subs	r3, r3, r6
 800c722:	50a3      	str	r3, [r4, r2]
 800c724:	e7ab      	b.n	800c67e <_malloc_r+0x22>
 800c726:	42a3      	cmp	r3, r4
 800c728:	6862      	ldr	r2, [r4, #4]
 800c72a:	d1dd      	bne.n	800c6e8 <_malloc_r+0x8c>
 800c72c:	f8c8 2000 	str.w	r2, [r8]
 800c730:	e7ec      	b.n	800c70c <_malloc_r+0xb0>
 800c732:	4623      	mov	r3, r4
 800c734:	6864      	ldr	r4, [r4, #4]
 800c736:	e7ac      	b.n	800c692 <_malloc_r+0x36>
 800c738:	4634      	mov	r4, r6
 800c73a:	6876      	ldr	r6, [r6, #4]
 800c73c:	e7b4      	b.n	800c6a8 <_malloc_r+0x4c>
 800c73e:	4613      	mov	r3, r2
 800c740:	e7cc      	b.n	800c6dc <_malloc_r+0x80>
 800c742:	230c      	movs	r3, #12
 800c744:	603b      	str	r3, [r7, #0]
 800c746:	4638      	mov	r0, r7
 800c748:	f000 f80e 	bl	800c768 <__malloc_unlock>
 800c74c:	e797      	b.n	800c67e <_malloc_r+0x22>
 800c74e:	6025      	str	r5, [r4, #0]
 800c750:	e7dc      	b.n	800c70c <_malloc_r+0xb0>
 800c752:	605b      	str	r3, [r3, #4]
 800c754:	deff      	udf	#255	; 0xff
 800c756:	bf00      	nop
 800c758:	20001778 	.word	0x20001778

0800c75c <__malloc_lock>:
 800c75c:	4801      	ldr	r0, [pc, #4]	; (800c764 <__malloc_lock+0x8>)
 800c75e:	f7ff b88a 	b.w	800b876 <__retarget_lock_acquire_recursive>
 800c762:	bf00      	nop
 800c764:	20001774 	.word	0x20001774

0800c768 <__malloc_unlock>:
 800c768:	4801      	ldr	r0, [pc, #4]	; (800c770 <__malloc_unlock+0x8>)
 800c76a:	f7ff b885 	b.w	800b878 <__retarget_lock_release_recursive>
 800c76e:	bf00      	nop
 800c770:	20001774 	.word	0x20001774

0800c774 <_Balloc>:
 800c774:	b570      	push	{r4, r5, r6, lr}
 800c776:	69c6      	ldr	r6, [r0, #28]
 800c778:	4604      	mov	r4, r0
 800c77a:	460d      	mov	r5, r1
 800c77c:	b976      	cbnz	r6, 800c79c <_Balloc+0x28>
 800c77e:	2010      	movs	r0, #16
 800c780:	f7ff ff44 	bl	800c60c <malloc>
 800c784:	4602      	mov	r2, r0
 800c786:	61e0      	str	r0, [r4, #28]
 800c788:	b920      	cbnz	r0, 800c794 <_Balloc+0x20>
 800c78a:	4b18      	ldr	r3, [pc, #96]	; (800c7ec <_Balloc+0x78>)
 800c78c:	4818      	ldr	r0, [pc, #96]	; (800c7f0 <_Balloc+0x7c>)
 800c78e:	216b      	movs	r1, #107	; 0x6b
 800c790:	f000 fdaa 	bl	800d2e8 <__assert_func>
 800c794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c798:	6006      	str	r6, [r0, #0]
 800c79a:	60c6      	str	r6, [r0, #12]
 800c79c:	69e6      	ldr	r6, [r4, #28]
 800c79e:	68f3      	ldr	r3, [r6, #12]
 800c7a0:	b183      	cbz	r3, 800c7c4 <_Balloc+0x50>
 800c7a2:	69e3      	ldr	r3, [r4, #28]
 800c7a4:	68db      	ldr	r3, [r3, #12]
 800c7a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c7aa:	b9b8      	cbnz	r0, 800c7dc <_Balloc+0x68>
 800c7ac:	2101      	movs	r1, #1
 800c7ae:	fa01 f605 	lsl.w	r6, r1, r5
 800c7b2:	1d72      	adds	r2, r6, #5
 800c7b4:	0092      	lsls	r2, r2, #2
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	f000 fdb4 	bl	800d324 <_calloc_r>
 800c7bc:	b160      	cbz	r0, 800c7d8 <_Balloc+0x64>
 800c7be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c7c2:	e00e      	b.n	800c7e2 <_Balloc+0x6e>
 800c7c4:	2221      	movs	r2, #33	; 0x21
 800c7c6:	2104      	movs	r1, #4
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	f000 fdab 	bl	800d324 <_calloc_r>
 800c7ce:	69e3      	ldr	r3, [r4, #28]
 800c7d0:	60f0      	str	r0, [r6, #12]
 800c7d2:	68db      	ldr	r3, [r3, #12]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d1e4      	bne.n	800c7a2 <_Balloc+0x2e>
 800c7d8:	2000      	movs	r0, #0
 800c7da:	bd70      	pop	{r4, r5, r6, pc}
 800c7dc:	6802      	ldr	r2, [r0, #0]
 800c7de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c7e8:	e7f7      	b.n	800c7da <_Balloc+0x66>
 800c7ea:	bf00      	nop
 800c7ec:	0800da65 	.word	0x0800da65
 800c7f0:	0800dae5 	.word	0x0800dae5

0800c7f4 <_Bfree>:
 800c7f4:	b570      	push	{r4, r5, r6, lr}
 800c7f6:	69c6      	ldr	r6, [r0, #28]
 800c7f8:	4605      	mov	r5, r0
 800c7fa:	460c      	mov	r4, r1
 800c7fc:	b976      	cbnz	r6, 800c81c <_Bfree+0x28>
 800c7fe:	2010      	movs	r0, #16
 800c800:	f7ff ff04 	bl	800c60c <malloc>
 800c804:	4602      	mov	r2, r0
 800c806:	61e8      	str	r0, [r5, #28]
 800c808:	b920      	cbnz	r0, 800c814 <_Bfree+0x20>
 800c80a:	4b09      	ldr	r3, [pc, #36]	; (800c830 <_Bfree+0x3c>)
 800c80c:	4809      	ldr	r0, [pc, #36]	; (800c834 <_Bfree+0x40>)
 800c80e:	218f      	movs	r1, #143	; 0x8f
 800c810:	f000 fd6a 	bl	800d2e8 <__assert_func>
 800c814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c818:	6006      	str	r6, [r0, #0]
 800c81a:	60c6      	str	r6, [r0, #12]
 800c81c:	b13c      	cbz	r4, 800c82e <_Bfree+0x3a>
 800c81e:	69eb      	ldr	r3, [r5, #28]
 800c820:	6862      	ldr	r2, [r4, #4]
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c828:	6021      	str	r1, [r4, #0]
 800c82a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c82e:	bd70      	pop	{r4, r5, r6, pc}
 800c830:	0800da65 	.word	0x0800da65
 800c834:	0800dae5 	.word	0x0800dae5

0800c838 <__multadd>:
 800c838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c83c:	690d      	ldr	r5, [r1, #16]
 800c83e:	4607      	mov	r7, r0
 800c840:	460c      	mov	r4, r1
 800c842:	461e      	mov	r6, r3
 800c844:	f101 0c14 	add.w	ip, r1, #20
 800c848:	2000      	movs	r0, #0
 800c84a:	f8dc 3000 	ldr.w	r3, [ip]
 800c84e:	b299      	uxth	r1, r3
 800c850:	fb02 6101 	mla	r1, r2, r1, r6
 800c854:	0c1e      	lsrs	r6, r3, #16
 800c856:	0c0b      	lsrs	r3, r1, #16
 800c858:	fb02 3306 	mla	r3, r2, r6, r3
 800c85c:	b289      	uxth	r1, r1
 800c85e:	3001      	adds	r0, #1
 800c860:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c864:	4285      	cmp	r5, r0
 800c866:	f84c 1b04 	str.w	r1, [ip], #4
 800c86a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c86e:	dcec      	bgt.n	800c84a <__multadd+0x12>
 800c870:	b30e      	cbz	r6, 800c8b6 <__multadd+0x7e>
 800c872:	68a3      	ldr	r3, [r4, #8]
 800c874:	42ab      	cmp	r3, r5
 800c876:	dc19      	bgt.n	800c8ac <__multadd+0x74>
 800c878:	6861      	ldr	r1, [r4, #4]
 800c87a:	4638      	mov	r0, r7
 800c87c:	3101      	adds	r1, #1
 800c87e:	f7ff ff79 	bl	800c774 <_Balloc>
 800c882:	4680      	mov	r8, r0
 800c884:	b928      	cbnz	r0, 800c892 <__multadd+0x5a>
 800c886:	4602      	mov	r2, r0
 800c888:	4b0c      	ldr	r3, [pc, #48]	; (800c8bc <__multadd+0x84>)
 800c88a:	480d      	ldr	r0, [pc, #52]	; (800c8c0 <__multadd+0x88>)
 800c88c:	21ba      	movs	r1, #186	; 0xba
 800c88e:	f000 fd2b 	bl	800d2e8 <__assert_func>
 800c892:	6922      	ldr	r2, [r4, #16]
 800c894:	3202      	adds	r2, #2
 800c896:	f104 010c 	add.w	r1, r4, #12
 800c89a:	0092      	lsls	r2, r2, #2
 800c89c:	300c      	adds	r0, #12
 800c89e:	f000 fd15 	bl	800d2cc <memcpy>
 800c8a2:	4621      	mov	r1, r4
 800c8a4:	4638      	mov	r0, r7
 800c8a6:	f7ff ffa5 	bl	800c7f4 <_Bfree>
 800c8aa:	4644      	mov	r4, r8
 800c8ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c8b0:	3501      	adds	r5, #1
 800c8b2:	615e      	str	r6, [r3, #20]
 800c8b4:	6125      	str	r5, [r4, #16]
 800c8b6:	4620      	mov	r0, r4
 800c8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8bc:	0800dad4 	.word	0x0800dad4
 800c8c0:	0800dae5 	.word	0x0800dae5

0800c8c4 <__hi0bits>:
 800c8c4:	0c03      	lsrs	r3, r0, #16
 800c8c6:	041b      	lsls	r3, r3, #16
 800c8c8:	b9d3      	cbnz	r3, 800c900 <__hi0bits+0x3c>
 800c8ca:	0400      	lsls	r0, r0, #16
 800c8cc:	2310      	movs	r3, #16
 800c8ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c8d2:	bf04      	itt	eq
 800c8d4:	0200      	lsleq	r0, r0, #8
 800c8d6:	3308      	addeq	r3, #8
 800c8d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c8dc:	bf04      	itt	eq
 800c8de:	0100      	lsleq	r0, r0, #4
 800c8e0:	3304      	addeq	r3, #4
 800c8e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c8e6:	bf04      	itt	eq
 800c8e8:	0080      	lsleq	r0, r0, #2
 800c8ea:	3302      	addeq	r3, #2
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	db05      	blt.n	800c8fc <__hi0bits+0x38>
 800c8f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c8f4:	f103 0301 	add.w	r3, r3, #1
 800c8f8:	bf08      	it	eq
 800c8fa:	2320      	moveq	r3, #32
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	4770      	bx	lr
 800c900:	2300      	movs	r3, #0
 800c902:	e7e4      	b.n	800c8ce <__hi0bits+0xa>

0800c904 <__lo0bits>:
 800c904:	6803      	ldr	r3, [r0, #0]
 800c906:	f013 0207 	ands.w	r2, r3, #7
 800c90a:	d00c      	beq.n	800c926 <__lo0bits+0x22>
 800c90c:	07d9      	lsls	r1, r3, #31
 800c90e:	d422      	bmi.n	800c956 <__lo0bits+0x52>
 800c910:	079a      	lsls	r2, r3, #30
 800c912:	bf49      	itett	mi
 800c914:	085b      	lsrmi	r3, r3, #1
 800c916:	089b      	lsrpl	r3, r3, #2
 800c918:	6003      	strmi	r3, [r0, #0]
 800c91a:	2201      	movmi	r2, #1
 800c91c:	bf5c      	itt	pl
 800c91e:	6003      	strpl	r3, [r0, #0]
 800c920:	2202      	movpl	r2, #2
 800c922:	4610      	mov	r0, r2
 800c924:	4770      	bx	lr
 800c926:	b299      	uxth	r1, r3
 800c928:	b909      	cbnz	r1, 800c92e <__lo0bits+0x2a>
 800c92a:	0c1b      	lsrs	r3, r3, #16
 800c92c:	2210      	movs	r2, #16
 800c92e:	b2d9      	uxtb	r1, r3
 800c930:	b909      	cbnz	r1, 800c936 <__lo0bits+0x32>
 800c932:	3208      	adds	r2, #8
 800c934:	0a1b      	lsrs	r3, r3, #8
 800c936:	0719      	lsls	r1, r3, #28
 800c938:	bf04      	itt	eq
 800c93a:	091b      	lsreq	r3, r3, #4
 800c93c:	3204      	addeq	r2, #4
 800c93e:	0799      	lsls	r1, r3, #30
 800c940:	bf04      	itt	eq
 800c942:	089b      	lsreq	r3, r3, #2
 800c944:	3202      	addeq	r2, #2
 800c946:	07d9      	lsls	r1, r3, #31
 800c948:	d403      	bmi.n	800c952 <__lo0bits+0x4e>
 800c94a:	085b      	lsrs	r3, r3, #1
 800c94c:	f102 0201 	add.w	r2, r2, #1
 800c950:	d003      	beq.n	800c95a <__lo0bits+0x56>
 800c952:	6003      	str	r3, [r0, #0]
 800c954:	e7e5      	b.n	800c922 <__lo0bits+0x1e>
 800c956:	2200      	movs	r2, #0
 800c958:	e7e3      	b.n	800c922 <__lo0bits+0x1e>
 800c95a:	2220      	movs	r2, #32
 800c95c:	e7e1      	b.n	800c922 <__lo0bits+0x1e>
	...

0800c960 <__i2b>:
 800c960:	b510      	push	{r4, lr}
 800c962:	460c      	mov	r4, r1
 800c964:	2101      	movs	r1, #1
 800c966:	f7ff ff05 	bl	800c774 <_Balloc>
 800c96a:	4602      	mov	r2, r0
 800c96c:	b928      	cbnz	r0, 800c97a <__i2b+0x1a>
 800c96e:	4b05      	ldr	r3, [pc, #20]	; (800c984 <__i2b+0x24>)
 800c970:	4805      	ldr	r0, [pc, #20]	; (800c988 <__i2b+0x28>)
 800c972:	f240 1145 	movw	r1, #325	; 0x145
 800c976:	f000 fcb7 	bl	800d2e8 <__assert_func>
 800c97a:	2301      	movs	r3, #1
 800c97c:	6144      	str	r4, [r0, #20]
 800c97e:	6103      	str	r3, [r0, #16]
 800c980:	bd10      	pop	{r4, pc}
 800c982:	bf00      	nop
 800c984:	0800dad4 	.word	0x0800dad4
 800c988:	0800dae5 	.word	0x0800dae5

0800c98c <__multiply>:
 800c98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c990:	4691      	mov	r9, r2
 800c992:	690a      	ldr	r2, [r1, #16]
 800c994:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c998:	429a      	cmp	r2, r3
 800c99a:	bfb8      	it	lt
 800c99c:	460b      	movlt	r3, r1
 800c99e:	460c      	mov	r4, r1
 800c9a0:	bfbc      	itt	lt
 800c9a2:	464c      	movlt	r4, r9
 800c9a4:	4699      	movlt	r9, r3
 800c9a6:	6927      	ldr	r7, [r4, #16]
 800c9a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c9ac:	68a3      	ldr	r3, [r4, #8]
 800c9ae:	6861      	ldr	r1, [r4, #4]
 800c9b0:	eb07 060a 	add.w	r6, r7, sl
 800c9b4:	42b3      	cmp	r3, r6
 800c9b6:	b085      	sub	sp, #20
 800c9b8:	bfb8      	it	lt
 800c9ba:	3101      	addlt	r1, #1
 800c9bc:	f7ff feda 	bl	800c774 <_Balloc>
 800c9c0:	b930      	cbnz	r0, 800c9d0 <__multiply+0x44>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	4b44      	ldr	r3, [pc, #272]	; (800cad8 <__multiply+0x14c>)
 800c9c6:	4845      	ldr	r0, [pc, #276]	; (800cadc <__multiply+0x150>)
 800c9c8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c9cc:	f000 fc8c 	bl	800d2e8 <__assert_func>
 800c9d0:	f100 0514 	add.w	r5, r0, #20
 800c9d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c9d8:	462b      	mov	r3, r5
 800c9da:	2200      	movs	r2, #0
 800c9dc:	4543      	cmp	r3, r8
 800c9de:	d321      	bcc.n	800ca24 <__multiply+0x98>
 800c9e0:	f104 0314 	add.w	r3, r4, #20
 800c9e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c9e8:	f109 0314 	add.w	r3, r9, #20
 800c9ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c9f0:	9202      	str	r2, [sp, #8]
 800c9f2:	1b3a      	subs	r2, r7, r4
 800c9f4:	3a15      	subs	r2, #21
 800c9f6:	f022 0203 	bic.w	r2, r2, #3
 800c9fa:	3204      	adds	r2, #4
 800c9fc:	f104 0115 	add.w	r1, r4, #21
 800ca00:	428f      	cmp	r7, r1
 800ca02:	bf38      	it	cc
 800ca04:	2204      	movcc	r2, #4
 800ca06:	9201      	str	r2, [sp, #4]
 800ca08:	9a02      	ldr	r2, [sp, #8]
 800ca0a:	9303      	str	r3, [sp, #12]
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	d80c      	bhi.n	800ca2a <__multiply+0x9e>
 800ca10:	2e00      	cmp	r6, #0
 800ca12:	dd03      	ble.n	800ca1c <__multiply+0x90>
 800ca14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d05b      	beq.n	800cad4 <__multiply+0x148>
 800ca1c:	6106      	str	r6, [r0, #16]
 800ca1e:	b005      	add	sp, #20
 800ca20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca24:	f843 2b04 	str.w	r2, [r3], #4
 800ca28:	e7d8      	b.n	800c9dc <__multiply+0x50>
 800ca2a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ca2e:	f1ba 0f00 	cmp.w	sl, #0
 800ca32:	d024      	beq.n	800ca7e <__multiply+0xf2>
 800ca34:	f104 0e14 	add.w	lr, r4, #20
 800ca38:	46a9      	mov	r9, r5
 800ca3a:	f04f 0c00 	mov.w	ip, #0
 800ca3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ca42:	f8d9 1000 	ldr.w	r1, [r9]
 800ca46:	fa1f fb82 	uxth.w	fp, r2
 800ca4a:	b289      	uxth	r1, r1
 800ca4c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ca50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ca54:	f8d9 2000 	ldr.w	r2, [r9]
 800ca58:	4461      	add	r1, ip
 800ca5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca5e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ca62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ca66:	b289      	uxth	r1, r1
 800ca68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca6c:	4577      	cmp	r7, lr
 800ca6e:	f849 1b04 	str.w	r1, [r9], #4
 800ca72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca76:	d8e2      	bhi.n	800ca3e <__multiply+0xb2>
 800ca78:	9a01      	ldr	r2, [sp, #4]
 800ca7a:	f845 c002 	str.w	ip, [r5, r2]
 800ca7e:	9a03      	ldr	r2, [sp, #12]
 800ca80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ca84:	3304      	adds	r3, #4
 800ca86:	f1b9 0f00 	cmp.w	r9, #0
 800ca8a:	d021      	beq.n	800cad0 <__multiply+0x144>
 800ca8c:	6829      	ldr	r1, [r5, #0]
 800ca8e:	f104 0c14 	add.w	ip, r4, #20
 800ca92:	46ae      	mov	lr, r5
 800ca94:	f04f 0a00 	mov.w	sl, #0
 800ca98:	f8bc b000 	ldrh.w	fp, [ip]
 800ca9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800caa0:	fb09 220b 	mla	r2, r9, fp, r2
 800caa4:	4452      	add	r2, sl
 800caa6:	b289      	uxth	r1, r1
 800caa8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800caac:	f84e 1b04 	str.w	r1, [lr], #4
 800cab0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cab4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cab8:	f8be 1000 	ldrh.w	r1, [lr]
 800cabc:	fb09 110a 	mla	r1, r9, sl, r1
 800cac0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cac4:	4567      	cmp	r7, ip
 800cac6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800caca:	d8e5      	bhi.n	800ca98 <__multiply+0x10c>
 800cacc:	9a01      	ldr	r2, [sp, #4]
 800cace:	50a9      	str	r1, [r5, r2]
 800cad0:	3504      	adds	r5, #4
 800cad2:	e799      	b.n	800ca08 <__multiply+0x7c>
 800cad4:	3e01      	subs	r6, #1
 800cad6:	e79b      	b.n	800ca10 <__multiply+0x84>
 800cad8:	0800dad4 	.word	0x0800dad4
 800cadc:	0800dae5 	.word	0x0800dae5

0800cae0 <__pow5mult>:
 800cae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cae4:	4615      	mov	r5, r2
 800cae6:	f012 0203 	ands.w	r2, r2, #3
 800caea:	4606      	mov	r6, r0
 800caec:	460f      	mov	r7, r1
 800caee:	d007      	beq.n	800cb00 <__pow5mult+0x20>
 800caf0:	4c25      	ldr	r4, [pc, #148]	; (800cb88 <__pow5mult+0xa8>)
 800caf2:	3a01      	subs	r2, #1
 800caf4:	2300      	movs	r3, #0
 800caf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cafa:	f7ff fe9d 	bl	800c838 <__multadd>
 800cafe:	4607      	mov	r7, r0
 800cb00:	10ad      	asrs	r5, r5, #2
 800cb02:	d03d      	beq.n	800cb80 <__pow5mult+0xa0>
 800cb04:	69f4      	ldr	r4, [r6, #28]
 800cb06:	b97c      	cbnz	r4, 800cb28 <__pow5mult+0x48>
 800cb08:	2010      	movs	r0, #16
 800cb0a:	f7ff fd7f 	bl	800c60c <malloc>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	61f0      	str	r0, [r6, #28]
 800cb12:	b928      	cbnz	r0, 800cb20 <__pow5mult+0x40>
 800cb14:	4b1d      	ldr	r3, [pc, #116]	; (800cb8c <__pow5mult+0xac>)
 800cb16:	481e      	ldr	r0, [pc, #120]	; (800cb90 <__pow5mult+0xb0>)
 800cb18:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cb1c:	f000 fbe4 	bl	800d2e8 <__assert_func>
 800cb20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb24:	6004      	str	r4, [r0, #0]
 800cb26:	60c4      	str	r4, [r0, #12]
 800cb28:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cb2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb30:	b94c      	cbnz	r4, 800cb46 <__pow5mult+0x66>
 800cb32:	f240 2171 	movw	r1, #625	; 0x271
 800cb36:	4630      	mov	r0, r6
 800cb38:	f7ff ff12 	bl	800c960 <__i2b>
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb42:	4604      	mov	r4, r0
 800cb44:	6003      	str	r3, [r0, #0]
 800cb46:	f04f 0900 	mov.w	r9, #0
 800cb4a:	07eb      	lsls	r3, r5, #31
 800cb4c:	d50a      	bpl.n	800cb64 <__pow5mult+0x84>
 800cb4e:	4639      	mov	r1, r7
 800cb50:	4622      	mov	r2, r4
 800cb52:	4630      	mov	r0, r6
 800cb54:	f7ff ff1a 	bl	800c98c <__multiply>
 800cb58:	4639      	mov	r1, r7
 800cb5a:	4680      	mov	r8, r0
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f7ff fe49 	bl	800c7f4 <_Bfree>
 800cb62:	4647      	mov	r7, r8
 800cb64:	106d      	asrs	r5, r5, #1
 800cb66:	d00b      	beq.n	800cb80 <__pow5mult+0xa0>
 800cb68:	6820      	ldr	r0, [r4, #0]
 800cb6a:	b938      	cbnz	r0, 800cb7c <__pow5mult+0x9c>
 800cb6c:	4622      	mov	r2, r4
 800cb6e:	4621      	mov	r1, r4
 800cb70:	4630      	mov	r0, r6
 800cb72:	f7ff ff0b 	bl	800c98c <__multiply>
 800cb76:	6020      	str	r0, [r4, #0]
 800cb78:	f8c0 9000 	str.w	r9, [r0]
 800cb7c:	4604      	mov	r4, r0
 800cb7e:	e7e4      	b.n	800cb4a <__pow5mult+0x6a>
 800cb80:	4638      	mov	r0, r7
 800cb82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb86:	bf00      	nop
 800cb88:	0800dc30 	.word	0x0800dc30
 800cb8c:	0800da65 	.word	0x0800da65
 800cb90:	0800dae5 	.word	0x0800dae5

0800cb94 <__lshift>:
 800cb94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb98:	460c      	mov	r4, r1
 800cb9a:	6849      	ldr	r1, [r1, #4]
 800cb9c:	6923      	ldr	r3, [r4, #16]
 800cb9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cba2:	68a3      	ldr	r3, [r4, #8]
 800cba4:	4607      	mov	r7, r0
 800cba6:	4691      	mov	r9, r2
 800cba8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbac:	f108 0601 	add.w	r6, r8, #1
 800cbb0:	42b3      	cmp	r3, r6
 800cbb2:	db0b      	blt.n	800cbcc <__lshift+0x38>
 800cbb4:	4638      	mov	r0, r7
 800cbb6:	f7ff fddd 	bl	800c774 <_Balloc>
 800cbba:	4605      	mov	r5, r0
 800cbbc:	b948      	cbnz	r0, 800cbd2 <__lshift+0x3e>
 800cbbe:	4602      	mov	r2, r0
 800cbc0:	4b28      	ldr	r3, [pc, #160]	; (800cc64 <__lshift+0xd0>)
 800cbc2:	4829      	ldr	r0, [pc, #164]	; (800cc68 <__lshift+0xd4>)
 800cbc4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cbc8:	f000 fb8e 	bl	800d2e8 <__assert_func>
 800cbcc:	3101      	adds	r1, #1
 800cbce:	005b      	lsls	r3, r3, #1
 800cbd0:	e7ee      	b.n	800cbb0 <__lshift+0x1c>
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	f100 0114 	add.w	r1, r0, #20
 800cbd8:	f100 0210 	add.w	r2, r0, #16
 800cbdc:	4618      	mov	r0, r3
 800cbde:	4553      	cmp	r3, sl
 800cbe0:	db33      	blt.n	800cc4a <__lshift+0xb6>
 800cbe2:	6920      	ldr	r0, [r4, #16]
 800cbe4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cbe8:	f104 0314 	add.w	r3, r4, #20
 800cbec:	f019 091f 	ands.w	r9, r9, #31
 800cbf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cbf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cbf8:	d02b      	beq.n	800cc52 <__lshift+0xbe>
 800cbfa:	f1c9 0e20 	rsb	lr, r9, #32
 800cbfe:	468a      	mov	sl, r1
 800cc00:	2200      	movs	r2, #0
 800cc02:	6818      	ldr	r0, [r3, #0]
 800cc04:	fa00 f009 	lsl.w	r0, r0, r9
 800cc08:	4310      	orrs	r0, r2
 800cc0a:	f84a 0b04 	str.w	r0, [sl], #4
 800cc0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc12:	459c      	cmp	ip, r3
 800cc14:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc18:	d8f3      	bhi.n	800cc02 <__lshift+0x6e>
 800cc1a:	ebac 0304 	sub.w	r3, ip, r4
 800cc1e:	3b15      	subs	r3, #21
 800cc20:	f023 0303 	bic.w	r3, r3, #3
 800cc24:	3304      	adds	r3, #4
 800cc26:	f104 0015 	add.w	r0, r4, #21
 800cc2a:	4584      	cmp	ip, r0
 800cc2c:	bf38      	it	cc
 800cc2e:	2304      	movcc	r3, #4
 800cc30:	50ca      	str	r2, [r1, r3]
 800cc32:	b10a      	cbz	r2, 800cc38 <__lshift+0xa4>
 800cc34:	f108 0602 	add.w	r6, r8, #2
 800cc38:	3e01      	subs	r6, #1
 800cc3a:	4638      	mov	r0, r7
 800cc3c:	612e      	str	r6, [r5, #16]
 800cc3e:	4621      	mov	r1, r4
 800cc40:	f7ff fdd8 	bl	800c7f4 <_Bfree>
 800cc44:	4628      	mov	r0, r5
 800cc46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc4a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc4e:	3301      	adds	r3, #1
 800cc50:	e7c5      	b.n	800cbde <__lshift+0x4a>
 800cc52:	3904      	subs	r1, #4
 800cc54:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc58:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc5c:	459c      	cmp	ip, r3
 800cc5e:	d8f9      	bhi.n	800cc54 <__lshift+0xc0>
 800cc60:	e7ea      	b.n	800cc38 <__lshift+0xa4>
 800cc62:	bf00      	nop
 800cc64:	0800dad4 	.word	0x0800dad4
 800cc68:	0800dae5 	.word	0x0800dae5

0800cc6c <__mcmp>:
 800cc6c:	b530      	push	{r4, r5, lr}
 800cc6e:	6902      	ldr	r2, [r0, #16]
 800cc70:	690c      	ldr	r4, [r1, #16]
 800cc72:	1b12      	subs	r2, r2, r4
 800cc74:	d10e      	bne.n	800cc94 <__mcmp+0x28>
 800cc76:	f100 0314 	add.w	r3, r0, #20
 800cc7a:	3114      	adds	r1, #20
 800cc7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cc80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cc84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cc88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cc8c:	42a5      	cmp	r5, r4
 800cc8e:	d003      	beq.n	800cc98 <__mcmp+0x2c>
 800cc90:	d305      	bcc.n	800cc9e <__mcmp+0x32>
 800cc92:	2201      	movs	r2, #1
 800cc94:	4610      	mov	r0, r2
 800cc96:	bd30      	pop	{r4, r5, pc}
 800cc98:	4283      	cmp	r3, r0
 800cc9a:	d3f3      	bcc.n	800cc84 <__mcmp+0x18>
 800cc9c:	e7fa      	b.n	800cc94 <__mcmp+0x28>
 800cc9e:	f04f 32ff 	mov.w	r2, #4294967295
 800cca2:	e7f7      	b.n	800cc94 <__mcmp+0x28>

0800cca4 <__mdiff>:
 800cca4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cca8:	460c      	mov	r4, r1
 800ccaa:	4606      	mov	r6, r0
 800ccac:	4611      	mov	r1, r2
 800ccae:	4620      	mov	r0, r4
 800ccb0:	4690      	mov	r8, r2
 800ccb2:	f7ff ffdb 	bl	800cc6c <__mcmp>
 800ccb6:	1e05      	subs	r5, r0, #0
 800ccb8:	d110      	bne.n	800ccdc <__mdiff+0x38>
 800ccba:	4629      	mov	r1, r5
 800ccbc:	4630      	mov	r0, r6
 800ccbe:	f7ff fd59 	bl	800c774 <_Balloc>
 800ccc2:	b930      	cbnz	r0, 800ccd2 <__mdiff+0x2e>
 800ccc4:	4b3a      	ldr	r3, [pc, #232]	; (800cdb0 <__mdiff+0x10c>)
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	f240 2137 	movw	r1, #567	; 0x237
 800cccc:	4839      	ldr	r0, [pc, #228]	; (800cdb4 <__mdiff+0x110>)
 800ccce:	f000 fb0b 	bl	800d2e8 <__assert_func>
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ccd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccdc:	bfa4      	itt	ge
 800ccde:	4643      	movge	r3, r8
 800cce0:	46a0      	movge	r8, r4
 800cce2:	4630      	mov	r0, r6
 800cce4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cce8:	bfa6      	itte	ge
 800ccea:	461c      	movge	r4, r3
 800ccec:	2500      	movge	r5, #0
 800ccee:	2501      	movlt	r5, #1
 800ccf0:	f7ff fd40 	bl	800c774 <_Balloc>
 800ccf4:	b920      	cbnz	r0, 800cd00 <__mdiff+0x5c>
 800ccf6:	4b2e      	ldr	r3, [pc, #184]	; (800cdb0 <__mdiff+0x10c>)
 800ccf8:	4602      	mov	r2, r0
 800ccfa:	f240 2145 	movw	r1, #581	; 0x245
 800ccfe:	e7e5      	b.n	800cccc <__mdiff+0x28>
 800cd00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cd04:	6926      	ldr	r6, [r4, #16]
 800cd06:	60c5      	str	r5, [r0, #12]
 800cd08:	f104 0914 	add.w	r9, r4, #20
 800cd0c:	f108 0514 	add.w	r5, r8, #20
 800cd10:	f100 0e14 	add.w	lr, r0, #20
 800cd14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cd18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cd1c:	f108 0210 	add.w	r2, r8, #16
 800cd20:	46f2      	mov	sl, lr
 800cd22:	2100      	movs	r1, #0
 800cd24:	f859 3b04 	ldr.w	r3, [r9], #4
 800cd28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cd2c:	fa11 f88b 	uxtah	r8, r1, fp
 800cd30:	b299      	uxth	r1, r3
 800cd32:	0c1b      	lsrs	r3, r3, #16
 800cd34:	eba8 0801 	sub.w	r8, r8, r1
 800cd38:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cd3c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cd40:	fa1f f888 	uxth.w	r8, r8
 800cd44:	1419      	asrs	r1, r3, #16
 800cd46:	454e      	cmp	r6, r9
 800cd48:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cd4c:	f84a 3b04 	str.w	r3, [sl], #4
 800cd50:	d8e8      	bhi.n	800cd24 <__mdiff+0x80>
 800cd52:	1b33      	subs	r3, r6, r4
 800cd54:	3b15      	subs	r3, #21
 800cd56:	f023 0303 	bic.w	r3, r3, #3
 800cd5a:	3304      	adds	r3, #4
 800cd5c:	3415      	adds	r4, #21
 800cd5e:	42a6      	cmp	r6, r4
 800cd60:	bf38      	it	cc
 800cd62:	2304      	movcc	r3, #4
 800cd64:	441d      	add	r5, r3
 800cd66:	4473      	add	r3, lr
 800cd68:	469e      	mov	lr, r3
 800cd6a:	462e      	mov	r6, r5
 800cd6c:	4566      	cmp	r6, ip
 800cd6e:	d30e      	bcc.n	800cd8e <__mdiff+0xea>
 800cd70:	f10c 0203 	add.w	r2, ip, #3
 800cd74:	1b52      	subs	r2, r2, r5
 800cd76:	f022 0203 	bic.w	r2, r2, #3
 800cd7a:	3d03      	subs	r5, #3
 800cd7c:	45ac      	cmp	ip, r5
 800cd7e:	bf38      	it	cc
 800cd80:	2200      	movcc	r2, #0
 800cd82:	4413      	add	r3, r2
 800cd84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cd88:	b17a      	cbz	r2, 800cdaa <__mdiff+0x106>
 800cd8a:	6107      	str	r7, [r0, #16]
 800cd8c:	e7a4      	b.n	800ccd8 <__mdiff+0x34>
 800cd8e:	f856 8b04 	ldr.w	r8, [r6], #4
 800cd92:	fa11 f288 	uxtah	r2, r1, r8
 800cd96:	1414      	asrs	r4, r2, #16
 800cd98:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cd9c:	b292      	uxth	r2, r2
 800cd9e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cda2:	f84e 2b04 	str.w	r2, [lr], #4
 800cda6:	1421      	asrs	r1, r4, #16
 800cda8:	e7e0      	b.n	800cd6c <__mdiff+0xc8>
 800cdaa:	3f01      	subs	r7, #1
 800cdac:	e7ea      	b.n	800cd84 <__mdiff+0xe0>
 800cdae:	bf00      	nop
 800cdb0:	0800dad4 	.word	0x0800dad4
 800cdb4:	0800dae5 	.word	0x0800dae5

0800cdb8 <__d2b>:
 800cdb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdbc:	460f      	mov	r7, r1
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	ec59 8b10 	vmov	r8, r9, d0
 800cdc4:	4616      	mov	r6, r2
 800cdc6:	f7ff fcd5 	bl	800c774 <_Balloc>
 800cdca:	4604      	mov	r4, r0
 800cdcc:	b930      	cbnz	r0, 800cddc <__d2b+0x24>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	4b24      	ldr	r3, [pc, #144]	; (800ce64 <__d2b+0xac>)
 800cdd2:	4825      	ldr	r0, [pc, #148]	; (800ce68 <__d2b+0xb0>)
 800cdd4:	f240 310f 	movw	r1, #783	; 0x30f
 800cdd8:	f000 fa86 	bl	800d2e8 <__assert_func>
 800cddc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cde0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cde4:	bb2d      	cbnz	r5, 800ce32 <__d2b+0x7a>
 800cde6:	9301      	str	r3, [sp, #4]
 800cde8:	f1b8 0300 	subs.w	r3, r8, #0
 800cdec:	d026      	beq.n	800ce3c <__d2b+0x84>
 800cdee:	4668      	mov	r0, sp
 800cdf0:	9300      	str	r3, [sp, #0]
 800cdf2:	f7ff fd87 	bl	800c904 <__lo0bits>
 800cdf6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdfa:	b1e8      	cbz	r0, 800ce38 <__d2b+0x80>
 800cdfc:	f1c0 0320 	rsb	r3, r0, #32
 800ce00:	fa02 f303 	lsl.w	r3, r2, r3
 800ce04:	430b      	orrs	r3, r1
 800ce06:	40c2      	lsrs	r2, r0
 800ce08:	6163      	str	r3, [r4, #20]
 800ce0a:	9201      	str	r2, [sp, #4]
 800ce0c:	9b01      	ldr	r3, [sp, #4]
 800ce0e:	61a3      	str	r3, [r4, #24]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	bf14      	ite	ne
 800ce14:	2202      	movne	r2, #2
 800ce16:	2201      	moveq	r2, #1
 800ce18:	6122      	str	r2, [r4, #16]
 800ce1a:	b1bd      	cbz	r5, 800ce4c <__d2b+0x94>
 800ce1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce20:	4405      	add	r5, r0
 800ce22:	603d      	str	r5, [r7, #0]
 800ce24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce28:	6030      	str	r0, [r6, #0]
 800ce2a:	4620      	mov	r0, r4
 800ce2c:	b003      	add	sp, #12
 800ce2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce36:	e7d6      	b.n	800cde6 <__d2b+0x2e>
 800ce38:	6161      	str	r1, [r4, #20]
 800ce3a:	e7e7      	b.n	800ce0c <__d2b+0x54>
 800ce3c:	a801      	add	r0, sp, #4
 800ce3e:	f7ff fd61 	bl	800c904 <__lo0bits>
 800ce42:	9b01      	ldr	r3, [sp, #4]
 800ce44:	6163      	str	r3, [r4, #20]
 800ce46:	3020      	adds	r0, #32
 800ce48:	2201      	movs	r2, #1
 800ce4a:	e7e5      	b.n	800ce18 <__d2b+0x60>
 800ce4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce54:	6038      	str	r0, [r7, #0]
 800ce56:	6918      	ldr	r0, [r3, #16]
 800ce58:	f7ff fd34 	bl	800c8c4 <__hi0bits>
 800ce5c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce60:	e7e2      	b.n	800ce28 <__d2b+0x70>
 800ce62:	bf00      	nop
 800ce64:	0800dad4 	.word	0x0800dad4
 800ce68:	0800dae5 	.word	0x0800dae5

0800ce6c <__ssputs_r>:
 800ce6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce70:	688e      	ldr	r6, [r1, #8]
 800ce72:	461f      	mov	r7, r3
 800ce74:	42be      	cmp	r6, r7
 800ce76:	680b      	ldr	r3, [r1, #0]
 800ce78:	4682      	mov	sl, r0
 800ce7a:	460c      	mov	r4, r1
 800ce7c:	4690      	mov	r8, r2
 800ce7e:	d82c      	bhi.n	800ceda <__ssputs_r+0x6e>
 800ce80:	898a      	ldrh	r2, [r1, #12]
 800ce82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ce86:	d026      	beq.n	800ced6 <__ssputs_r+0x6a>
 800ce88:	6965      	ldr	r5, [r4, #20]
 800ce8a:	6909      	ldr	r1, [r1, #16]
 800ce8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce90:	eba3 0901 	sub.w	r9, r3, r1
 800ce94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ce98:	1c7b      	adds	r3, r7, #1
 800ce9a:	444b      	add	r3, r9
 800ce9c:	106d      	asrs	r5, r5, #1
 800ce9e:	429d      	cmp	r5, r3
 800cea0:	bf38      	it	cc
 800cea2:	461d      	movcc	r5, r3
 800cea4:	0553      	lsls	r3, r2, #21
 800cea6:	d527      	bpl.n	800cef8 <__ssputs_r+0x8c>
 800cea8:	4629      	mov	r1, r5
 800ceaa:	f7ff fbd7 	bl	800c65c <_malloc_r>
 800ceae:	4606      	mov	r6, r0
 800ceb0:	b360      	cbz	r0, 800cf0c <__ssputs_r+0xa0>
 800ceb2:	6921      	ldr	r1, [r4, #16]
 800ceb4:	464a      	mov	r2, r9
 800ceb6:	f000 fa09 	bl	800d2cc <memcpy>
 800ceba:	89a3      	ldrh	r3, [r4, #12]
 800cebc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cec4:	81a3      	strh	r3, [r4, #12]
 800cec6:	6126      	str	r6, [r4, #16]
 800cec8:	6165      	str	r5, [r4, #20]
 800ceca:	444e      	add	r6, r9
 800cecc:	eba5 0509 	sub.w	r5, r5, r9
 800ced0:	6026      	str	r6, [r4, #0]
 800ced2:	60a5      	str	r5, [r4, #8]
 800ced4:	463e      	mov	r6, r7
 800ced6:	42be      	cmp	r6, r7
 800ced8:	d900      	bls.n	800cedc <__ssputs_r+0x70>
 800ceda:	463e      	mov	r6, r7
 800cedc:	6820      	ldr	r0, [r4, #0]
 800cede:	4632      	mov	r2, r6
 800cee0:	4641      	mov	r1, r8
 800cee2:	f000 f9c9 	bl	800d278 <memmove>
 800cee6:	68a3      	ldr	r3, [r4, #8]
 800cee8:	1b9b      	subs	r3, r3, r6
 800ceea:	60a3      	str	r3, [r4, #8]
 800ceec:	6823      	ldr	r3, [r4, #0]
 800ceee:	4433      	add	r3, r6
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	2000      	movs	r0, #0
 800cef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cef8:	462a      	mov	r2, r5
 800cefa:	f000 fa3b 	bl	800d374 <_realloc_r>
 800cefe:	4606      	mov	r6, r0
 800cf00:	2800      	cmp	r0, #0
 800cf02:	d1e0      	bne.n	800cec6 <__ssputs_r+0x5a>
 800cf04:	6921      	ldr	r1, [r4, #16]
 800cf06:	4650      	mov	r0, sl
 800cf08:	f7ff fb34 	bl	800c574 <_free_r>
 800cf0c:	230c      	movs	r3, #12
 800cf0e:	f8ca 3000 	str.w	r3, [sl]
 800cf12:	89a3      	ldrh	r3, [r4, #12]
 800cf14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf18:	81a3      	strh	r3, [r4, #12]
 800cf1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1e:	e7e9      	b.n	800cef4 <__ssputs_r+0x88>

0800cf20 <_svfiprintf_r>:
 800cf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf24:	4698      	mov	r8, r3
 800cf26:	898b      	ldrh	r3, [r1, #12]
 800cf28:	061b      	lsls	r3, r3, #24
 800cf2a:	b09d      	sub	sp, #116	; 0x74
 800cf2c:	4607      	mov	r7, r0
 800cf2e:	460d      	mov	r5, r1
 800cf30:	4614      	mov	r4, r2
 800cf32:	d50e      	bpl.n	800cf52 <_svfiprintf_r+0x32>
 800cf34:	690b      	ldr	r3, [r1, #16]
 800cf36:	b963      	cbnz	r3, 800cf52 <_svfiprintf_r+0x32>
 800cf38:	2140      	movs	r1, #64	; 0x40
 800cf3a:	f7ff fb8f 	bl	800c65c <_malloc_r>
 800cf3e:	6028      	str	r0, [r5, #0]
 800cf40:	6128      	str	r0, [r5, #16]
 800cf42:	b920      	cbnz	r0, 800cf4e <_svfiprintf_r+0x2e>
 800cf44:	230c      	movs	r3, #12
 800cf46:	603b      	str	r3, [r7, #0]
 800cf48:	f04f 30ff 	mov.w	r0, #4294967295
 800cf4c:	e0d0      	b.n	800d0f0 <_svfiprintf_r+0x1d0>
 800cf4e:	2340      	movs	r3, #64	; 0x40
 800cf50:	616b      	str	r3, [r5, #20]
 800cf52:	2300      	movs	r3, #0
 800cf54:	9309      	str	r3, [sp, #36]	; 0x24
 800cf56:	2320      	movs	r3, #32
 800cf58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf60:	2330      	movs	r3, #48	; 0x30
 800cf62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d108 <_svfiprintf_r+0x1e8>
 800cf66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf6a:	f04f 0901 	mov.w	r9, #1
 800cf6e:	4623      	mov	r3, r4
 800cf70:	469a      	mov	sl, r3
 800cf72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf76:	b10a      	cbz	r2, 800cf7c <_svfiprintf_r+0x5c>
 800cf78:	2a25      	cmp	r2, #37	; 0x25
 800cf7a:	d1f9      	bne.n	800cf70 <_svfiprintf_r+0x50>
 800cf7c:	ebba 0b04 	subs.w	fp, sl, r4
 800cf80:	d00b      	beq.n	800cf9a <_svfiprintf_r+0x7a>
 800cf82:	465b      	mov	r3, fp
 800cf84:	4622      	mov	r2, r4
 800cf86:	4629      	mov	r1, r5
 800cf88:	4638      	mov	r0, r7
 800cf8a:	f7ff ff6f 	bl	800ce6c <__ssputs_r>
 800cf8e:	3001      	adds	r0, #1
 800cf90:	f000 80a9 	beq.w	800d0e6 <_svfiprintf_r+0x1c6>
 800cf94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf96:	445a      	add	r2, fp
 800cf98:	9209      	str	r2, [sp, #36]	; 0x24
 800cf9a:	f89a 3000 	ldrb.w	r3, [sl]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	f000 80a1 	beq.w	800d0e6 <_svfiprintf_r+0x1c6>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	f04f 32ff 	mov.w	r2, #4294967295
 800cfaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfae:	f10a 0a01 	add.w	sl, sl, #1
 800cfb2:	9304      	str	r3, [sp, #16]
 800cfb4:	9307      	str	r3, [sp, #28]
 800cfb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfba:	931a      	str	r3, [sp, #104]	; 0x68
 800cfbc:	4654      	mov	r4, sl
 800cfbe:	2205      	movs	r2, #5
 800cfc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfc4:	4850      	ldr	r0, [pc, #320]	; (800d108 <_svfiprintf_r+0x1e8>)
 800cfc6:	f7f3 f903 	bl	80001d0 <memchr>
 800cfca:	9a04      	ldr	r2, [sp, #16]
 800cfcc:	b9d8      	cbnz	r0, 800d006 <_svfiprintf_r+0xe6>
 800cfce:	06d0      	lsls	r0, r2, #27
 800cfd0:	bf44      	itt	mi
 800cfd2:	2320      	movmi	r3, #32
 800cfd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfd8:	0711      	lsls	r1, r2, #28
 800cfda:	bf44      	itt	mi
 800cfdc:	232b      	movmi	r3, #43	; 0x2b
 800cfde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfe2:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe6:	2b2a      	cmp	r3, #42	; 0x2a
 800cfe8:	d015      	beq.n	800d016 <_svfiprintf_r+0xf6>
 800cfea:	9a07      	ldr	r2, [sp, #28]
 800cfec:	4654      	mov	r4, sl
 800cfee:	2000      	movs	r0, #0
 800cff0:	f04f 0c0a 	mov.w	ip, #10
 800cff4:	4621      	mov	r1, r4
 800cff6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cffa:	3b30      	subs	r3, #48	; 0x30
 800cffc:	2b09      	cmp	r3, #9
 800cffe:	d94d      	bls.n	800d09c <_svfiprintf_r+0x17c>
 800d000:	b1b0      	cbz	r0, 800d030 <_svfiprintf_r+0x110>
 800d002:	9207      	str	r2, [sp, #28]
 800d004:	e014      	b.n	800d030 <_svfiprintf_r+0x110>
 800d006:	eba0 0308 	sub.w	r3, r0, r8
 800d00a:	fa09 f303 	lsl.w	r3, r9, r3
 800d00e:	4313      	orrs	r3, r2
 800d010:	9304      	str	r3, [sp, #16]
 800d012:	46a2      	mov	sl, r4
 800d014:	e7d2      	b.n	800cfbc <_svfiprintf_r+0x9c>
 800d016:	9b03      	ldr	r3, [sp, #12]
 800d018:	1d19      	adds	r1, r3, #4
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	9103      	str	r1, [sp, #12]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	bfbb      	ittet	lt
 800d022:	425b      	neglt	r3, r3
 800d024:	f042 0202 	orrlt.w	r2, r2, #2
 800d028:	9307      	strge	r3, [sp, #28]
 800d02a:	9307      	strlt	r3, [sp, #28]
 800d02c:	bfb8      	it	lt
 800d02e:	9204      	strlt	r2, [sp, #16]
 800d030:	7823      	ldrb	r3, [r4, #0]
 800d032:	2b2e      	cmp	r3, #46	; 0x2e
 800d034:	d10c      	bne.n	800d050 <_svfiprintf_r+0x130>
 800d036:	7863      	ldrb	r3, [r4, #1]
 800d038:	2b2a      	cmp	r3, #42	; 0x2a
 800d03a:	d134      	bne.n	800d0a6 <_svfiprintf_r+0x186>
 800d03c:	9b03      	ldr	r3, [sp, #12]
 800d03e:	1d1a      	adds	r2, r3, #4
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	9203      	str	r2, [sp, #12]
 800d044:	2b00      	cmp	r3, #0
 800d046:	bfb8      	it	lt
 800d048:	f04f 33ff 	movlt.w	r3, #4294967295
 800d04c:	3402      	adds	r4, #2
 800d04e:	9305      	str	r3, [sp, #20]
 800d050:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d118 <_svfiprintf_r+0x1f8>
 800d054:	7821      	ldrb	r1, [r4, #0]
 800d056:	2203      	movs	r2, #3
 800d058:	4650      	mov	r0, sl
 800d05a:	f7f3 f8b9 	bl	80001d0 <memchr>
 800d05e:	b138      	cbz	r0, 800d070 <_svfiprintf_r+0x150>
 800d060:	9b04      	ldr	r3, [sp, #16]
 800d062:	eba0 000a 	sub.w	r0, r0, sl
 800d066:	2240      	movs	r2, #64	; 0x40
 800d068:	4082      	lsls	r2, r0
 800d06a:	4313      	orrs	r3, r2
 800d06c:	3401      	adds	r4, #1
 800d06e:	9304      	str	r3, [sp, #16]
 800d070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d074:	4825      	ldr	r0, [pc, #148]	; (800d10c <_svfiprintf_r+0x1ec>)
 800d076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d07a:	2206      	movs	r2, #6
 800d07c:	f7f3 f8a8 	bl	80001d0 <memchr>
 800d080:	2800      	cmp	r0, #0
 800d082:	d038      	beq.n	800d0f6 <_svfiprintf_r+0x1d6>
 800d084:	4b22      	ldr	r3, [pc, #136]	; (800d110 <_svfiprintf_r+0x1f0>)
 800d086:	bb1b      	cbnz	r3, 800d0d0 <_svfiprintf_r+0x1b0>
 800d088:	9b03      	ldr	r3, [sp, #12]
 800d08a:	3307      	adds	r3, #7
 800d08c:	f023 0307 	bic.w	r3, r3, #7
 800d090:	3308      	adds	r3, #8
 800d092:	9303      	str	r3, [sp, #12]
 800d094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d096:	4433      	add	r3, r6
 800d098:	9309      	str	r3, [sp, #36]	; 0x24
 800d09a:	e768      	b.n	800cf6e <_svfiprintf_r+0x4e>
 800d09c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0a0:	460c      	mov	r4, r1
 800d0a2:	2001      	movs	r0, #1
 800d0a4:	e7a6      	b.n	800cff4 <_svfiprintf_r+0xd4>
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	3401      	adds	r4, #1
 800d0aa:	9305      	str	r3, [sp, #20]
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	f04f 0c0a 	mov.w	ip, #10
 800d0b2:	4620      	mov	r0, r4
 800d0b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0b8:	3a30      	subs	r2, #48	; 0x30
 800d0ba:	2a09      	cmp	r2, #9
 800d0bc:	d903      	bls.n	800d0c6 <_svfiprintf_r+0x1a6>
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d0c6      	beq.n	800d050 <_svfiprintf_r+0x130>
 800d0c2:	9105      	str	r1, [sp, #20]
 800d0c4:	e7c4      	b.n	800d050 <_svfiprintf_r+0x130>
 800d0c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e7f0      	b.n	800d0b2 <_svfiprintf_r+0x192>
 800d0d0:	ab03      	add	r3, sp, #12
 800d0d2:	9300      	str	r3, [sp, #0]
 800d0d4:	462a      	mov	r2, r5
 800d0d6:	4b0f      	ldr	r3, [pc, #60]	; (800d114 <_svfiprintf_r+0x1f4>)
 800d0d8:	a904      	add	r1, sp, #16
 800d0da:	4638      	mov	r0, r7
 800d0dc:	f7fd fe62 	bl	800ada4 <_printf_float>
 800d0e0:	1c42      	adds	r2, r0, #1
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	d1d6      	bne.n	800d094 <_svfiprintf_r+0x174>
 800d0e6:	89ab      	ldrh	r3, [r5, #12]
 800d0e8:	065b      	lsls	r3, r3, #25
 800d0ea:	f53f af2d 	bmi.w	800cf48 <_svfiprintf_r+0x28>
 800d0ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d0f0:	b01d      	add	sp, #116	; 0x74
 800d0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f6:	ab03      	add	r3, sp, #12
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	462a      	mov	r2, r5
 800d0fc:	4b05      	ldr	r3, [pc, #20]	; (800d114 <_svfiprintf_r+0x1f4>)
 800d0fe:	a904      	add	r1, sp, #16
 800d100:	4638      	mov	r0, r7
 800d102:	f7fe f8f3 	bl	800b2ec <_printf_i>
 800d106:	e7eb      	b.n	800d0e0 <_svfiprintf_r+0x1c0>
 800d108:	0800dc3c 	.word	0x0800dc3c
 800d10c:	0800dc46 	.word	0x0800dc46
 800d110:	0800ada5 	.word	0x0800ada5
 800d114:	0800ce6d 	.word	0x0800ce6d
 800d118:	0800dc42 	.word	0x0800dc42

0800d11c <__sflush_r>:
 800d11c:	898a      	ldrh	r2, [r1, #12]
 800d11e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d122:	4605      	mov	r5, r0
 800d124:	0710      	lsls	r0, r2, #28
 800d126:	460c      	mov	r4, r1
 800d128:	d458      	bmi.n	800d1dc <__sflush_r+0xc0>
 800d12a:	684b      	ldr	r3, [r1, #4]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	dc05      	bgt.n	800d13c <__sflush_r+0x20>
 800d130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d132:	2b00      	cmp	r3, #0
 800d134:	dc02      	bgt.n	800d13c <__sflush_r+0x20>
 800d136:	2000      	movs	r0, #0
 800d138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d13c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d13e:	2e00      	cmp	r6, #0
 800d140:	d0f9      	beq.n	800d136 <__sflush_r+0x1a>
 800d142:	2300      	movs	r3, #0
 800d144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d148:	682f      	ldr	r7, [r5, #0]
 800d14a:	6a21      	ldr	r1, [r4, #32]
 800d14c:	602b      	str	r3, [r5, #0]
 800d14e:	d032      	beq.n	800d1b6 <__sflush_r+0x9a>
 800d150:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d152:	89a3      	ldrh	r3, [r4, #12]
 800d154:	075a      	lsls	r2, r3, #29
 800d156:	d505      	bpl.n	800d164 <__sflush_r+0x48>
 800d158:	6863      	ldr	r3, [r4, #4]
 800d15a:	1ac0      	subs	r0, r0, r3
 800d15c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d15e:	b10b      	cbz	r3, 800d164 <__sflush_r+0x48>
 800d160:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d162:	1ac0      	subs	r0, r0, r3
 800d164:	2300      	movs	r3, #0
 800d166:	4602      	mov	r2, r0
 800d168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d16a:	6a21      	ldr	r1, [r4, #32]
 800d16c:	4628      	mov	r0, r5
 800d16e:	47b0      	blx	r6
 800d170:	1c43      	adds	r3, r0, #1
 800d172:	89a3      	ldrh	r3, [r4, #12]
 800d174:	d106      	bne.n	800d184 <__sflush_r+0x68>
 800d176:	6829      	ldr	r1, [r5, #0]
 800d178:	291d      	cmp	r1, #29
 800d17a:	d82b      	bhi.n	800d1d4 <__sflush_r+0xb8>
 800d17c:	4a29      	ldr	r2, [pc, #164]	; (800d224 <__sflush_r+0x108>)
 800d17e:	410a      	asrs	r2, r1
 800d180:	07d6      	lsls	r6, r2, #31
 800d182:	d427      	bmi.n	800d1d4 <__sflush_r+0xb8>
 800d184:	2200      	movs	r2, #0
 800d186:	6062      	str	r2, [r4, #4]
 800d188:	04d9      	lsls	r1, r3, #19
 800d18a:	6922      	ldr	r2, [r4, #16]
 800d18c:	6022      	str	r2, [r4, #0]
 800d18e:	d504      	bpl.n	800d19a <__sflush_r+0x7e>
 800d190:	1c42      	adds	r2, r0, #1
 800d192:	d101      	bne.n	800d198 <__sflush_r+0x7c>
 800d194:	682b      	ldr	r3, [r5, #0]
 800d196:	b903      	cbnz	r3, 800d19a <__sflush_r+0x7e>
 800d198:	6560      	str	r0, [r4, #84]	; 0x54
 800d19a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d19c:	602f      	str	r7, [r5, #0]
 800d19e:	2900      	cmp	r1, #0
 800d1a0:	d0c9      	beq.n	800d136 <__sflush_r+0x1a>
 800d1a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1a6:	4299      	cmp	r1, r3
 800d1a8:	d002      	beq.n	800d1b0 <__sflush_r+0x94>
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	f7ff f9e2 	bl	800c574 <_free_r>
 800d1b0:	2000      	movs	r0, #0
 800d1b2:	6360      	str	r0, [r4, #52]	; 0x34
 800d1b4:	e7c0      	b.n	800d138 <__sflush_r+0x1c>
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	47b0      	blx	r6
 800d1bc:	1c41      	adds	r1, r0, #1
 800d1be:	d1c8      	bne.n	800d152 <__sflush_r+0x36>
 800d1c0:	682b      	ldr	r3, [r5, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d0c5      	beq.n	800d152 <__sflush_r+0x36>
 800d1c6:	2b1d      	cmp	r3, #29
 800d1c8:	d001      	beq.n	800d1ce <__sflush_r+0xb2>
 800d1ca:	2b16      	cmp	r3, #22
 800d1cc:	d101      	bne.n	800d1d2 <__sflush_r+0xb6>
 800d1ce:	602f      	str	r7, [r5, #0]
 800d1d0:	e7b1      	b.n	800d136 <__sflush_r+0x1a>
 800d1d2:	89a3      	ldrh	r3, [r4, #12]
 800d1d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1d8:	81a3      	strh	r3, [r4, #12]
 800d1da:	e7ad      	b.n	800d138 <__sflush_r+0x1c>
 800d1dc:	690f      	ldr	r7, [r1, #16]
 800d1de:	2f00      	cmp	r7, #0
 800d1e0:	d0a9      	beq.n	800d136 <__sflush_r+0x1a>
 800d1e2:	0793      	lsls	r3, r2, #30
 800d1e4:	680e      	ldr	r6, [r1, #0]
 800d1e6:	bf08      	it	eq
 800d1e8:	694b      	ldreq	r3, [r1, #20]
 800d1ea:	600f      	str	r7, [r1, #0]
 800d1ec:	bf18      	it	ne
 800d1ee:	2300      	movne	r3, #0
 800d1f0:	eba6 0807 	sub.w	r8, r6, r7
 800d1f4:	608b      	str	r3, [r1, #8]
 800d1f6:	f1b8 0f00 	cmp.w	r8, #0
 800d1fa:	dd9c      	ble.n	800d136 <__sflush_r+0x1a>
 800d1fc:	6a21      	ldr	r1, [r4, #32]
 800d1fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d200:	4643      	mov	r3, r8
 800d202:	463a      	mov	r2, r7
 800d204:	4628      	mov	r0, r5
 800d206:	47b0      	blx	r6
 800d208:	2800      	cmp	r0, #0
 800d20a:	dc06      	bgt.n	800d21a <__sflush_r+0xfe>
 800d20c:	89a3      	ldrh	r3, [r4, #12]
 800d20e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d212:	81a3      	strh	r3, [r4, #12]
 800d214:	f04f 30ff 	mov.w	r0, #4294967295
 800d218:	e78e      	b.n	800d138 <__sflush_r+0x1c>
 800d21a:	4407      	add	r7, r0
 800d21c:	eba8 0800 	sub.w	r8, r8, r0
 800d220:	e7e9      	b.n	800d1f6 <__sflush_r+0xda>
 800d222:	bf00      	nop
 800d224:	dfbffffe 	.word	0xdfbffffe

0800d228 <_fflush_r>:
 800d228:	b538      	push	{r3, r4, r5, lr}
 800d22a:	690b      	ldr	r3, [r1, #16]
 800d22c:	4605      	mov	r5, r0
 800d22e:	460c      	mov	r4, r1
 800d230:	b913      	cbnz	r3, 800d238 <_fflush_r+0x10>
 800d232:	2500      	movs	r5, #0
 800d234:	4628      	mov	r0, r5
 800d236:	bd38      	pop	{r3, r4, r5, pc}
 800d238:	b118      	cbz	r0, 800d242 <_fflush_r+0x1a>
 800d23a:	6a03      	ldr	r3, [r0, #32]
 800d23c:	b90b      	cbnz	r3, 800d242 <_fflush_r+0x1a>
 800d23e:	f7fe fa03 	bl	800b648 <__sinit>
 800d242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d0f3      	beq.n	800d232 <_fflush_r+0xa>
 800d24a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d24c:	07d0      	lsls	r0, r2, #31
 800d24e:	d404      	bmi.n	800d25a <_fflush_r+0x32>
 800d250:	0599      	lsls	r1, r3, #22
 800d252:	d402      	bmi.n	800d25a <_fflush_r+0x32>
 800d254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d256:	f7fe fb0e 	bl	800b876 <__retarget_lock_acquire_recursive>
 800d25a:	4628      	mov	r0, r5
 800d25c:	4621      	mov	r1, r4
 800d25e:	f7ff ff5d 	bl	800d11c <__sflush_r>
 800d262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d264:	07da      	lsls	r2, r3, #31
 800d266:	4605      	mov	r5, r0
 800d268:	d4e4      	bmi.n	800d234 <_fflush_r+0xc>
 800d26a:	89a3      	ldrh	r3, [r4, #12]
 800d26c:	059b      	lsls	r3, r3, #22
 800d26e:	d4e1      	bmi.n	800d234 <_fflush_r+0xc>
 800d270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d272:	f7fe fb01 	bl	800b878 <__retarget_lock_release_recursive>
 800d276:	e7dd      	b.n	800d234 <_fflush_r+0xc>

0800d278 <memmove>:
 800d278:	4288      	cmp	r0, r1
 800d27a:	b510      	push	{r4, lr}
 800d27c:	eb01 0402 	add.w	r4, r1, r2
 800d280:	d902      	bls.n	800d288 <memmove+0x10>
 800d282:	4284      	cmp	r4, r0
 800d284:	4623      	mov	r3, r4
 800d286:	d807      	bhi.n	800d298 <memmove+0x20>
 800d288:	1e43      	subs	r3, r0, #1
 800d28a:	42a1      	cmp	r1, r4
 800d28c:	d008      	beq.n	800d2a0 <memmove+0x28>
 800d28e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d292:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d296:	e7f8      	b.n	800d28a <memmove+0x12>
 800d298:	4402      	add	r2, r0
 800d29a:	4601      	mov	r1, r0
 800d29c:	428a      	cmp	r2, r1
 800d29e:	d100      	bne.n	800d2a2 <memmove+0x2a>
 800d2a0:	bd10      	pop	{r4, pc}
 800d2a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2aa:	e7f7      	b.n	800d29c <memmove+0x24>

0800d2ac <_sbrk_r>:
 800d2ac:	b538      	push	{r3, r4, r5, lr}
 800d2ae:	4d06      	ldr	r5, [pc, #24]	; (800d2c8 <_sbrk_r+0x1c>)
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	4604      	mov	r4, r0
 800d2b4:	4608      	mov	r0, r1
 800d2b6:	602b      	str	r3, [r5, #0]
 800d2b8:	f7f4 fa7c 	bl	80017b4 <_sbrk>
 800d2bc:	1c43      	adds	r3, r0, #1
 800d2be:	d102      	bne.n	800d2c6 <_sbrk_r+0x1a>
 800d2c0:	682b      	ldr	r3, [r5, #0]
 800d2c2:	b103      	cbz	r3, 800d2c6 <_sbrk_r+0x1a>
 800d2c4:	6023      	str	r3, [r4, #0]
 800d2c6:	bd38      	pop	{r3, r4, r5, pc}
 800d2c8:	20001770 	.word	0x20001770

0800d2cc <memcpy>:
 800d2cc:	440a      	add	r2, r1
 800d2ce:	4291      	cmp	r1, r2
 800d2d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2d4:	d100      	bne.n	800d2d8 <memcpy+0xc>
 800d2d6:	4770      	bx	lr
 800d2d8:	b510      	push	{r4, lr}
 800d2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2e2:	4291      	cmp	r1, r2
 800d2e4:	d1f9      	bne.n	800d2da <memcpy+0xe>
 800d2e6:	bd10      	pop	{r4, pc}

0800d2e8 <__assert_func>:
 800d2e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2ea:	4614      	mov	r4, r2
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	4b09      	ldr	r3, [pc, #36]	; (800d314 <__assert_func+0x2c>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4605      	mov	r5, r0
 800d2f4:	68d8      	ldr	r0, [r3, #12]
 800d2f6:	b14c      	cbz	r4, 800d30c <__assert_func+0x24>
 800d2f8:	4b07      	ldr	r3, [pc, #28]	; (800d318 <__assert_func+0x30>)
 800d2fa:	9100      	str	r1, [sp, #0]
 800d2fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d300:	4906      	ldr	r1, [pc, #24]	; (800d31c <__assert_func+0x34>)
 800d302:	462b      	mov	r3, r5
 800d304:	f000 f872 	bl	800d3ec <fiprintf>
 800d308:	f000 f882 	bl	800d410 <abort>
 800d30c:	4b04      	ldr	r3, [pc, #16]	; (800d320 <__assert_func+0x38>)
 800d30e:	461c      	mov	r4, r3
 800d310:	e7f3      	b.n	800d2fa <__assert_func+0x12>
 800d312:	bf00      	nop
 800d314:	200001e8 	.word	0x200001e8
 800d318:	0800dc57 	.word	0x0800dc57
 800d31c:	0800dc64 	.word	0x0800dc64
 800d320:	0800dc92 	.word	0x0800dc92

0800d324 <_calloc_r>:
 800d324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d326:	fba1 2402 	umull	r2, r4, r1, r2
 800d32a:	b94c      	cbnz	r4, 800d340 <_calloc_r+0x1c>
 800d32c:	4611      	mov	r1, r2
 800d32e:	9201      	str	r2, [sp, #4]
 800d330:	f7ff f994 	bl	800c65c <_malloc_r>
 800d334:	9a01      	ldr	r2, [sp, #4]
 800d336:	4605      	mov	r5, r0
 800d338:	b930      	cbnz	r0, 800d348 <_calloc_r+0x24>
 800d33a:	4628      	mov	r0, r5
 800d33c:	b003      	add	sp, #12
 800d33e:	bd30      	pop	{r4, r5, pc}
 800d340:	220c      	movs	r2, #12
 800d342:	6002      	str	r2, [r0, #0]
 800d344:	2500      	movs	r5, #0
 800d346:	e7f8      	b.n	800d33a <_calloc_r+0x16>
 800d348:	4621      	mov	r1, r4
 800d34a:	f7fe fa16 	bl	800b77a <memset>
 800d34e:	e7f4      	b.n	800d33a <_calloc_r+0x16>

0800d350 <__ascii_mbtowc>:
 800d350:	b082      	sub	sp, #8
 800d352:	b901      	cbnz	r1, 800d356 <__ascii_mbtowc+0x6>
 800d354:	a901      	add	r1, sp, #4
 800d356:	b142      	cbz	r2, 800d36a <__ascii_mbtowc+0x1a>
 800d358:	b14b      	cbz	r3, 800d36e <__ascii_mbtowc+0x1e>
 800d35a:	7813      	ldrb	r3, [r2, #0]
 800d35c:	600b      	str	r3, [r1, #0]
 800d35e:	7812      	ldrb	r2, [r2, #0]
 800d360:	1e10      	subs	r0, r2, #0
 800d362:	bf18      	it	ne
 800d364:	2001      	movne	r0, #1
 800d366:	b002      	add	sp, #8
 800d368:	4770      	bx	lr
 800d36a:	4610      	mov	r0, r2
 800d36c:	e7fb      	b.n	800d366 <__ascii_mbtowc+0x16>
 800d36e:	f06f 0001 	mvn.w	r0, #1
 800d372:	e7f8      	b.n	800d366 <__ascii_mbtowc+0x16>

0800d374 <_realloc_r>:
 800d374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d378:	4680      	mov	r8, r0
 800d37a:	4614      	mov	r4, r2
 800d37c:	460e      	mov	r6, r1
 800d37e:	b921      	cbnz	r1, 800d38a <_realloc_r+0x16>
 800d380:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d384:	4611      	mov	r1, r2
 800d386:	f7ff b969 	b.w	800c65c <_malloc_r>
 800d38a:	b92a      	cbnz	r2, 800d398 <_realloc_r+0x24>
 800d38c:	f7ff f8f2 	bl	800c574 <_free_r>
 800d390:	4625      	mov	r5, r4
 800d392:	4628      	mov	r0, r5
 800d394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d398:	f000 f841 	bl	800d41e <_malloc_usable_size_r>
 800d39c:	4284      	cmp	r4, r0
 800d39e:	4607      	mov	r7, r0
 800d3a0:	d802      	bhi.n	800d3a8 <_realloc_r+0x34>
 800d3a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d3a6:	d812      	bhi.n	800d3ce <_realloc_r+0x5a>
 800d3a8:	4621      	mov	r1, r4
 800d3aa:	4640      	mov	r0, r8
 800d3ac:	f7ff f956 	bl	800c65c <_malloc_r>
 800d3b0:	4605      	mov	r5, r0
 800d3b2:	2800      	cmp	r0, #0
 800d3b4:	d0ed      	beq.n	800d392 <_realloc_r+0x1e>
 800d3b6:	42bc      	cmp	r4, r7
 800d3b8:	4622      	mov	r2, r4
 800d3ba:	4631      	mov	r1, r6
 800d3bc:	bf28      	it	cs
 800d3be:	463a      	movcs	r2, r7
 800d3c0:	f7ff ff84 	bl	800d2cc <memcpy>
 800d3c4:	4631      	mov	r1, r6
 800d3c6:	4640      	mov	r0, r8
 800d3c8:	f7ff f8d4 	bl	800c574 <_free_r>
 800d3cc:	e7e1      	b.n	800d392 <_realloc_r+0x1e>
 800d3ce:	4635      	mov	r5, r6
 800d3d0:	e7df      	b.n	800d392 <_realloc_r+0x1e>

0800d3d2 <__ascii_wctomb>:
 800d3d2:	b149      	cbz	r1, 800d3e8 <__ascii_wctomb+0x16>
 800d3d4:	2aff      	cmp	r2, #255	; 0xff
 800d3d6:	bf85      	ittet	hi
 800d3d8:	238a      	movhi	r3, #138	; 0x8a
 800d3da:	6003      	strhi	r3, [r0, #0]
 800d3dc:	700a      	strbls	r2, [r1, #0]
 800d3de:	f04f 30ff 	movhi.w	r0, #4294967295
 800d3e2:	bf98      	it	ls
 800d3e4:	2001      	movls	r0, #1
 800d3e6:	4770      	bx	lr
 800d3e8:	4608      	mov	r0, r1
 800d3ea:	4770      	bx	lr

0800d3ec <fiprintf>:
 800d3ec:	b40e      	push	{r1, r2, r3}
 800d3ee:	b503      	push	{r0, r1, lr}
 800d3f0:	4601      	mov	r1, r0
 800d3f2:	ab03      	add	r3, sp, #12
 800d3f4:	4805      	ldr	r0, [pc, #20]	; (800d40c <fiprintf+0x20>)
 800d3f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3fa:	6800      	ldr	r0, [r0, #0]
 800d3fc:	9301      	str	r3, [sp, #4]
 800d3fe:	f000 f83f 	bl	800d480 <_vfiprintf_r>
 800d402:	b002      	add	sp, #8
 800d404:	f85d eb04 	ldr.w	lr, [sp], #4
 800d408:	b003      	add	sp, #12
 800d40a:	4770      	bx	lr
 800d40c:	200001e8 	.word	0x200001e8

0800d410 <abort>:
 800d410:	b508      	push	{r3, lr}
 800d412:	2006      	movs	r0, #6
 800d414:	f000 fa0c 	bl	800d830 <raise>
 800d418:	2001      	movs	r0, #1
 800d41a:	f7f4 f953 	bl	80016c4 <_exit>

0800d41e <_malloc_usable_size_r>:
 800d41e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d422:	1f18      	subs	r0, r3, #4
 800d424:	2b00      	cmp	r3, #0
 800d426:	bfbc      	itt	lt
 800d428:	580b      	ldrlt	r3, [r1, r0]
 800d42a:	18c0      	addlt	r0, r0, r3
 800d42c:	4770      	bx	lr

0800d42e <__sfputc_r>:
 800d42e:	6893      	ldr	r3, [r2, #8]
 800d430:	3b01      	subs	r3, #1
 800d432:	2b00      	cmp	r3, #0
 800d434:	b410      	push	{r4}
 800d436:	6093      	str	r3, [r2, #8]
 800d438:	da08      	bge.n	800d44c <__sfputc_r+0x1e>
 800d43a:	6994      	ldr	r4, [r2, #24]
 800d43c:	42a3      	cmp	r3, r4
 800d43e:	db01      	blt.n	800d444 <__sfputc_r+0x16>
 800d440:	290a      	cmp	r1, #10
 800d442:	d103      	bne.n	800d44c <__sfputc_r+0x1e>
 800d444:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d448:	f000 b934 	b.w	800d6b4 <__swbuf_r>
 800d44c:	6813      	ldr	r3, [r2, #0]
 800d44e:	1c58      	adds	r0, r3, #1
 800d450:	6010      	str	r0, [r2, #0]
 800d452:	7019      	strb	r1, [r3, #0]
 800d454:	4608      	mov	r0, r1
 800d456:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d45a:	4770      	bx	lr

0800d45c <__sfputs_r>:
 800d45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45e:	4606      	mov	r6, r0
 800d460:	460f      	mov	r7, r1
 800d462:	4614      	mov	r4, r2
 800d464:	18d5      	adds	r5, r2, r3
 800d466:	42ac      	cmp	r4, r5
 800d468:	d101      	bne.n	800d46e <__sfputs_r+0x12>
 800d46a:	2000      	movs	r0, #0
 800d46c:	e007      	b.n	800d47e <__sfputs_r+0x22>
 800d46e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d472:	463a      	mov	r2, r7
 800d474:	4630      	mov	r0, r6
 800d476:	f7ff ffda 	bl	800d42e <__sfputc_r>
 800d47a:	1c43      	adds	r3, r0, #1
 800d47c:	d1f3      	bne.n	800d466 <__sfputs_r+0xa>
 800d47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d480 <_vfiprintf_r>:
 800d480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	460d      	mov	r5, r1
 800d486:	b09d      	sub	sp, #116	; 0x74
 800d488:	4614      	mov	r4, r2
 800d48a:	4698      	mov	r8, r3
 800d48c:	4606      	mov	r6, r0
 800d48e:	b118      	cbz	r0, 800d498 <_vfiprintf_r+0x18>
 800d490:	6a03      	ldr	r3, [r0, #32]
 800d492:	b90b      	cbnz	r3, 800d498 <_vfiprintf_r+0x18>
 800d494:	f7fe f8d8 	bl	800b648 <__sinit>
 800d498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d49a:	07d9      	lsls	r1, r3, #31
 800d49c:	d405      	bmi.n	800d4aa <_vfiprintf_r+0x2a>
 800d49e:	89ab      	ldrh	r3, [r5, #12]
 800d4a0:	059a      	lsls	r2, r3, #22
 800d4a2:	d402      	bmi.n	800d4aa <_vfiprintf_r+0x2a>
 800d4a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4a6:	f7fe f9e6 	bl	800b876 <__retarget_lock_acquire_recursive>
 800d4aa:	89ab      	ldrh	r3, [r5, #12]
 800d4ac:	071b      	lsls	r3, r3, #28
 800d4ae:	d501      	bpl.n	800d4b4 <_vfiprintf_r+0x34>
 800d4b0:	692b      	ldr	r3, [r5, #16]
 800d4b2:	b99b      	cbnz	r3, 800d4dc <_vfiprintf_r+0x5c>
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f000 f93a 	bl	800d730 <__swsetup_r>
 800d4bc:	b170      	cbz	r0, 800d4dc <_vfiprintf_r+0x5c>
 800d4be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4c0:	07dc      	lsls	r4, r3, #31
 800d4c2:	d504      	bpl.n	800d4ce <_vfiprintf_r+0x4e>
 800d4c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c8:	b01d      	add	sp, #116	; 0x74
 800d4ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ce:	89ab      	ldrh	r3, [r5, #12]
 800d4d0:	0598      	lsls	r0, r3, #22
 800d4d2:	d4f7      	bmi.n	800d4c4 <_vfiprintf_r+0x44>
 800d4d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4d6:	f7fe f9cf 	bl	800b878 <__retarget_lock_release_recursive>
 800d4da:	e7f3      	b.n	800d4c4 <_vfiprintf_r+0x44>
 800d4dc:	2300      	movs	r3, #0
 800d4de:	9309      	str	r3, [sp, #36]	; 0x24
 800d4e0:	2320      	movs	r3, #32
 800d4e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4ea:	2330      	movs	r3, #48	; 0x30
 800d4ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d6a0 <_vfiprintf_r+0x220>
 800d4f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4f4:	f04f 0901 	mov.w	r9, #1
 800d4f8:	4623      	mov	r3, r4
 800d4fa:	469a      	mov	sl, r3
 800d4fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d500:	b10a      	cbz	r2, 800d506 <_vfiprintf_r+0x86>
 800d502:	2a25      	cmp	r2, #37	; 0x25
 800d504:	d1f9      	bne.n	800d4fa <_vfiprintf_r+0x7a>
 800d506:	ebba 0b04 	subs.w	fp, sl, r4
 800d50a:	d00b      	beq.n	800d524 <_vfiprintf_r+0xa4>
 800d50c:	465b      	mov	r3, fp
 800d50e:	4622      	mov	r2, r4
 800d510:	4629      	mov	r1, r5
 800d512:	4630      	mov	r0, r6
 800d514:	f7ff ffa2 	bl	800d45c <__sfputs_r>
 800d518:	3001      	adds	r0, #1
 800d51a:	f000 80a9 	beq.w	800d670 <_vfiprintf_r+0x1f0>
 800d51e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d520:	445a      	add	r2, fp
 800d522:	9209      	str	r2, [sp, #36]	; 0x24
 800d524:	f89a 3000 	ldrb.w	r3, [sl]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f000 80a1 	beq.w	800d670 <_vfiprintf_r+0x1f0>
 800d52e:	2300      	movs	r3, #0
 800d530:	f04f 32ff 	mov.w	r2, #4294967295
 800d534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d538:	f10a 0a01 	add.w	sl, sl, #1
 800d53c:	9304      	str	r3, [sp, #16]
 800d53e:	9307      	str	r3, [sp, #28]
 800d540:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d544:	931a      	str	r3, [sp, #104]	; 0x68
 800d546:	4654      	mov	r4, sl
 800d548:	2205      	movs	r2, #5
 800d54a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d54e:	4854      	ldr	r0, [pc, #336]	; (800d6a0 <_vfiprintf_r+0x220>)
 800d550:	f7f2 fe3e 	bl	80001d0 <memchr>
 800d554:	9a04      	ldr	r2, [sp, #16]
 800d556:	b9d8      	cbnz	r0, 800d590 <_vfiprintf_r+0x110>
 800d558:	06d1      	lsls	r1, r2, #27
 800d55a:	bf44      	itt	mi
 800d55c:	2320      	movmi	r3, #32
 800d55e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d562:	0713      	lsls	r3, r2, #28
 800d564:	bf44      	itt	mi
 800d566:	232b      	movmi	r3, #43	; 0x2b
 800d568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d56c:	f89a 3000 	ldrb.w	r3, [sl]
 800d570:	2b2a      	cmp	r3, #42	; 0x2a
 800d572:	d015      	beq.n	800d5a0 <_vfiprintf_r+0x120>
 800d574:	9a07      	ldr	r2, [sp, #28]
 800d576:	4654      	mov	r4, sl
 800d578:	2000      	movs	r0, #0
 800d57a:	f04f 0c0a 	mov.w	ip, #10
 800d57e:	4621      	mov	r1, r4
 800d580:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d584:	3b30      	subs	r3, #48	; 0x30
 800d586:	2b09      	cmp	r3, #9
 800d588:	d94d      	bls.n	800d626 <_vfiprintf_r+0x1a6>
 800d58a:	b1b0      	cbz	r0, 800d5ba <_vfiprintf_r+0x13a>
 800d58c:	9207      	str	r2, [sp, #28]
 800d58e:	e014      	b.n	800d5ba <_vfiprintf_r+0x13a>
 800d590:	eba0 0308 	sub.w	r3, r0, r8
 800d594:	fa09 f303 	lsl.w	r3, r9, r3
 800d598:	4313      	orrs	r3, r2
 800d59a:	9304      	str	r3, [sp, #16]
 800d59c:	46a2      	mov	sl, r4
 800d59e:	e7d2      	b.n	800d546 <_vfiprintf_r+0xc6>
 800d5a0:	9b03      	ldr	r3, [sp, #12]
 800d5a2:	1d19      	adds	r1, r3, #4
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	9103      	str	r1, [sp, #12]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	bfbb      	ittet	lt
 800d5ac:	425b      	neglt	r3, r3
 800d5ae:	f042 0202 	orrlt.w	r2, r2, #2
 800d5b2:	9307      	strge	r3, [sp, #28]
 800d5b4:	9307      	strlt	r3, [sp, #28]
 800d5b6:	bfb8      	it	lt
 800d5b8:	9204      	strlt	r2, [sp, #16]
 800d5ba:	7823      	ldrb	r3, [r4, #0]
 800d5bc:	2b2e      	cmp	r3, #46	; 0x2e
 800d5be:	d10c      	bne.n	800d5da <_vfiprintf_r+0x15a>
 800d5c0:	7863      	ldrb	r3, [r4, #1]
 800d5c2:	2b2a      	cmp	r3, #42	; 0x2a
 800d5c4:	d134      	bne.n	800d630 <_vfiprintf_r+0x1b0>
 800d5c6:	9b03      	ldr	r3, [sp, #12]
 800d5c8:	1d1a      	adds	r2, r3, #4
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	9203      	str	r2, [sp, #12]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	bfb8      	it	lt
 800d5d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800d5d6:	3402      	adds	r4, #2
 800d5d8:	9305      	str	r3, [sp, #20]
 800d5da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d6b0 <_vfiprintf_r+0x230>
 800d5de:	7821      	ldrb	r1, [r4, #0]
 800d5e0:	2203      	movs	r2, #3
 800d5e2:	4650      	mov	r0, sl
 800d5e4:	f7f2 fdf4 	bl	80001d0 <memchr>
 800d5e8:	b138      	cbz	r0, 800d5fa <_vfiprintf_r+0x17a>
 800d5ea:	9b04      	ldr	r3, [sp, #16]
 800d5ec:	eba0 000a 	sub.w	r0, r0, sl
 800d5f0:	2240      	movs	r2, #64	; 0x40
 800d5f2:	4082      	lsls	r2, r0
 800d5f4:	4313      	orrs	r3, r2
 800d5f6:	3401      	adds	r4, #1
 800d5f8:	9304      	str	r3, [sp, #16]
 800d5fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5fe:	4829      	ldr	r0, [pc, #164]	; (800d6a4 <_vfiprintf_r+0x224>)
 800d600:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d604:	2206      	movs	r2, #6
 800d606:	f7f2 fde3 	bl	80001d0 <memchr>
 800d60a:	2800      	cmp	r0, #0
 800d60c:	d03f      	beq.n	800d68e <_vfiprintf_r+0x20e>
 800d60e:	4b26      	ldr	r3, [pc, #152]	; (800d6a8 <_vfiprintf_r+0x228>)
 800d610:	bb1b      	cbnz	r3, 800d65a <_vfiprintf_r+0x1da>
 800d612:	9b03      	ldr	r3, [sp, #12]
 800d614:	3307      	adds	r3, #7
 800d616:	f023 0307 	bic.w	r3, r3, #7
 800d61a:	3308      	adds	r3, #8
 800d61c:	9303      	str	r3, [sp, #12]
 800d61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d620:	443b      	add	r3, r7
 800d622:	9309      	str	r3, [sp, #36]	; 0x24
 800d624:	e768      	b.n	800d4f8 <_vfiprintf_r+0x78>
 800d626:	fb0c 3202 	mla	r2, ip, r2, r3
 800d62a:	460c      	mov	r4, r1
 800d62c:	2001      	movs	r0, #1
 800d62e:	e7a6      	b.n	800d57e <_vfiprintf_r+0xfe>
 800d630:	2300      	movs	r3, #0
 800d632:	3401      	adds	r4, #1
 800d634:	9305      	str	r3, [sp, #20]
 800d636:	4619      	mov	r1, r3
 800d638:	f04f 0c0a 	mov.w	ip, #10
 800d63c:	4620      	mov	r0, r4
 800d63e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d642:	3a30      	subs	r2, #48	; 0x30
 800d644:	2a09      	cmp	r2, #9
 800d646:	d903      	bls.n	800d650 <_vfiprintf_r+0x1d0>
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d0c6      	beq.n	800d5da <_vfiprintf_r+0x15a>
 800d64c:	9105      	str	r1, [sp, #20]
 800d64e:	e7c4      	b.n	800d5da <_vfiprintf_r+0x15a>
 800d650:	fb0c 2101 	mla	r1, ip, r1, r2
 800d654:	4604      	mov	r4, r0
 800d656:	2301      	movs	r3, #1
 800d658:	e7f0      	b.n	800d63c <_vfiprintf_r+0x1bc>
 800d65a:	ab03      	add	r3, sp, #12
 800d65c:	9300      	str	r3, [sp, #0]
 800d65e:	462a      	mov	r2, r5
 800d660:	4b12      	ldr	r3, [pc, #72]	; (800d6ac <_vfiprintf_r+0x22c>)
 800d662:	a904      	add	r1, sp, #16
 800d664:	4630      	mov	r0, r6
 800d666:	f7fd fb9d 	bl	800ada4 <_printf_float>
 800d66a:	4607      	mov	r7, r0
 800d66c:	1c78      	adds	r0, r7, #1
 800d66e:	d1d6      	bne.n	800d61e <_vfiprintf_r+0x19e>
 800d670:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d672:	07d9      	lsls	r1, r3, #31
 800d674:	d405      	bmi.n	800d682 <_vfiprintf_r+0x202>
 800d676:	89ab      	ldrh	r3, [r5, #12]
 800d678:	059a      	lsls	r2, r3, #22
 800d67a:	d402      	bmi.n	800d682 <_vfiprintf_r+0x202>
 800d67c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d67e:	f7fe f8fb 	bl	800b878 <__retarget_lock_release_recursive>
 800d682:	89ab      	ldrh	r3, [r5, #12]
 800d684:	065b      	lsls	r3, r3, #25
 800d686:	f53f af1d 	bmi.w	800d4c4 <_vfiprintf_r+0x44>
 800d68a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d68c:	e71c      	b.n	800d4c8 <_vfiprintf_r+0x48>
 800d68e:	ab03      	add	r3, sp, #12
 800d690:	9300      	str	r3, [sp, #0]
 800d692:	462a      	mov	r2, r5
 800d694:	4b05      	ldr	r3, [pc, #20]	; (800d6ac <_vfiprintf_r+0x22c>)
 800d696:	a904      	add	r1, sp, #16
 800d698:	4630      	mov	r0, r6
 800d69a:	f7fd fe27 	bl	800b2ec <_printf_i>
 800d69e:	e7e4      	b.n	800d66a <_vfiprintf_r+0x1ea>
 800d6a0:	0800dc3c 	.word	0x0800dc3c
 800d6a4:	0800dc46 	.word	0x0800dc46
 800d6a8:	0800ada5 	.word	0x0800ada5
 800d6ac:	0800d45d 	.word	0x0800d45d
 800d6b0:	0800dc42 	.word	0x0800dc42

0800d6b4 <__swbuf_r>:
 800d6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6b6:	460e      	mov	r6, r1
 800d6b8:	4614      	mov	r4, r2
 800d6ba:	4605      	mov	r5, r0
 800d6bc:	b118      	cbz	r0, 800d6c6 <__swbuf_r+0x12>
 800d6be:	6a03      	ldr	r3, [r0, #32]
 800d6c0:	b90b      	cbnz	r3, 800d6c6 <__swbuf_r+0x12>
 800d6c2:	f7fd ffc1 	bl	800b648 <__sinit>
 800d6c6:	69a3      	ldr	r3, [r4, #24]
 800d6c8:	60a3      	str	r3, [r4, #8]
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	071a      	lsls	r2, r3, #28
 800d6ce:	d525      	bpl.n	800d71c <__swbuf_r+0x68>
 800d6d0:	6923      	ldr	r3, [r4, #16]
 800d6d2:	b31b      	cbz	r3, 800d71c <__swbuf_r+0x68>
 800d6d4:	6823      	ldr	r3, [r4, #0]
 800d6d6:	6922      	ldr	r2, [r4, #16]
 800d6d8:	1a98      	subs	r0, r3, r2
 800d6da:	6963      	ldr	r3, [r4, #20]
 800d6dc:	b2f6      	uxtb	r6, r6
 800d6de:	4283      	cmp	r3, r0
 800d6e0:	4637      	mov	r7, r6
 800d6e2:	dc04      	bgt.n	800d6ee <__swbuf_r+0x3a>
 800d6e4:	4621      	mov	r1, r4
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	f7ff fd9e 	bl	800d228 <_fflush_r>
 800d6ec:	b9e0      	cbnz	r0, 800d728 <__swbuf_r+0x74>
 800d6ee:	68a3      	ldr	r3, [r4, #8]
 800d6f0:	3b01      	subs	r3, #1
 800d6f2:	60a3      	str	r3, [r4, #8]
 800d6f4:	6823      	ldr	r3, [r4, #0]
 800d6f6:	1c5a      	adds	r2, r3, #1
 800d6f8:	6022      	str	r2, [r4, #0]
 800d6fa:	701e      	strb	r6, [r3, #0]
 800d6fc:	6962      	ldr	r2, [r4, #20]
 800d6fe:	1c43      	adds	r3, r0, #1
 800d700:	429a      	cmp	r2, r3
 800d702:	d004      	beq.n	800d70e <__swbuf_r+0x5a>
 800d704:	89a3      	ldrh	r3, [r4, #12]
 800d706:	07db      	lsls	r3, r3, #31
 800d708:	d506      	bpl.n	800d718 <__swbuf_r+0x64>
 800d70a:	2e0a      	cmp	r6, #10
 800d70c:	d104      	bne.n	800d718 <__swbuf_r+0x64>
 800d70e:	4621      	mov	r1, r4
 800d710:	4628      	mov	r0, r5
 800d712:	f7ff fd89 	bl	800d228 <_fflush_r>
 800d716:	b938      	cbnz	r0, 800d728 <__swbuf_r+0x74>
 800d718:	4638      	mov	r0, r7
 800d71a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d71c:	4621      	mov	r1, r4
 800d71e:	4628      	mov	r0, r5
 800d720:	f000 f806 	bl	800d730 <__swsetup_r>
 800d724:	2800      	cmp	r0, #0
 800d726:	d0d5      	beq.n	800d6d4 <__swbuf_r+0x20>
 800d728:	f04f 37ff 	mov.w	r7, #4294967295
 800d72c:	e7f4      	b.n	800d718 <__swbuf_r+0x64>
	...

0800d730 <__swsetup_r>:
 800d730:	b538      	push	{r3, r4, r5, lr}
 800d732:	4b2a      	ldr	r3, [pc, #168]	; (800d7dc <__swsetup_r+0xac>)
 800d734:	4605      	mov	r5, r0
 800d736:	6818      	ldr	r0, [r3, #0]
 800d738:	460c      	mov	r4, r1
 800d73a:	b118      	cbz	r0, 800d744 <__swsetup_r+0x14>
 800d73c:	6a03      	ldr	r3, [r0, #32]
 800d73e:	b90b      	cbnz	r3, 800d744 <__swsetup_r+0x14>
 800d740:	f7fd ff82 	bl	800b648 <__sinit>
 800d744:	89a3      	ldrh	r3, [r4, #12]
 800d746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d74a:	0718      	lsls	r0, r3, #28
 800d74c:	d422      	bmi.n	800d794 <__swsetup_r+0x64>
 800d74e:	06d9      	lsls	r1, r3, #27
 800d750:	d407      	bmi.n	800d762 <__swsetup_r+0x32>
 800d752:	2309      	movs	r3, #9
 800d754:	602b      	str	r3, [r5, #0]
 800d756:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d75a:	81a3      	strh	r3, [r4, #12]
 800d75c:	f04f 30ff 	mov.w	r0, #4294967295
 800d760:	e034      	b.n	800d7cc <__swsetup_r+0x9c>
 800d762:	0758      	lsls	r0, r3, #29
 800d764:	d512      	bpl.n	800d78c <__swsetup_r+0x5c>
 800d766:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d768:	b141      	cbz	r1, 800d77c <__swsetup_r+0x4c>
 800d76a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d76e:	4299      	cmp	r1, r3
 800d770:	d002      	beq.n	800d778 <__swsetup_r+0x48>
 800d772:	4628      	mov	r0, r5
 800d774:	f7fe fefe 	bl	800c574 <_free_r>
 800d778:	2300      	movs	r3, #0
 800d77a:	6363      	str	r3, [r4, #52]	; 0x34
 800d77c:	89a3      	ldrh	r3, [r4, #12]
 800d77e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d782:	81a3      	strh	r3, [r4, #12]
 800d784:	2300      	movs	r3, #0
 800d786:	6063      	str	r3, [r4, #4]
 800d788:	6923      	ldr	r3, [r4, #16]
 800d78a:	6023      	str	r3, [r4, #0]
 800d78c:	89a3      	ldrh	r3, [r4, #12]
 800d78e:	f043 0308 	orr.w	r3, r3, #8
 800d792:	81a3      	strh	r3, [r4, #12]
 800d794:	6923      	ldr	r3, [r4, #16]
 800d796:	b94b      	cbnz	r3, 800d7ac <__swsetup_r+0x7c>
 800d798:	89a3      	ldrh	r3, [r4, #12]
 800d79a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d79e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7a2:	d003      	beq.n	800d7ac <__swsetup_r+0x7c>
 800d7a4:	4621      	mov	r1, r4
 800d7a6:	4628      	mov	r0, r5
 800d7a8:	f000 f884 	bl	800d8b4 <__smakebuf_r>
 800d7ac:	89a0      	ldrh	r0, [r4, #12]
 800d7ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d7b2:	f010 0301 	ands.w	r3, r0, #1
 800d7b6:	d00a      	beq.n	800d7ce <__swsetup_r+0x9e>
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	60a3      	str	r3, [r4, #8]
 800d7bc:	6963      	ldr	r3, [r4, #20]
 800d7be:	425b      	negs	r3, r3
 800d7c0:	61a3      	str	r3, [r4, #24]
 800d7c2:	6923      	ldr	r3, [r4, #16]
 800d7c4:	b943      	cbnz	r3, 800d7d8 <__swsetup_r+0xa8>
 800d7c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d7ca:	d1c4      	bne.n	800d756 <__swsetup_r+0x26>
 800d7cc:	bd38      	pop	{r3, r4, r5, pc}
 800d7ce:	0781      	lsls	r1, r0, #30
 800d7d0:	bf58      	it	pl
 800d7d2:	6963      	ldrpl	r3, [r4, #20]
 800d7d4:	60a3      	str	r3, [r4, #8]
 800d7d6:	e7f4      	b.n	800d7c2 <__swsetup_r+0x92>
 800d7d8:	2000      	movs	r0, #0
 800d7da:	e7f7      	b.n	800d7cc <__swsetup_r+0x9c>
 800d7dc:	200001e8 	.word	0x200001e8

0800d7e0 <_raise_r>:
 800d7e0:	291f      	cmp	r1, #31
 800d7e2:	b538      	push	{r3, r4, r5, lr}
 800d7e4:	4604      	mov	r4, r0
 800d7e6:	460d      	mov	r5, r1
 800d7e8:	d904      	bls.n	800d7f4 <_raise_r+0x14>
 800d7ea:	2316      	movs	r3, #22
 800d7ec:	6003      	str	r3, [r0, #0]
 800d7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800d7f2:	bd38      	pop	{r3, r4, r5, pc}
 800d7f4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d7f6:	b112      	cbz	r2, 800d7fe <_raise_r+0x1e>
 800d7f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7fc:	b94b      	cbnz	r3, 800d812 <_raise_r+0x32>
 800d7fe:	4620      	mov	r0, r4
 800d800:	f000 f830 	bl	800d864 <_getpid_r>
 800d804:	462a      	mov	r2, r5
 800d806:	4601      	mov	r1, r0
 800d808:	4620      	mov	r0, r4
 800d80a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d80e:	f000 b817 	b.w	800d840 <_kill_r>
 800d812:	2b01      	cmp	r3, #1
 800d814:	d00a      	beq.n	800d82c <_raise_r+0x4c>
 800d816:	1c59      	adds	r1, r3, #1
 800d818:	d103      	bne.n	800d822 <_raise_r+0x42>
 800d81a:	2316      	movs	r3, #22
 800d81c:	6003      	str	r3, [r0, #0]
 800d81e:	2001      	movs	r0, #1
 800d820:	e7e7      	b.n	800d7f2 <_raise_r+0x12>
 800d822:	2400      	movs	r4, #0
 800d824:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d828:	4628      	mov	r0, r5
 800d82a:	4798      	blx	r3
 800d82c:	2000      	movs	r0, #0
 800d82e:	e7e0      	b.n	800d7f2 <_raise_r+0x12>

0800d830 <raise>:
 800d830:	4b02      	ldr	r3, [pc, #8]	; (800d83c <raise+0xc>)
 800d832:	4601      	mov	r1, r0
 800d834:	6818      	ldr	r0, [r3, #0]
 800d836:	f7ff bfd3 	b.w	800d7e0 <_raise_r>
 800d83a:	bf00      	nop
 800d83c:	200001e8 	.word	0x200001e8

0800d840 <_kill_r>:
 800d840:	b538      	push	{r3, r4, r5, lr}
 800d842:	4d07      	ldr	r5, [pc, #28]	; (800d860 <_kill_r+0x20>)
 800d844:	2300      	movs	r3, #0
 800d846:	4604      	mov	r4, r0
 800d848:	4608      	mov	r0, r1
 800d84a:	4611      	mov	r1, r2
 800d84c:	602b      	str	r3, [r5, #0]
 800d84e:	f7f3 ff29 	bl	80016a4 <_kill>
 800d852:	1c43      	adds	r3, r0, #1
 800d854:	d102      	bne.n	800d85c <_kill_r+0x1c>
 800d856:	682b      	ldr	r3, [r5, #0]
 800d858:	b103      	cbz	r3, 800d85c <_kill_r+0x1c>
 800d85a:	6023      	str	r3, [r4, #0]
 800d85c:	bd38      	pop	{r3, r4, r5, pc}
 800d85e:	bf00      	nop
 800d860:	20001770 	.word	0x20001770

0800d864 <_getpid_r>:
 800d864:	f7f3 bf16 	b.w	8001694 <_getpid>

0800d868 <__swhatbuf_r>:
 800d868:	b570      	push	{r4, r5, r6, lr}
 800d86a:	460c      	mov	r4, r1
 800d86c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d870:	2900      	cmp	r1, #0
 800d872:	b096      	sub	sp, #88	; 0x58
 800d874:	4615      	mov	r5, r2
 800d876:	461e      	mov	r6, r3
 800d878:	da0d      	bge.n	800d896 <__swhatbuf_r+0x2e>
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d880:	f04f 0100 	mov.w	r1, #0
 800d884:	bf0c      	ite	eq
 800d886:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d88a:	2340      	movne	r3, #64	; 0x40
 800d88c:	2000      	movs	r0, #0
 800d88e:	6031      	str	r1, [r6, #0]
 800d890:	602b      	str	r3, [r5, #0]
 800d892:	b016      	add	sp, #88	; 0x58
 800d894:	bd70      	pop	{r4, r5, r6, pc}
 800d896:	466a      	mov	r2, sp
 800d898:	f000 f848 	bl	800d92c <_fstat_r>
 800d89c:	2800      	cmp	r0, #0
 800d89e:	dbec      	blt.n	800d87a <__swhatbuf_r+0x12>
 800d8a0:	9901      	ldr	r1, [sp, #4]
 800d8a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d8a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d8aa:	4259      	negs	r1, r3
 800d8ac:	4159      	adcs	r1, r3
 800d8ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8b2:	e7eb      	b.n	800d88c <__swhatbuf_r+0x24>

0800d8b4 <__smakebuf_r>:
 800d8b4:	898b      	ldrh	r3, [r1, #12]
 800d8b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d8b8:	079d      	lsls	r5, r3, #30
 800d8ba:	4606      	mov	r6, r0
 800d8bc:	460c      	mov	r4, r1
 800d8be:	d507      	bpl.n	800d8d0 <__smakebuf_r+0x1c>
 800d8c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d8c4:	6023      	str	r3, [r4, #0]
 800d8c6:	6123      	str	r3, [r4, #16]
 800d8c8:	2301      	movs	r3, #1
 800d8ca:	6163      	str	r3, [r4, #20]
 800d8cc:	b002      	add	sp, #8
 800d8ce:	bd70      	pop	{r4, r5, r6, pc}
 800d8d0:	ab01      	add	r3, sp, #4
 800d8d2:	466a      	mov	r2, sp
 800d8d4:	f7ff ffc8 	bl	800d868 <__swhatbuf_r>
 800d8d8:	9900      	ldr	r1, [sp, #0]
 800d8da:	4605      	mov	r5, r0
 800d8dc:	4630      	mov	r0, r6
 800d8de:	f7fe febd 	bl	800c65c <_malloc_r>
 800d8e2:	b948      	cbnz	r0, 800d8f8 <__smakebuf_r+0x44>
 800d8e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e8:	059a      	lsls	r2, r3, #22
 800d8ea:	d4ef      	bmi.n	800d8cc <__smakebuf_r+0x18>
 800d8ec:	f023 0303 	bic.w	r3, r3, #3
 800d8f0:	f043 0302 	orr.w	r3, r3, #2
 800d8f4:	81a3      	strh	r3, [r4, #12]
 800d8f6:	e7e3      	b.n	800d8c0 <__smakebuf_r+0xc>
 800d8f8:	89a3      	ldrh	r3, [r4, #12]
 800d8fa:	6020      	str	r0, [r4, #0]
 800d8fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d900:	81a3      	strh	r3, [r4, #12]
 800d902:	9b00      	ldr	r3, [sp, #0]
 800d904:	6163      	str	r3, [r4, #20]
 800d906:	9b01      	ldr	r3, [sp, #4]
 800d908:	6120      	str	r0, [r4, #16]
 800d90a:	b15b      	cbz	r3, 800d924 <__smakebuf_r+0x70>
 800d90c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d910:	4630      	mov	r0, r6
 800d912:	f000 f81d 	bl	800d950 <_isatty_r>
 800d916:	b128      	cbz	r0, 800d924 <__smakebuf_r+0x70>
 800d918:	89a3      	ldrh	r3, [r4, #12]
 800d91a:	f023 0303 	bic.w	r3, r3, #3
 800d91e:	f043 0301 	orr.w	r3, r3, #1
 800d922:	81a3      	strh	r3, [r4, #12]
 800d924:	89a3      	ldrh	r3, [r4, #12]
 800d926:	431d      	orrs	r5, r3
 800d928:	81a5      	strh	r5, [r4, #12]
 800d92a:	e7cf      	b.n	800d8cc <__smakebuf_r+0x18>

0800d92c <_fstat_r>:
 800d92c:	b538      	push	{r3, r4, r5, lr}
 800d92e:	4d07      	ldr	r5, [pc, #28]	; (800d94c <_fstat_r+0x20>)
 800d930:	2300      	movs	r3, #0
 800d932:	4604      	mov	r4, r0
 800d934:	4608      	mov	r0, r1
 800d936:	4611      	mov	r1, r2
 800d938:	602b      	str	r3, [r5, #0]
 800d93a:	f7f3 ff12 	bl	8001762 <_fstat>
 800d93e:	1c43      	adds	r3, r0, #1
 800d940:	d102      	bne.n	800d948 <_fstat_r+0x1c>
 800d942:	682b      	ldr	r3, [r5, #0]
 800d944:	b103      	cbz	r3, 800d948 <_fstat_r+0x1c>
 800d946:	6023      	str	r3, [r4, #0]
 800d948:	bd38      	pop	{r3, r4, r5, pc}
 800d94a:	bf00      	nop
 800d94c:	20001770 	.word	0x20001770

0800d950 <_isatty_r>:
 800d950:	b538      	push	{r3, r4, r5, lr}
 800d952:	4d06      	ldr	r5, [pc, #24]	; (800d96c <_isatty_r+0x1c>)
 800d954:	2300      	movs	r3, #0
 800d956:	4604      	mov	r4, r0
 800d958:	4608      	mov	r0, r1
 800d95a:	602b      	str	r3, [r5, #0]
 800d95c:	f7f3 ff11 	bl	8001782 <_isatty>
 800d960:	1c43      	adds	r3, r0, #1
 800d962:	d102      	bne.n	800d96a <_isatty_r+0x1a>
 800d964:	682b      	ldr	r3, [r5, #0]
 800d966:	b103      	cbz	r3, 800d96a <_isatty_r+0x1a>
 800d968:	6023      	str	r3, [r4, #0]
 800d96a:	bd38      	pop	{r3, r4, r5, pc}
 800d96c:	20001770 	.word	0x20001770

0800d970 <_init>:
 800d970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d972:	bf00      	nop
 800d974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d976:	bc08      	pop	{r3}
 800d978:	469e      	mov	lr, r3
 800d97a:	4770      	bx	lr

0800d97c <_fini>:
 800d97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d97e:	bf00      	nop
 800d980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d982:	bc08      	pop	{r3}
 800d984:	469e      	mov	lr, r3
 800d986:	4770      	bx	lr
