{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750898605918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750898605918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 21:43:22 2025 " "Processing started: Wed Jun 25 21:43:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750898605918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898605918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898605918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750898606126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750898606126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Found entity 1: X" {  } { { "X.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_A " "Found entity 1: CompMagnitude_M_A" {  } { { "CompMagnitude_M_A.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_B " "Found entity 1: CompMagnitude_M_B" {  } { { "CompMagnitude_M_B.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_A " "Found entity 1: M_A" {  } { { "M_A.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_B " "Found entity 1: M_B" {  } { { "M_B.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lfpab/projetoula_sd/projetosd1/circuitos/complemento_e_igualdade/aigualb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/lfpab/projetoula_sd/projetosd1/circuitos/complemento_e_igualdade/aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aigualb " "Found entity 1: aigualb" {  } { { "../Complemento_e_igualdade/aigualb.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/Complemento_e_igualdade/aigualb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lfpab/projetoula_sd/projetosd1/circuitos/complemento_e_igualdade/complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/lfpab/projetoula_sd/projetosd1/circuitos/complemento_e_igualdade/complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Found entity 1: complemento2" {  } { { "../Complemento_e_igualdade/complemento2.bdf" "" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/Complemento_e_igualdade/complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750898611817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898611817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M_A " "Elaborating entity \"M_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750898611836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_A CompMagnitude_M_A:inst9 " "Elaborating entity \"CompMagnitude_M_A\" for hierarchy \"CompMagnitude_M_A:inst9\"" {  } { { "M_A.bdf" "inst9" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_A.bdf" { { 80 328 424 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750898611841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X CompMagnitude_M_A:inst9\|X:inst1 " "Elaborating entity \"X\" for hierarchy \"CompMagnitude_M_A:inst9\|X:inst1\"" {  } { { "CompMagnitude_M_A.bdf" "inst1" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_A.bdf" { { 584 304 400 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750898611841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_B CompMagnitude_M_B:inst10 " "Elaborating entity \"CompMagnitude_M_B\" for hierarchy \"CompMagnitude_M_B:inst10\"" {  } { { "M_A.bdf" "inst10" { Schematic "D:/Users/lfpab/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_A.bdf" { { 352 328 424 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750898611842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750898612086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750898612287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750898612287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750898612302 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750898612302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750898612302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750898612302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750898612310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 21:43:32 2025 " "Processing ended: Wed Jun 25 21:43:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750898612310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750898612310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750898612310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750898612310 ""}
