verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rdl1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../rdl1.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_hb_0_0/sim/design_1_hb_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/5e1d/hdl/ip_pwmr_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5e1d/src/my_ver_lib.v" \
"../../../bd/design_1/ipshared/5e1d/hdl/ip_pwmr_v1_0.v" \
"../../../bd/design_1/ip/design_1_ip_pwmr_0_0/sim/design_1_ip_pwmr_0_0.v" \
"../../../bd/design_1/ip/design_1_ip_pwmr_0_1/sim/design_1_ip_pwmr_0_1.v" \
"../../../bd/design_1/ip/design_1_ip_pwmr_0_2/sim/design_1_ip_pwmr_0_2.v" \
"../../../bd/design_1/ip/design_1_ip_pwmr_2_0/sim/design_1_ip_pwmr_2_0.v" \
"../../../bd/design_1/ip/design_1_gpio_breakkout_0_1/sim/design_1_gpio_breakkout_0_1.v" \
"../../../bd/design_1/ipshared/ab05/hdl/ip_pwm_2020p2_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ab05/src/pwm.v" \
"../../../bd/design_1/ipshared/ab05/hdl/ip_pwm_2020p2_v1_0.v" \
"../../../bd/design_1/ip/design_1_ip_pwm_2020p2_0_0/sim/design_1_ip_pwm_2020p2_0_0.v" \
"../../../bd/design_1/ip/design_1_ip_pwm_2020p2_0_1/sim/design_1_ip_pwm_2020p2_0_1.v" \
"../../../bd/design_1/ip/design_1_ip_pwm_2020p2_0_2/sim/design_1_ip_pwm_2020p2_0_2.v" \
"../../../bd/design_1/ip/design_1_ip_pwm_2020p2_0_3/sim/design_1_ip_pwm_2020p2_0_3.v" \
"../../../bd/design_1/ip/design_1_ip_pwm_2020p2_0_4/sim/design_1_ip_pwm_2020p2_0_4.v" \
"../../../bd/design_1/ipshared/bb37/src/imu.v" \
"../../../bd/design_1/ipshared/bb37/hdl/ip_imu_2020p2_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/bb37/src/my_ver_lib.v" \
"../../../bd/design_1/ipshared/bb37/src/ping_pong.v" \
"../../../bd/design_1/ipshared/bb37/src/serial_if.v" \
"../../../bd/design_1/ipshared/bb37/hdl/ip_imu_2020p2_v1_0.v" \
"../../../bd/design_1/ip/design_1_ip_imu_2020p2_0_1/sim/design_1_ip_imu_2020p2_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
