# RTL Design Practice Problems (QuickSilicon)

This repository contains solutions to the RTL design challenges provided in the **"21 Days RTL Design Course"** by QuickSilicon.

Each day's challenge focuses on core RTL design principles using Verilog/SystemVerilog and aims to strengthen digital design fundamentals through hands-on problem solving.

## Challenge List
 -----------------------------------------------------------------------------------
| Day | Problem Name                     |                                          |
|-----|----------------------------------|------------------------------------------
| 1   | Basic 2:1 Multiplexer            | | 12  | Sequence Detector                |
| 2   | D Flip FLop                      | | 13  | Muxes                            |
| 3   | Edge Detector                    | | 14  | Fixed Priority Encoder           |
| 4   | Simple ALU                       | | 15  | Masked Round Robin Arbiter       |
| 5   | Odd Counter                      | | 16  | APB Master                       |
| 6   | Shift Register                   | | 17  | Simple Memory Interface          |
| 7   | LFSR                             | | 18  | APB Slave                        |
| 8   | Binary to One Hot                | | 19  | Synchronous FIFO                 |
| 9   | Binary to Gray                   | | 20  | APB System                       |
| 10  | Self Reloading Counter           | | 21  | Day 21                           |
| 11  | Parallel to Serial               | | 22  | Day 22                           |
 -----------------------------------------------------------------------------------
ðŸ”—(https://quicksilicon.in/course/21daysofrtl)

