Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 15:15:57 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                    Instance                                   |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                  |                                                                           (top) |       1846 |       1800 |       0 |   46 | 1553 |     32 |      0 |    0 |          4 |
|   bd_0_i                                                                      |                                                                            bd_0 |       1846 |       1800 |       0 |   46 | 1553 |     32 |      0 |    0 |          4 |
|     hls_inst                                                                  |                                                                 bd_0_hls_inst_0 |       1846 |       1800 |       0 |   46 | 1553 |     32 |      0 |    0 |          4 |
|       (hls_inst)                                                              |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                    |                                                      bd_0_hls_inst_0_corr_accel |       1846 |       1800 |       0 |   46 | 1553 |     32 |      0 |    0 |          4 |
|         (inst)                                                                |                                                      bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                       |                                        bd_0_hls_inst_0_corr_accel_control_s_axi |         70 |         70 |       0 |    0 |  183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                    |                                              bd_0_hls_inst_0_corr_accel_compute |       1310 |       1264 |       0 |   46 |  985 |      0 |      0 |    0 |          4 |
|           (grp_compute_fu_291)                                                |                                              bd_0_hls_inst_0_corr_accel_compute |         14 |         14 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         18 |         18 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_103 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_98        |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         87 |         87 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_98)    |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         37 |         37 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_102 |         50 |         50 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_154_4_fu_110                        |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         63 |         55 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_154_4_fu_110)                    |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         45 |         37 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_101 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_5_fu_90                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |         20 |         20 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_5_fu_90)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_100 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_120       |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |         47 |         47 |       0 |    0 |  101 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_120)   |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |          4 |          4 |       0 |    0 |   99 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_99 |         43 |         43 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_132       |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |         89 |         89 |       0 |    0 |   55 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_132)   |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |         35 |         35 |       0 |    0 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_98 |         54 |         54 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_144     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |         54 |         54 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_144) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |          6 |          6 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_97 |         48 |         48 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_204_12_fu_156                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         47 |         39 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_204_12_fu_156)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         27 |         19 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_96 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_215_13_fu_165                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |        155 |        147 |       0 |    8 |  134 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_215_13_fu_165)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |         12 |          4 |       0 |    8 |   43 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_83 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U76                                      |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |        129 |        129 |       0 |    0 |   89 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U76)                                  |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                        |                          bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip |        129 |        129 |       0 |    0 |   57 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_227_14_fu_173                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_227_14 |        136 |        128 |       0 |    8 |  138 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_227_14_fu_173)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_227_14 |         25 |         17 |       0 |    8 |  104 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U81                                   |                          bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |         61 |         61 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U81)                               |                          bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                     |                       bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         61 |         61 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_77 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U82                                     |                            bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                       |                         bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip |         28 |         28 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_235_15_fu_181                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_235_15 |         31 |         31 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_235_15_fu_181)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_235_15 |         12 |         12 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_76 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_195     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 |         89 |         75 |       0 |   14 |   55 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_195) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 |         38 |         24 |       0 |   14 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_75 |         51 |         51 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U102                                 |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        115 |        115 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U102)                             |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                    |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        115 |        115 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)                |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |        115 |        115 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U103                                   |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        293 |        293 |       0 |    0 |  116 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U103)                               |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                      |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        293 |        293 |       0 |    0 |   84 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                  |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |         76 |         76 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |        217 |        217 |       0 |    0 |   84 |      0 |      0 |    0 |          0 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U104                                  |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         52 |         52 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U104)                              |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                     |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         52 |         52 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                 |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_221                                            |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         68 |         68 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                        |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         59 |         59 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_305                                            |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        333 |        333 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_305)                                        |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        327 |        327 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |               bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          6 |          6 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                         |                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |         24 |         24 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                          |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |         17 |         17 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |         16 |         16 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                            |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


