Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 56d406700ff747b6b2f654f85b26f27f --debug all --relax --mt 8 -d WORKING_DIR=/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb -L xil_defaultlib -L xbip_utils_v3_0_5 -L c_reg_fd_v12_0_1 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_1 -L xbip_dsp48_addsub_v3_0_1 -L xbip_addsub_v3_0_1 -L c_addsub_v12_0_8 -L c_gate_bit_v12_0_1 -L xbip_counter_v3_0_1 -L c_counter_binary_v12_0_8 -L axi_utils_v2_0_1 -L fir_compiler_v7_2_5 -L c_mux_bit_v12_0_1 -L c_shift_ram_v12_0_8 -L xbip_bram18k_v3_0_1 -L mult_gen_v12_0_10 -L cmpy_v6_0_10 -L floating_point_v7_0_11 -L xfft_v9_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot noc_block_fir_tb_behav xil_defaultlib.noc_block_fir_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
WARNING: [VRFC 10-1783] select index -1 into value is out of bounds [/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.conv_pkg
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package xfft_v9_0_9.xfft_v9_0_9_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_10.cmpy_v6_0_10_pkg
Compiling package floating_point_v7_0_11.floating_point_v7_0_11_consts
Compiling package floating_point_v7_0_11.floating_point_v7_0_11_exp_table...
Compiling package floating_point_v7_0_11.floating_point_v7_0_11_pkg
Compiling package xfft_v9_0_9.pkg
Compiling package xfft_v9_0_9.xfft_v9_0_9_axi_pkg
Compiling package axi_utils_v2_0_1.global_util_pkg
Compiling package axi_utils_v2_0_1.axi_utils_comps
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling package xbip_addsub_v3_0_1.xbip_addsub_v3_0_1_viv_comp
Compiling package c_addsub_v12_0_8.c_addsub_v12_0_8_pkg
Compiling package c_addsub_v12_0_8.c_addsub_v12_0_8_pkg_legacy
Compiling package c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv_comp
Compiling package c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_pkg
Compiling package c_mux_bit_v12_0_1.c_mux_bit_v12_0_1_viv_comp
Compiling package xfft_v9_0_9.quarter_sin_tw_table
Compiling package xfft_v9_0_9.quarter2_sin_tw_table
Compiling package mult_gen_v12_0_10.dsp_pkg
Compiling package ieee.std_logic_textio
Compiling package c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_viv_com...
Compiling package xbip_counter_v3_0_1.xbip_counter_v3_0_1_viv_comp
Compiling package xbip_counter_v3_0_1.xbip_counter_v3_0_1_pkg
Compiling package c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_pkg
Compiling package fir_compiler_v7_2_5.fir_compiler_v7_2_5_viv_comp
Compiling package fir_compiler_v7_2_5.globals_pkg
Compiling package fir_compiler_v7_2_5.components
Compiling module xil_defaultlib.settings_bus_t(SR_AWIDTH=16)
Compiling module xil_defaultlib.settings_bus_master(SR_AWIDTH=16...
Compiling module xil_defaultlib.settings_bus_t(RB_DWIDTH=32)
Compiling module xil_defaultlib.settings_bus_master(RB_DWIDTH=32...
Compiling module xil_defaultlib.axi_slave_mux(FIFO_WIDTH=64,DST_...
Compiling module xil_defaultlib.axi_forwarding_cam(BASE=0,WIDTH=...
Compiling module xil_defaultlib.axi_crossbar(NUM_INPUTS=3,NUM_OU...
Compiling module xil_defaultlib.settings_bus_t
Compiling module xil_defaultlib.settings_bus_slave
Compiling module xil_defaultlib.axis_t(DWIDTH=64)
Compiling module xil_defaultlib.cvita_slave
Compiling module xil_defaultlib.cvita_master
Compiling module xil_defaultlib.axis_t
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.rfnoc_block_streamer_default
WARNING: [VRFC 10-525] concatenation member label not yet supported; label ignored [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh:441]
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=1,STAGES...
Compiling module xil_defaultlib.synchronizer(STAGES=2,INITIAL_VA...
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=5,STAGES...
Compiling module xil_defaultlib.synchronizer(WIDTH=5,STAGES=2)
Compiling module xil_defaultlib.bin2gray(WIDTH=5)
Compiling module xil_defaultlib.gray2bin(WIDTH=5)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=65)
Compiling module unisims_ver.SRLC32E
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=65)
Compiling module xil_defaultlib.axi_mux4(BUFFER=1)
Compiling module xil_defaultlib.axi_demux4_default
Compiling module xil_defaultlib.axi_demux(SIZE=1)
Compiling module xil_defaultlib.axi_mux(PRE_FIFO_SIZE=0,SIZE=1)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=8'b0101)
Compiling module xil_defaultlib.cvita_hdr_parser(REGISTER=0)
Compiling module xil_defaultlib.time_compare
Compiling module xil_defaultlib.cvita_hdr_encoder
Compiling module xil_defaultlib.cmd_pkt_proc(RB_AWIDTH=3,USE_TIM...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0101,widt...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01111101)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0111,widt...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01111110)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0110,widt...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01000,wid...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=8'b01...
Compiling module xil_defaultlib.axi_fifo_bram(WIDTH=65,SIZE=8'b0...
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=8'b01010)
Compiling module xil_defaultlib.axi_fifo_cascade(WIDTH=65,SIZE=8...
Compiling module xil_defaultlib.axi_packet_gate(SIZE=8'b01010)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b010)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b011,width...
Compiling module xil_defaultlib.source_flow_control(SR_FLOW_CTRL...
Compiling module xil_defaultlib.noc_output_port(SR_FLOW_CTRL_WIN...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=8'b01...
Compiling module xil_defaultlib.axi_fifo_bram(WIDTH=65,SIZE=8'b0...
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=8'b01011)
Compiling module xil_defaultlib.chdr_fifo_large(SIZE=8'b01011)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=65)
Compiling module xil_defaultlib.cvita_hdr_parser_default
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=128)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=5)
Compiling module xil_defaultlib.chdr_framer(SIZE=5,WIDTH=64)
Compiling module xil_defaultlib.flow_control_responder(SR_FLOW_C...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0100,widt...
Compiling module xil_defaultlib.packet_error_responder(SR_ERROR_...
Compiling module xil_defaultlib.noc_responder(SR_FLOW_CTRL_CYCS_...
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=1)
Compiling module xil_defaultlib.axi_mux(POST_FIFO_SIZE=1,SIZE=2)
Compiling module xil_defaultlib.noc_input_port(SR_FLOW_CTRL_CYCS...
Compiling module xil_defaultlib.noc_shell(NOC_ID=64'b11111111111...
Compiling module xil_defaultlib.axi_fifo(WIDTH=128)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65)
Compiling module xil_defaultlib.chdr_deframer
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=11)
Compiling module xil_defaultlib.axi_fifo_bram(WIDTH=65,SIZE=11)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=11)
Compiling module xil_defaultlib.chdr_framer(SIZE=11,USE_SEQ_NUM=...
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo(WIDTH=33,SIZE=5)
Compiling module xil_defaultlib.axi_wrapper(MTU=11,SIMPLE_MODE=0...
Compiling module xil_defaultlib.axi_demux_default
Compiling module xil_defaultlib.axi_mux(SIZE=2)
Compiling module xil_defaultlib.noc_block_export_io(NUM_PORTS=1)
Compiling module xil_defaultlib.noc_output_port(SR_FLOW_CTRL_WIN...
Compiling module xil_defaultlib.noc_shell(NOC_ID=64'b10010001111...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=10)
Compiling module xil_defaultlib.axi_fifo_bram(WIDTH=65,SIZE=10)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=10)
Compiling module xil_defaultlib.chdr_framer(SIZE=10,USE_SEQ_NUM=...
Compiling module xil_defaultlib.axi_wrapper_default
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10000000)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10000001)
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture structural of entity xil_defaultlib.single_reg_w_init [\single_reg_w_init(1,0,"0000")(0...]
Compiling architecture structural of entity xil_defaultlib.synth_reg_w_init [\synth_reg_w_init(1,0,"0000",1)(...]
Compiling architecture behavior of entity xil_defaultlib.xlclockdriver [\xlclockdriver(1,1,5,0)\]
Compiling architecture structural of entity xil_defaultlib.channelizer_default_clock_driver [channelizer_default_clock_driver...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_bdd8f18cc3 [sysgen_reinterpret_bdd8f18cc3_de...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlslice [\channelizer_xlslice(15,0,32,16)...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlslice [\channelizer_xlslice(31,16,32,16...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x21 [channelizer_subsystem_x21_defaul...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_concat_9880d5e3f1 [sysgen_concat_9880d5e3f1_default]
Compiling architecture behavior of entity xil_defaultlib.convert_func_call_channelizer_xlconvert [\convert_func_call_channelizer_x...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlconvert [\channelizer_xlconvert(24,15,2,1...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_922c754f75 [sysgen_reinterpret_922c754f75_de...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x21 [channelizer_subsystem1_x21_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_642dc72dc5 [sysgen_constant_642dc72dc5_defau...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(1,16,true,false,13...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_slave [\glb_ifx_slave(1,16,true,false,1...]
Compiling architecture synth of entity xfft_v9_0_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(1,1,0)\]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(33,16,true,false,1...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_slave [\glb_ifx_slave(33,16,true,false,...]
Compiling architecture synth of entity xfft_v9_0_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(33,1,1)\]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(49,16,true,true,14...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_master [\glb_ifx_master(49,16,14,14)\]
Compiling architecture synth of entity xfft_v9_0_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(49,1)\]
Compiling architecture synth of entity xfft_v9_0_9.axi_wrapper [\axi_wrapper(1,7,3,0,0,16,24,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.equ_rtl [\equ_rtl("kintex7",1,0,7)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,1,7,0)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,2,7,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",23,7,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",23,1,1,0,0,...]
Compiling architecture fd_v of entity unisim.FD [\FD('0')\]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",6,1,0,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",23,1,0,0,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,16,0,0,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,16,0,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",6,17,0,1,0,...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",17,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_delay_mux [\r22_delay_mux("kintex7",6,17,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_delay_mux [\r22_delay_mux("kintex7",6,17,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",7,6,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-3,6,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture synth of entity xfft_v9_0_9.r22_srl_memory [\r22_srl_memory("kintex7",34,60,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_memory [\r22_memory("kintex7",0,34,6,3,1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E("SAFE",1,1,1,false,"MATC...]
Compiling architecture xilinx of entity xfft_v9_0_9.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(17...]
Compiling architecture xilinx of entity xfft_v9_0_9.bf_dsp_bypass [\bf_dsp_bypass("kintex7",17,1,1,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bfly_byp [\r22_bfly_byp("kintex7",17,1,1,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf [\r22_bf("kintex7",7,0,0,16,0,6,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,1,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,1,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,17,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",6,18,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",18,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_delay_mux [\r22_delay_mux("kintex7",6,18,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_delay_mux [\r22_delay_mux("kintex7",6,18,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",7,5,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-2,5,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture synth of entity xfft_v9_0_9.r22_srl_memory [\r22_srl_memory("kintex7",36,28,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_memory [\r22_memory("kintex7",0,36,5,3,1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("10001000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E("SAFE",1,1,1,false,"MATC...]
Compiling architecture xilinx of entity xfft_v9_0_9.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(18,1,1)...]
Compiling architecture xilinx of entity xfft_v9_0_9.bf_dsp_bypass [\bf_dsp_bypass("kintex7",18,1,1,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bfly_byp [\r22_bfly_byp("kintex7",18,1,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf [\r22_bf("kintex7",7,0,0,17,0,6,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",8,7,0,1,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",8,1,0,0,0,0...]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(7,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(7,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.adder [\adder("kintex7",7,6,7,0,0,0,0,1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111100000000111100001...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus4 [\mux_bus4("kintex7",7,4,1,0,2)(1...]
Compiling architecture xilinx of entity xfft_v9_0_9.twgen_distmem [\twgen_distmem(6,18,1)\]
Compiling architecture xilinx of entity xfft_v9_0_9.twiddle_gen [\twiddle_gen("kintex7",0,6,18,1)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_tw_gen [\r22_tw_gen("kintex7",5,0,18,1)(...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(19,18,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.dsp [\dsp("kintex7",19,0,18,0,1,0,3,0...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("kintex7",19,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.dsp [\dsp("kintex7",19,0,18,0,1,0,3,0...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("kintex7",19,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.dsp [\dsp("kintex7",19,0,18,0,1,0,3,0...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("kintex7",19,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.input_negation [\input_negation("kintex7",18,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"kintex7",18,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_v6_0_10_synth [\cmpy_v6_0_10_synth(0,"kintex7",...]
Compiling architecture xilinx of entity xfft_v9_0_9.cmpy [\cmpy("kintex7",18,18,27,1,0,1,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",5,0,"00000...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,20,0,1,0,...]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1000000000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",19,0,"1000...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(19...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.unbiased_round [\unbiased_round("kintex7",25,19,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",6,7,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-8,18,0,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_pe [\r22_pe("kintex7",6,16,18,19,8,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,3,7,0)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,4,7,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",41,5,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",41,1,1,0,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",20,1,0,0,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",41,1,0,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",0,1,0,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",16,1,0,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",16,19,0,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",19,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",16,20,0,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",20,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf_sp [\r22_bf_sp("kintex7",0,0,19,2,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",8,20,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",8,21,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",21,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf_sp [\r22_bf_sp("kintex7",0,0,20,2,1,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",29,5,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",29,1,0,0,0,...]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(5,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(5,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.adder [\adder("kintex7",5,4,5,0,0,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus4 [\mux_bus4("kintex7",5,4,1,0,2)(1...]
Compiling architecture xilinx of entity xfft_v9_0_9.twgen_distmem [\twgen_distmem(4,18,1)\]
Compiling architecture xilinx of entity xfft_v9_0_9.twiddle_gen [\twiddle_gen("kintex7",0,4,18,1)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_tw_gen [\r22_tw_gen("kintex7",3,0,18,1)(...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,0,1,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity cmpy_v6_0_10.delay_line [\delay_line("kintex7",false,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(21,18,0,0,0,25,18)\]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult("kintex7",21,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_4_dsp48 [\cmpy_4_dsp48(0,"kintex7",21,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_v6_0_10_synth [\cmpy_v6_0_10_synth(0,"kintex7",...]
Compiling architecture xilinx of entity xfft_v9_0_9.cmpy [\cmpy("kintex7",21,18,30,1,0,1,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,22,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",21,0,"1000...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(21...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.unbiased_round [\unbiased_round("kintex7",27,21,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",19,5,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-29,21,0,1,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_pe [\r22_pe("kintex7",4,19,18,21,6,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,5,7,0)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",0,6,7,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",23,3,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,1,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,21,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,22,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",22,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf_sp [\r22_bf_sp("kintex7",0,0,21,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,23,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",23,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf_sp [\r22_bf_sp("kintex7",0,0,22,1,1,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",11,3,0,1,0,...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",11,1,0,0,0,...]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(3,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(3,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.adder [\adder("kintex7",3,2,3,0,0,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus4 [\mux_bus4("kintex7",3,4,1,0,2)(1...]
Compiling architecture xilinx of entity xfft_v9_0_9.twgen_distmem [\twgen_distmem(2,18,1)\]
Compiling architecture xilinx of entity xfft_v9_0_9.twiddle_gen [\twiddle_gen("kintex7",0,2,18,1)...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_tw_gen [\r22_tw_gen("kintex7",1,0,18,1)(...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(23,18,0,0,0,25,18)\]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult("kintex7",23,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_4_dsp48 [\cmpy_4_dsp48(0,"kintex7",23,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_10.cmpy_v6_0_10_synth [\cmpy_v6_0_10_synth(0,"kintex7",...]
Compiling architecture xilinx of entity xfft_v9_0_9.cmpy [\cmpy("kintex7",23,18,32,1,0,1,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,24,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",23,0,"1000...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(23...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.unbiased_round [\unbiased_round("kintex7",29,23,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",7,3,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-11,23,0,1,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_pe [\r22_pe("kintex7",2,21,18,23,4,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",3,1,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,23,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,24,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.mux_bus2 [\mux_bus2("kintex7",24,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_bf_sp [\r22_bf_sp("kintex7",0,0,23,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",6,1,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,1,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",-1,25,0,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_pe [\r22_pe("kintex7",0,23,18,24,2,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,7,1,1,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,7,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",0,7,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",1,48,0,1,0,...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,1,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(1,0,"00000000000000000...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(1,"000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_9.dpm [\dpm("kintex7",48,7,2,1)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_memory [\r22_memory("kintex7",1,48,7,2,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,7,1,1,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",4,1,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",0,1,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",3,16,1,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_busy [\r22_busy("kintex7")(1,7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(4,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",4,0,"0111"...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_sat [\cnt_sat("kintex7",8)(1,7)\]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(5,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",5,0,"00101...]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_sat [\cnt_sat("kintex7",26)(1,7)\]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(6,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",6,0,"01001...]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_sat [\cnt_sat("kintex7",44)(1,7)\]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(2,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",2,0,"00",1...]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_sat [\cnt_sat("kintex7",3)(1,7)\]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(3,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture xilinx of entity xfft_v9_0_9.logic_gate [\logic_gate("kintex7",3,0,"000",...]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_sat [\cnt_sat("kintex7",7)(1,7)\]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(7,(others ...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(7,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_viv [\c_addsub_v12_0_8_viv(0,"kintex7...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1001000000001001000000000...]
Compiling architecture xilinx of entity xfft_v9_0_9.equ_rtl [\equ_rtl("kintex7",0,0,7)(1,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.cnt_tc_rtl_a [\cnt_tc_rtl_a("kintex7",7,0)(1,7...]
Compiling architecture struct of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_legacy [\c_shift_ram_v12_0_8_legacy("kin...]
Compiling architecture synth of entity c_shift_ram_v12_0_8.c_shift_ram_v12_0_8_viv [\c_shift_ram_v12_0_8_viv("kintex...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",3,1,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_flow_ctrl [\r22_flow_ctrl("kintex7",23,41,2...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_9.r22_cnt_ctrl [\r22_cnt_ctrl("kintex7",1,1,7,0)...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",3,7,0,1,0,0...]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",2,1,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_9.shift_ram [\shift_ram("kintex7",3,16,0,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_9.xfft_v9_0_9_d [\xfft_v9_0_9_d("kintex7",7,1,1,0...]
Compiling architecture synth of entity xfft_v9_0_9.xfft_v9_0_9_core [\xfft_v9_0_9_core("kintex7",1,7,...]
Compiling architecture synth of entity xfft_v9_0_9.xfft_v9_0_9_viv [\xfft_v9_0_9_viv("kintex7",8,32,...]
Compiling architecture xilinx of entity xfft_v9_0_9.xfft_v9_0_9 [\xfft_v9_0_9("kintex7",8,32,48,1...]
Compiling architecture channelizer_xfft_v9_0_i0_arch of entity xil_defaultlib.channelizer_xfft_v9_0_i0 [channelizer_xfft_v9_0_i0_default]
Compiling architecture behavior of entity xil_defaultlib.xlfast_fourier_transform_756e4e2fc251c6a53d2ed97e516011c7 [xlfast_fourier_transform_756e4e2...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_inverter_8a005d8288 [sysgen_inverter_8a005d8288_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_fft1 [channelizer_fft1_default]
Compiling architecture structural of entity xil_defaultlib.srl17e [\srl17e(32,1)\]
Compiling architecture structural of entity xil_defaultlib.synth_reg [\synth_reg(32,1)\]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xldelay [\channelizer_xldelay(32,1,0,0)\]
Compiling architecture behavior of entity xil_defaultlib.sysgen_mux_07dfa30a7c [sysgen_mux_07dfa30a7c_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x24 [channelizer_subsystem_x24_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x22 [channelizer_subsystem1_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x22 [channelizer_subsystem2_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x24 [channelizer_subsystem3_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x24 [channelizer_subsystem4_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x25 [channelizer_subsystem5_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x25 [channelizer_subsystem6_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x24 [channelizer_subsystem7_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x23 [channelizer_subsystem1_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x18 [channelizer_subsystem_x18_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x17 [channelizer_subsystem1_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x17 [channelizer_subsystem2_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x21 [channelizer_subsystem3_x21_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x21 [channelizer_subsystem4_x21_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x21 [channelizer_subsystem5_x21_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x21 [channelizer_subsystem6_x21_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x21 [channelizer_subsystem7_x21_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x19 [channelizer_subsystem2_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x16 [channelizer_subsystem_x16_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x15 [channelizer_subsystem1_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x16 [channelizer_subsystem2_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x19 [channelizer_subsystem3_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x20 [channelizer_subsystem4_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x20 [channelizer_subsystem5_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x20 [channelizer_subsystem6_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x20 [channelizer_subsystem7_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x20 [channelizer_subsystem3_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x17 [channelizer_subsystem_x17_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x16 [channelizer_subsystem1_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x20 [channelizer_subsystem2_x20_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x23 [channelizer_subsystem3_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x23 [channelizer_subsystem4_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x24 [channelizer_subsystem5_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x24 [channelizer_subsystem6_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x23 [channelizer_subsystem7_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x19 [channelizer_subsystem4_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x20 [channelizer_subsystem_x20_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x18 [channelizer_subsystem1_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x18 [channelizer_subsystem2_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x22 [channelizer_subsystem3_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x22 [channelizer_subsystem4_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x22 [channelizer_subsystem5_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x23 [channelizer_subsystem6_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x22 [channelizer_subsystem7_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x23 [channelizer_subsystem5_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x19 [channelizer_subsystem_x19_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x19 [channelizer_subsystem1_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x23 [channelizer_subsystem2_x23_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x33 [channelizer_subsystem3_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x32 [channelizer_subsystem4_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x32 [channelizer_subsystem5_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x32 [channelizer_subsystem6_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x32 [channelizer_subsystem7_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x22 [channelizer_subsystem6_x22_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x25 [channelizer_subsystem_x25_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x24 [channelizer_subsystem1_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x24 [channelizer_subsystem2_x24_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x25 [channelizer_subsystem3_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x25 [channelizer_subsystem4_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x26 [channelizer_subsystem5_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x26 [channelizer_subsystem6_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x26 [channelizer_subsystem7_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x25 [channelizer_subsystem7_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x31 [channelizer_subsystem_x31_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x34 [channelizer_subsystem1_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x31 [channelizer_subsystem2_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x32 [channelizer_subsystem3_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x31 [channelizer_subsystem4_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x31 [channelizer_subsystem5_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x31 [channelizer_subsystem6_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x31 [channelizer_subsystem7_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem8_x2 [channelizer_subsystem8_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x23 [channelizer_subsystem_x23_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x26 [channelizer_subsystem_x26_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x26 [channelizer_subsystem1_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x26 [channelizer_subsystem2_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x26 [channelizer_subsystem3_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x26 [channelizer_subsystem4_x26_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x27 [channelizer_subsystem5_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x27 [channelizer_subsystem6_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x27 [channelizer_subsystem7_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x25 [channelizer_subsystem1_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x27 [channelizer_subsystem_x27_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x31 [channelizer_subsystem1_x31_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x30 [channelizer_subsystem2_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x30 [channelizer_subsystem3_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x30 [channelizer_subsystem4_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x30 [channelizer_subsystem5_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x30 [channelizer_subsystem6_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x30 [channelizer_subsystem7_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x25 [channelizer_subsystem2_x25_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x29 [channelizer_subsystem_x29_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x30 [channelizer_subsystem1_x30_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x29 [channelizer_subsystem2_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x27 [channelizer_subsystem3_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x29 [channelizer_subsystem4_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x29 [channelizer_subsystem5_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x29 [channelizer_subsystem6_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x29 [channelizer_subsystem7_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x29 [channelizer_subsystem3_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x13 [channelizer_subsystem_x13_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x29 [channelizer_subsystem1_x29_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x28 [channelizer_subsystem2_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x7 [channelizer_subsystem3_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x6 [channelizer_subsystem4_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x6 [channelizer_subsystem5_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x7 [channelizer_subsystem6_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x5 [channelizer_subsystem7_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x28 [channelizer_subsystem4_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x4 [channelizer_subsystem_x4_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x4 [channelizer_subsystem1_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x4 [channelizer_subsystem2_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x5 [channelizer_subsystem3_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x4 [channelizer_subsystem4_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x4 [channelizer_subsystem5_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x6 [channelizer_subsystem6_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x4 [channelizer_subsystem7_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x5 [channelizer_subsystem5_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x3 [channelizer_subsystem_x3_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x3 [channelizer_subsystem1_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x3 [channelizer_subsystem2_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x6 [channelizer_subsystem3_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x5 [channelizer_subsystem4_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x9 [channelizer_subsystem5_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x9 [channelizer_subsystem6_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x8 [channelizer_subsystem7_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x5 [channelizer_subsystem6_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x6 [channelizer_subsystem_x6_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x6 [channelizer_subsystem1_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x6 [channelizer_subsystem2_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x8 [channelizer_subsystem3_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x7 [channelizer_subsystem4_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x7 [channelizer_subsystem5_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x8 [channelizer_subsystem6_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x6 [channelizer_subsystem7_x6_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x7 [channelizer_subsystem7_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x5 [channelizer_subsystem_x5_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x5 [channelizer_subsystem1_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x5 [channelizer_subsystem2_x5_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x4 [channelizer_subsystem3_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x8 [channelizer_subsystem4_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x8 [channelizer_subsystem5_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x1 [channelizer_subsystem6_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x1 [channelizer_subsystem7_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem8 [channelizer_subsystem8_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x27 [channelizer_subsystem1_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x32 [channelizer_subsystem_x32_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x35 [channelizer_subsystem1_x35_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x34 [channelizer_subsystem2_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x28 [channelizer_subsystem3_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x27 [channelizer_subsystem4_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x28 [channelizer_subsystem5_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x28 [channelizer_subsystem6_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x28 [channelizer_subsystem7_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x36 [channelizer_subsystem1_x36_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x28 [channelizer_subsystem_x28_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x28 [channelizer_subsystem1_x28_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x1 [channelizer_subsystem2_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x1 [channelizer_subsystem3_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x1 [channelizer_subsystem4_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x0 [channelizer_subsystem5_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x0 [channelizer_subsystem6_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7 [channelizer_subsystem7_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x27 [channelizer_subsystem2_x27_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x0 [channelizer_subsystem_x0_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1 [channelizer_subsystem1_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2 [channelizer_subsystem2_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3 [channelizer_subsystem3_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x0 [channelizer_subsystem4_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5 [channelizer_subsystem5_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6 [channelizer_subsystem6_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x0 [channelizer_subsystem7_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x0 [channelizer_subsystem3_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem [channelizer_subsystem_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x2 [channelizer_subsystem1_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x0 [channelizer_subsystem2_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x3 [channelizer_subsystem3_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x3 [channelizer_subsystem4_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x3 [channelizer_subsystem5_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x4 [channelizer_subsystem6_x4_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x3 [channelizer_subsystem7_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4 [channelizer_subsystem4_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x2 [channelizer_subsystem_x2_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x0 [channelizer_subsystem1_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x2 [channelizer_subsystem2_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x2 [channelizer_subsystem3_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x2 [channelizer_subsystem4_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x1 [channelizer_subsystem5_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x3 [channelizer_subsystem6_x3_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x2 [channelizer_subsystem7_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x2 [channelizer_subsystem5_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x1 [channelizer_subsystem_x1_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x1 [channelizer_subsystem1_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x14 [channelizer_subsystem2_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x15 [channelizer_subsystem3_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x9 [channelizer_subsystem4_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x17 [channelizer_subsystem5_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x17 [channelizer_subsystem6_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x17 [channelizer_subsystem7_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x2 [channelizer_subsystem6_x2_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x12 [channelizer_subsystem_x12_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x12 [channelizer_subsystem1_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x12 [channelizer_subsystem2_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x13 [channelizer_subsystem3_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x14 [channelizer_subsystem4_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x16 [channelizer_subsystem5_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x16 [channelizer_subsystem6_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x15 [channelizer_subsystem7_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x16 [channelizer_subsystem7_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x11 [channelizer_subsystem_x11_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x11 [channelizer_subsystem1_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x11 [channelizer_subsystem2_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x14 [channelizer_subsystem3_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x15 [channelizer_subsystem4_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x19 [channelizer_subsystem5_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x19 [channelizer_subsystem6_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x19 [channelizer_subsystem7_x19_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem8_x1 [channelizer_subsystem8_x1_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x33 [channelizer_subsystem2_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x30 [channelizer_subsystem_x30_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x32 [channelizer_subsystem1_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x32 [channelizer_subsystem2_x32_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x35 [channelizer_subsystem3_x35_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x34 [channelizer_subsystem4_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x34 [channelizer_subsystem5_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x34 [channelizer_subsystem6_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x34 [channelizer_subsystem7_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x33 [channelizer_subsystem1_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x33 [channelizer_subsystem_x33_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x37 [channelizer_subsystem1_x37_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x35 [channelizer_subsystem2_x35_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x34 [channelizer_subsystem3_x34_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x33 [channelizer_subsystem4_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x33 [channelizer_subsystem5_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x33 [channelizer_subsystem6_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x33 [channelizer_subsystem7_x33_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x36 [channelizer_subsystem2_x36_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x15 [channelizer_subsystem_x15_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x14 [channelizer_subsystem1_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x15 [channelizer_subsystem2_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x17 [channelizer_subsystem3_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x16 [channelizer_subsystem4_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x18 [channelizer_subsystem5_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x18 [channelizer_subsystem6_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x18 [channelizer_subsystem7_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x18 [channelizer_subsystem3_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x14 [channelizer_subsystem_x14_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x13 [channelizer_subsystem1_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x13 [channelizer_subsystem2_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x16 [channelizer_subsystem3_x16_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x17 [channelizer_subsystem4_x17_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x14 [channelizer_subsystem5_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x13 [channelizer_subsystem6_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x11 [channelizer_subsystem7_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x18 [channelizer_subsystem4_x18_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x8 [channelizer_subsystem_x8_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x8 [channelizer_subsystem1_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x8 [channelizer_subsystem2_x8_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x10 [channelizer_subsystem3_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x11 [channelizer_subsystem4_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x11 [channelizer_subsystem5_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x10 [channelizer_subsystem6_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x9 [channelizer_subsystem7_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x12 [channelizer_subsystem5_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x7 [channelizer_subsystem_x7_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x7 [channelizer_subsystem1_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x7 [channelizer_subsystem2_x7_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x9 [channelizer_subsystem3_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x10 [channelizer_subsystem4_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x10 [channelizer_subsystem5_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x11 [channelizer_subsystem6_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x10 [channelizer_subsystem7_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x12 [channelizer_subsystem6_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x10 [channelizer_subsystem_x10_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x10 [channelizer_subsystem1_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x10 [channelizer_subsystem2_x10_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x12 [channelizer_subsystem3_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x13 [channelizer_subsystem4_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x15 [channelizer_subsystem5_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x15 [channelizer_subsystem6_x15_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x12 [channelizer_subsystem7_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x14 [channelizer_subsystem7_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x9 [channelizer_subsystem_x9_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x9 [channelizer_subsystem1_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x9 [channelizer_subsystem2_x9_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x11 [channelizer_subsystem3_x11_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem4_x12 [channelizer_subsystem4_x12_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem5_x13 [channelizer_subsystem5_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem6_x14 [channelizer_subsystem6_x14_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem7_x13 [channelizer_subsystem7_x13_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem8_x0 [channelizer_subsystem8_x0_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem3_x31 [channelizer_subsystem3_x31_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_logical_720ce09fd4 [sysgen_logical_720ce09fd4_defaul...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_logical_4e8d7dcc4d [sysgen_logical_4e8d7dcc4d_defaul...]
Compiling architecture passthrough_arch of entity xil_defaultlib.xlpassthrough [\xlpassthrough(1,1)\]
Compiling architecture behavior of entity xil_defaultlib.sysgen_inverter_78247f68f4 [sysgen_inverter_78247f68f4_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_frame_reverse [channelizer_frame_reverse_defaul...]
Compiling architecture behavior of entity xil_defaultlib.convert_func_call_channelizer_xlconvert [\convert_func_call_channelizer_x...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlconvert [\channelizer_xlconvert(16,0,2,18...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem_x22 [channelizer_subsystem_x22_defaul...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_2458d2460d [sysgen_reinterpret_2458d2460d_de...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlslice [\channelizer_xlslice(30,15,34,16...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem1_x20 [channelizer_subsystem1_x20_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_4d018ceb56 [sysgen_constant_4d018ceb56_defau...]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(7,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(7,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_legacy [\c_counter_binary_v12_0_8_legacy...]
Compiling architecture synth of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_viv [\c_counter_binary_v12_0_8_viv(0,...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8 [\c_counter_binary_v12_0_8(0,0,"k...]
Compiling architecture channelizer_c_counter_binary_v12_0_i0_arch of entity xil_defaultlib.channelizer_c_counter_binary_v12_0_i0 [channelizer_c_counter_binary_v12...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlcounter_free [\channelizer_xlcounter_free("cha...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_delay_068588fce4 [sysgen_delay_068588fce4_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_2d09704cbb [sysgen_relational_2d09704cbb_def...]
Compiling architecture structural of entity xil_defaultlib.channelizer_subsystem2_x21 [channelizer_subsystem2_x21_defau...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(37,128,false,true,...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_slave [\glb_ifx_slave(37,128,false,true...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,7,1,1,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,7,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(2,"kintex7",0,1,1,1,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(1,"kintex7",0,1,1,1,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(127,"kintex7",0,7,1,0,0,f...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(9,256,false,true,2...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_slave [\glb_ifx_slave(9,256,false,true,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.cnfg_and_reload [\cnfg_and_reload("kintex7",128,1...]
Compiling architecture synth of entity fir_compiler_v7_2_5.cntrl_delay [\cntrl_delay(0,3,false,6,0,buff_...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,0,(2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,2,(2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,4,(2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,6,(2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,8,(2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,10,(2...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,12,(2...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,14,(2...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,16,(2...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("kintex7",(2,1,true,0,16...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("kintex7",((coef,18,(2...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(129,"kintex7",0,18,1,1,0,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.buff [\buff("kintex7",129,0,false,true...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,48,0,0,0,fa...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,2,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,18,1,0,0,fa...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"kintex7",0,16,1,0,0,fa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture synth of entity fir_compiler_v7_2_5.calc [\calc("kintex7",(0,0,0,0,0,0,0,0...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_add [\addsub_mult_add("kintex7",0,0,3...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_add [\addsub_mult_add("kintex7",0,0,3...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Compiling architecture synth of entity fir_compiler_v7_2_5.calc [\calc("kintex7",(0,0,0,0,0,0,0,0...]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_add [\addsub_mult_add("kintex7",0,0,3...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_add [\addsub_mult_add("kintex7",0,0,3...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(26,"kintex7",0,1,1,0,0,fa...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(4,"kintex7",0,36,1,0,0,fa...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(1,"kintex7",0,1,3,1,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(1,"kintex7",0,1,3,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(23,"kintex7",0,1,1,1,1,fa...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_srl_fifo [\glb_srl_fifo(69,128,true,true,0...]
Compiling architecture xilinx of entity axi_utils_v2_0_1.glb_ifx_master [\glb_ifx_master(69,128,0,0)\]
Compiling architecture synth of entity fir_compiler_v7_2_5.single_rate [\single_rate("kintex7","./","cha...]
Compiling architecture synth of entity fir_compiler_v7_2_5.fir_compiler_v7_2_5_viv [\fir_compiler_v7_2_5_viv("kintex...]
Compiling architecture xilinx of entity fir_compiler_v7_2_5.fir_compiler_v7_2_5 [\fir_compiler_v7_2_5("kintex7","...]
Compiling architecture channelizer_fir_compiler_v7_2_i0_arch of entity xil_defaultlib.channelizer_fir_compiler_v7_2_i0 [channelizer_fir_compiler_v7_2_i0...]
Compiling architecture behavior of entity xil_defaultlib.xlfir_compiler_df4bbdc5b00c6166fd723747859206f3 [xlfir_compiler_df4bbdc5b00c6166f...]
Compiling architecture structural of entity xil_defaultlib.channelizer_poly_phase_filter [channelizer_poly_phase_filter_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_1.c_reg_fd_v12_0_1_viv [\c_reg_fd_v12_0_1_viv(2,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_8.c_addsub_v12_0_8_lut6_legacy [\c_addsub_v12_0_8_lut6_legacy(2,...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_fabric_legacy [\c_addsub_v12_0_8_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_8.c_addsub_v12_0_8_legacy [\c_addsub_v12_0_8_legacy("kintex...]
Compiling architecture synth of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_legacy [\c_counter_binary_v12_0_8_legacy...]
Compiling architecture synth of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8_viv [\c_counter_binary_v12_0_8_viv(0,...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_8.c_counter_binary_v12_0_8 [\c_counter_binary_v12_0_8(0,0,"k...]
Compiling architecture channelizer_c_counter_binary_v12_0_i1_arch of entity xil_defaultlib.channelizer_c_counter_binary_v12_0_i1 [channelizer_c_counter_binary_v12...]
Compiling architecture behavior of entity xil_defaultlib.channelizer_xlcounter_free [\channelizer_xlcounter_free("cha...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_cd0bc30257 [sysgen_relational_cd0bc30257_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_0475564a19 [sysgen_relational_0475564a19_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_e3e82d3f8a [sysgen_constant_e3e82d3f8a_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_91dd771d5a [sysgen_constant_91dd771d5a_defau...]
Compiling architecture structural of entity xil_defaultlib.channelizer_reset_register [channelizer_reset_register_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_logical_9d32272420 [sysgen_logical_9d32272420_defaul...]
Compiling architecture structural of entity xil_defaultlib.channelizer_channelizer [channelizer_channelizer_default]
Compiling architecture structural of entity xil_defaultlib.channelizer_implementation_interface_in [channelizer_implementation_inter...]
Compiling architecture structural of entity xil_defaultlib.channelizer_implementation_interface_out [channelizer_implementation_inter...]
Compiling architecture structural of entity xil_defaultlib.channelizer_struct [channelizer_struct_default]
Compiling architecture structural of entity xil_defaultlib.channelizer [channelizer_default]
Compiling module xil_defaultlib.noc_block_fir_default
Compiling module xil_defaultlib.noc_block_fir_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_2
Built simulation snapshot noc_block_fir_tb_behav
