#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e397c460a0 .scope module, "gates_testbench" "gates_testbench" 2 3;
 .timescale -12 -12;
v000001e397c91d00_0 .var "a", 0 0;
v000001e397c91b20_0 .var "b", 0 0;
v000001e397c911c0_0 .var "sel", 1 0;
v000001e397c91bc0_0 .net "y", 0 0, v000001e397c91a80_0;  1 drivers
S_000001e397c46230 .scope module, "uut" "gates_top" 2 11, 3 17 0, S_000001e397c460a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "y";
v000001e397c13ae0_0 .net "a", 0 0, v000001e397c91d00_0;  1 drivers
v000001e397c13b80_0 .net "and_out", 0 0, L_000001e397c92480;  1 drivers
v000001e397c13c20_0 .net "b", 0 0, v000001e397c91b20_0;  1 drivers
v000001e397c12ce0_0 .net "not_out", 0 0, L_000001e397c924f0;  1 drivers
v000001e397c12d80_0 .net "or_out", 0 0, L_000001e397c92790;  1 drivers
v000001e397c91c60_0 .net "sel", 1 0, v000001e397c911c0_0;  1 drivers
v000001e397c91a80_0 .var "y", 0 0;
E_000001e397c38f50 .event anyedge, v000001e397c91c60_0, v000001e397c44f80_0, v000001e397c13a40_0, v000001e397c46e70_0;
S_000001e397c46ab0 .scope module, "u_and" "and_gate" 3 24, 3 7 0, S_000001e397c46230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001e397c92480 .functor AND 1, v000001e397c91d00_0, v000001e397c91b20_0, C4<1>, C4<1>;
v000001e397c13560_0 .net "a", 0 0, v000001e397c91d00_0;  alias, 1 drivers
v000001e397c44ee0_0 .net "b", 0 0, v000001e397c91b20_0;  alias, 1 drivers
v000001e397c44f80_0 .net "y", 0 0, L_000001e397c92480;  alias, 1 drivers
S_000001e397c46c40 .scope module, "u_not" "not_gate" 3 26, 3 2 0, S_000001e397c46230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001e397c924f0 .functor NOT 1, v000001e397c91d00_0, C4<0>, C4<0>, C4<0>;
v000001e397c46dd0_0 .net "a", 0 0, v000001e397c91d00_0;  alias, 1 drivers
v000001e397c46e70_0 .net "y", 0 0, L_000001e397c924f0;  alias, 1 drivers
S_000001e397c138b0 .scope module, "u_or" "or_gate" 3 25, 3 12 0, S_000001e397c46230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001e397c92790 .functor OR 1, v000001e397c91d00_0, v000001e397c91b20_0, C4<0>, C4<0>;
v000001e397c463c0_0 .net "a", 0 0, v000001e397c91d00_0;  alias, 1 drivers
v000001e397c46460_0 .net "b", 0 0, v000001e397c91b20_0;  alias, 1 drivers
v000001e397c13a40_0 .net "y", 0 0, L_000001e397c92790;  alias, 1 drivers
    .scope S_000001e397c46230;
T_0 ;
    %wait E_000001e397c38f50;
    %load/vec4 v000001e397c91c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e397c91a80_0, 0, 1;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001e397c13b80_0;
    %store/vec4 v000001e397c91a80_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001e397c12d80_0;
    %store/vec4 v000001e397c91a80_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001e397c12ce0_0;
    %store/vec4 v000001e397c91a80_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e397c460a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e397c91d00_0, 0, 1;
T_1.0 ;
    %delay 2, 0;
    %load/vec4 v000001e397c91d00_0;
    %inv;
    %store/vec4 v000001e397c91d00_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001e397c460a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e397c91b20_0, 0, 1;
    %delay 1, 0;
T_2.0 ;
    %delay 2, 0;
    %load/vec4 v000001e397c91b20_0;
    %inv;
    %store/vec4 v000001e397c91b20_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001e397c460a0;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e397c460a0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e397c911c0_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e397c911c0_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e397c911c0_0, 0, 2;
    %delay 16, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gates_testbench.v";
    "gates.v";
