{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414512883509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414512883509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 11:14:43 2014 " "Processing started: Tue Oct 28 11:14:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414512883509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414512883509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414512883509 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414512884946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886233 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/RGB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886249 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/RGB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_registers.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_registers.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_capture.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_capture.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i3c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i3c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i3c2-Behavioral " "Found design unit 1: i3c2-Behavioral" {  } { { "i3c2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/i3c2.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886278 ""} { "Info" "ISGN_ENTITY_NAME" "1 i3c2 " "Found entity 1: i3c2" {  } { { "i3c2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/i3c2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/i2c_sender.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886288 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/i2c_sender.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886299 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/address_Generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886309 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/address_Generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer2-SYN " "Found design unit 1: frame_buffer2-SYN" {  } { { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886320 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer2 " "Found entity 1: frame_buffer2" {  } { { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414512886605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green top_level.vhd(166) " "Verilog HDL or VHDL warning at top_level.vhd(166): object \"green\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414512886608 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue top_level.vhd(166) " "Verilog HDL or VHDL warning at top_level.vhd(166): object \"blue\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414512886608 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:Inst_vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:Inst_vga_pll\"" {  } { { "top_level.vhd" "Inst_vga_pll" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:Inst_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga_pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:Inst_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga_pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512886779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:Inst_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:Inst_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886789 ""}  } { { "vga_pll.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/vga_pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414512886789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/vga_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512886965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512886965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:Inst_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:Inst_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Inst_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:Inst_debounce\"" {  } { { "top_level.vhd" "Inst_debounce" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512886996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887006 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "inputs\[15..1\] ov7670_controller.vhd(42) " "Using initial value X (don't care) for net \"inputs\[15..1\]\" at ov7670_controller.vhd(42)" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_controller.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414512887016 "|top_level|ov7670_controller:Inst_ov7670_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3c2 ov7670_controller:Inst_ov7670_controller\|i3c2:Inst_i3c2 " "Elaborating entity \"i3c2\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i3c2:Inst_i3c2\"" {  } { { "ov7670_controller.vhd" "Inst_i3c2" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/ov7670_controller.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer2 frame_buffer2:Inst_frame_buffer " "Elaborating entity \"frame_buffer2\" for hierarchy \"frame_buffer2:Inst_frame_buffer\"" {  } { { "top_level.vhd" "Inst_frame_buffer" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer2.vhd" "altsyncram_component" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262145 " "Parameter \"numwords_a\" = \"262145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262145 " "Parameter \"numwords_b\" = \"262145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887161 ""}  } { { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414512887161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_muj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_muj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_muj1 " "Found entity 1: altsyncram_muj1" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512887541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512887541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_muj1 frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated " "Elaborating entity \"altsyncram_muj1\" for hierarchy \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cua " "Found entity 1: decode_cua" {  } { { "db/decode_cua.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/decode_cua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512887742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512887742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cua frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|decode_cua:decode2 " "Elaborating entity \"decode_cua\" for hierarchy \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|decode_cua:decode2\"" {  } { { "db/altsyncram_muj1.tdf" "decode2" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5aa " "Found entity 1: decode_5aa" {  } { { "db/decode_5aa.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/decode_5aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512887918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512887918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5aa frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|decode_5aa:rden_decode_b " "Elaborating entity \"decode_5aa\" for hierarchy \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|decode_5aa:rden_decode_b\"" {  } { { "db/altsyncram_muj1.tdf" "rden_decode_b" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512887929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qb " "Found entity 1: mux_7qb" {  } { { "db/mux_7qb.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/mux_7qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512888189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512888189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7qb frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|mux_7qb:mux3 " "Elaborating entity \"mux_7qb\" for hierarchy \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|mux_7qb:mux3\"" {  } { { "db/altsyncram_muj1.tdf" "mux3" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512888195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512888244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512888249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512888259 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a3 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a4 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a5 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a6 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a7 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a12 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a13 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a14 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a15 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a19 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a27 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a28 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a29 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a30 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a31 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a36 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a37 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a38 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a39 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a43 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a51 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a52 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a53 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a54 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a55 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a60 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a61 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a62 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a63 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a64 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a65 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a66 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a67 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a72 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2426 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a73 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a74 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a75 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a76 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a77 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a78 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a79 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a84 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a85 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a86 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2888 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a87 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a88 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a89 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 2987 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a90 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a91 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3053 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a96 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a97 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3251 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a98 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3284 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a99 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a100 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a101 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a102 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a103 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a108 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a109 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a110 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a111 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a112 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a113 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a114 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a115 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 3845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a120 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a121 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4043 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a122 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a123 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a124 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a125 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a126 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a127 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a132 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a133 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a134 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a135 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a136 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a137 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a138 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a139 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a144 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4802 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a145 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4835 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a146 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4868 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a147 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a148 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a149 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a150 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a151 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5033 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a156 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a157 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a158 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5264 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a159 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5297 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a160 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a161 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5363 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a162 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a163 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5429 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a168 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a169 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a170 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a171 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5693 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a172 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a173 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a174 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a175 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a180 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 5990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a181 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a182 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6056 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a183 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6089 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a184 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a185 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a186 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a187 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6221 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a192 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a193 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6419 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a194 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a195 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a196 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a197 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a198 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6584 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a199 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6617 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a204 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a205 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a206 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6848 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a207 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6881 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a208 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6914 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a209 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6947 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a210 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 6980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a211 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7013 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a216 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a217 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a218 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a219 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a220 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a221 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a222 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7376 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a223 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a228 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a229 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a230 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a231 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7673 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a232 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7706 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a233 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a234 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a235 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a240 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 7970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a241 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8003 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a242 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8036 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a243 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8069 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a244 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a245 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a246 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a247 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8201 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a252 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a253 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a254 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8432 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a255 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a256 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a257 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a258 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a259 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a264 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a265 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8795 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a266 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8828 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a267 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8861 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a268 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a269 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a270 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a271 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 8993 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a276 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a277 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a278 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a279 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9257 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a280 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a281 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a282 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9356 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a283 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9389 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a288 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a289 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a290 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a291 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9653 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a292 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a293 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a294 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a295 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a300 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a301 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 9983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a302 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10016 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a303 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10049 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a304 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10082 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a305 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a306 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a307 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a312 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a313 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a314 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a315 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a316 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a317 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a318 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a319 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a324 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a325 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a326 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10808 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a327 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10841 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a328 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a329 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a330 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a331 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 10973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a336 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a337 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a338 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a339 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a340 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a341 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a342 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a343 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a348 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a349 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a350 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a351 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a352 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a353 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a354 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a355 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a360 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a361 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a362 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 11996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a363 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a364 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a365 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a366 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a367 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a372 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a373 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a374 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a375 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a376 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a377 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a378 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a379 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a384 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a385 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a386 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a387 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a388 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a389 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a390 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a391 " "Synthesized away node \"frame_buffer2:Inst_frame_buffer\|altsyncram:altsyncram_component\|altsyncram_muj1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_muj1.tdf" 12953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "frame_buffer2.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/frame_buffer2.vhd" 97 0 0 } } { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512888826 "|top_level|frame_buffer2:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_muj1:auto_generated|ram_block1a391"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1414512888826 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1414512888826 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|WideOr1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|WideOr1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE top_level.top_level0.rtl.mif " "Parameter INIT_FILE set to top_level.top_level0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1414512895728 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512895728 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1414512895728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|altsyncram:WideOr1_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|altsyncram:WideOr1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512895813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|altsyncram:WideOr1_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|altsyncram:WideOr1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE top_level.top_level0.rtl.mif " "Parameter \"INIT_FILE\" = \"top_level.top_level0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414512895814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414512895814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s301.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s301.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s301 " "Found entity 1: altsyncram_s301" {  } { { "db/altsyncram_s301.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/db/altsyncram_s301.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414512895980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414512895980 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414512897117 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1414512897117 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1414512897117 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1414512897117 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] VCC pin " "The pin \"GPIO\[18\]\" is fed by VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1414512897127 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1414512897127 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1414512897127 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512898671 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512898671 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512898671 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1414512898671 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414512898671 "|top_level|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414512898671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414512899119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1414512903205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414512904279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Final Project/Ov7670_fr_zedboard/ov7670_fr/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414512904605 "|top_level|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414512904605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "834 " "Implemented 834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414512904615 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414512904615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1414512904615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "610 " "Implemented 610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414512904615 ""} { "Info" "ICUT_CUT_TM_RAMS" "138 " "Implemented 138 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414512904615 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1414512904615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414512904615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414512904764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 11:15:04 2014 " "Processing ended: Tue Oct 28 11:15:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414512904764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414512904764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414512904764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414512904764 ""}
