git clone --depth 1 --no-tags https://github.com/hellgate202/img_proc_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252297480
git clone --depth 1 --no-tags https://github.com/neoH/AUE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251047169
git clone --depth 1 --no-tags https://github.com/deepika7497/PUMA_Core_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246719641
git clone --depth 1 --no-tags https://github.com/sunnymax2002/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262522575
git clone --depth 1 --no-tags https://github.com/phyzhenli/Simon_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266821104
git clone --depth 1 --no-tags https://github.com/Jadavis123/qc-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264965530
git clone --depth 1 --no-tags https://github.com/abhishekk-07/GoldenFile_SVA_Layered_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265465747
git clone --depth 1 --no-tags https://github.com/akshatmathur16/ethernet_2x2_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267639652
git clone --depth 1 --no-tags https://github.com/oz-matt/serum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261039326
git clone --depth 1 --no-tags https://github.com/gvsrmk/Silumation-and-Verification-of-Last-Level-L2-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245023325
git clone --depth 1 --no-tags https://github.com/allen1236/2020-dclab-team01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245602112
git clone --depth 1 --no-tags https://github.com/augustoaccorsi/fsm-assincrona.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252879518
git clone --depth 1 --no-tags https://github.com/j1s1e1/VerilogCommon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257039211
git clone --depth 1 --no-tags https://github.com/MartianZ/Xilinx_Ethernet_1G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266500531
git clone --depth 1 --no-tags https://github.com/rooty19/basys3_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259007140
git clone --depth 1 --no-tags https://github.com/castleberrysam/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265906751
git clone --depth 1 --no-tags https://github.com/vsn97/Design-and-Verification-of-a-Bus-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266411664
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/arbitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272254831
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250609926
git clone --depth 1 --no-tags https://github.com/PineXmas/ECE540_Proj_03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243855759
git clone --depth 1 --no-tags https://github.com/Illusion-Graphics/RISC-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270268971
git clone --depth 1 --no-tags https://github.com/hruy1/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274779425
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272254904
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/UVM_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272255002
git clone --depth 1 --no-tags https://github.com/aniketb005/uart-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271634500
git clone --depth 1 --no-tags https://github.com/hungbk99/SPI_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269166895
git clone --depth 1 --no-tags https://github.com/anthony2307/LogicLocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254267065
git clone --depth 1 --no-tags https://github.com/abfouts/FA2019_ECE581.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263456313
git clone --depth 1 --no-tags https://github.com/Alenkruth/AESCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272126825
git clone --depth 1 --no-tags https://github.com/ljhsiun2/hackdac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272902235
git clone --depth 1 --no-tags https://github.com/miyo/mspu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261724086
git clone --depth 1 --no-tags https://github.com/j-sam1211/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270968789
git clone --depth 1 --no-tags https://github.com/arzhangrafii/pharos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273546994
git clone --depth 1 --no-tags https://github.com/M-Daeva/sv-drsstc-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249151362
git clone --depth 1 --no-tags https://github.com/savan1213/vitistest1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246239635
git clone --depth 1 --no-tags https://github.com/VeryBigNick/ROB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251546281
git clone --depth 1 --no-tags https://github.com/zeeshan0309/SequenceDetection0110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263711190
git clone --depth 1 --no-tags https://github.com/Kotaro7750/kirameki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275088815
git clone --depth 1 --no-tags https://github.com/Teggoon/CSE-140L-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261363863
git clone --depth 1 --no-tags https://github.com/kstefanovicz/PipelinedARMCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242630479
git clone --depth 1 --no-tags https://github.com/recogni/axi_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275516634
git clone --depth 1 --no-tags https://github.com/hanyax/Decoder_UVMTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271442590
git clone --depth 1 --no-tags https://github.com/ECE510-2020-SPRING/PSU_RTL2GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250930842
git clone --depth 1 --no-tags https://github.com/wuiw/RSD-RISC-V-Out-of-Order-Superscalar-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255081252
git clone --depth 1 --no-tags https://github.com/sushileo77/SV-Constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254285177
git clone --depth 1 --no-tags https://github.com/tannerpoling/SystemVerilog_Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258350136
git clone --depth 1 --no-tags https://github.com/kuopinghsu/pipeutils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275556583
git clone --depth 1 --no-tags https://github.com/yg2m19/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271834240
git clone --depth 1 --no-tags https://github.com/RussellKook/CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245716489
git clone --depth 1 --no-tags https://github.com/Go0zx/EE599_ZixiGu_6974574312.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245550674
git clone --depth 1 --no-tags https://github.com/kartiklakhotia/EE599_klakhoti_9258459798.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245252444
git clone --depth 1 --no-tags https://github.com/yufat48/riscv-dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249774330
git clone --depth 1 --no-tags https://github.com/daniellachino/Sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275103930
git clone --depth 1 --no-tags https://github.com/chaitanyaPaikara/EE549-Virtual-Channels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269454962
git clone --depth 1 --no-tags https://github.com/MPTG94/Numeric_Systems_Wet2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269712384
git clone --depth 1 --no-tags https://github.com/et-hicks/QWAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261486045
git clone --depth 1 --no-tags https://github.com/Z-Walt-734/mipsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258073280
git clone --depth 1 --no-tags https://github.com/Niravpatel71/project_287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255471450
git clone --depth 1 --no-tags https://github.com/aqweszxcd/FPGA_Digital_Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263494659
git clone --depth 1 --no-tags https://github.com/Bob-Li-2020/my_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264168811
git clone --depth 1 --no-tags https://github.com/RomanSablin/lattice-dtr-measure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266017995
git clone --depth 1 --no-tags https://github.com/HensoldtCyberHWGroup/ariane_asid_integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272715084
git clone --depth 1 --no-tags https://github.com/waseemorphali/UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273836462
git clone --depth 1 --no-tags https://github.com/aknezevic96/MIPS-ALU-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243193724
git clone --depth 1 --no-tags https://github.com/zhenhaohe/bit_serial_kmeans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248475322
git clone --depth 1 --no-tags https://github.com/SamyuelDanyo/rtl-n-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246383382
git clone --depth 1 --no-tags https://github.com/neoH/ASVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254874750
git clone --depth 1 --no-tags https://github.com/ks606/uart-for-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254393916
git clone --depth 1 --no-tags https://github.com/braamBeresford/TA_ECE272.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261837590
git clone --depth 1 --no-tags https://github.com/sergiududa/DSD_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262764508
git clone --depth 1 --no-tags https://github.com/mortepau/hdlc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241913437
git clone --depth 1 --no-tags https://github.com/Adrofier/AMBA-APB-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275325439
git clone --depth 1 --no-tags https://github.com/RomanKashirov/Digital_Design_and_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252426952
git clone --depth 1 --no-tags https://github.com/lisazaher/cpu-single-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251547236
git clone --depth 1 --no-tags https://github.com/mrunalkpatel96/protobufaccel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253641037
git clone --depth 1 --no-tags https://github.com/NotATempUser/ECE385LAB6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242424460
git clone --depth 1 --no-tags https://github.com/zaccrites/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256329096
git clone --depth 1 --no-tags https://github.com/abettati/riscv_mirror2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256153328
git clone --depth 1 --no-tags https://github.com/yuey1203/BNN_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257060446
git clone --depth 1 --no-tags https://github.com/KutayAcar/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256935209
git clone --depth 1 --no-tags https://github.com/Gaon-Choi/ITE2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254818918
git clone --depth 1 --no-tags https://github.com/elakkiap/SHA-256-Bitcoin-Hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270896870
git clone --depth 1 --no-tags https://github.com/Leenahessam/FloatingPointAddition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270826000
git clone --depth 1 --no-tags https://github.com/Teggoon/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270068443
git clone --depth 1 --no-tags https://github.com/mikeck1/ECE111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267148535
git clone --depth 1 --no-tags https://github.com/ChristianKouris/cse140l-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267243172
git clone --depth 1 --no-tags https://github.com/kromych/fpga-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267196217
git clone --depth 1 --no-tags https://github.com/pgroup-usc/parallel-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255160730
git clone --depth 1 --no-tags https://github.com/mattbrown015/simple-fpga-cvs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271237887
git clone --depth 1 --no-tags https://github.com/sakshintala/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272319997
git clone --depth 1 --no-tags https://github.com/ChristianKouris/cse140l-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263228034
git clone --depth 1 --no-tags https://github.com/ChristianKouris/cse140l-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271957943
git clone --depth 1 --no-tags https://github.com/UltimateHikari/QLUE_CISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269003120
git clone --depth 1 --no-tags https://github.com/dvirhilu/FPGA_escape_room.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264625453
git clone --depth 1 --no-tags https://github.com/onurkasemlar/UVM_TRAINING_ELSYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257550334
git clone --depth 1 --no-tags https://github.com/Csomi/hdl_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258764118
git clone --depth 1 --no-tags https://github.com/JeanRochCoulon/riscv-dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260228192
git clone --depth 1 --no-tags https://github.com/dcorderoch/alu-taller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260309374
git clone --depth 1 --no-tags https://github.com/navahc/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264277999
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264109139
