---
title: ä½¿ç”¨ HDL å®ç°åŸºæœ¬é€»è¾‘é—¨ç”µè·¯
tag:
- topic 
--- 
---

ğŸ·ï¸ Status:: #herb   
ğŸ“Œ tags:: [[@nand]]
ğŸ”— Parent::  `$= dv.current().file.inlinks`

# ä½¿ç”¨ HDL å®ç°åŸºæœ¬é€»è¾‘é—¨ç”µè·¯
-----


- [[HDLè¯­è¨€]]

```toc

```


## åŸºæœ¬é€»è¾‘é—¨

### NOT
æŒ‰ç…§å…¬ç†1å®ç°ï¼š`NOT(x) = x NAND x`
```c
CHIP Not {
    IN in;
    OUT out;

    PARTS:
    Nand(a=in,b=in,out=out);
}
```


### AND
é¦–å…ˆä½¿ç”¨æœ€åŸºç¡€çš„ä¸éé—¨ NAND æ¥å®ç° AND

å…¬ç†1ï¼š`NOT(x) = (x NAND x) `
å…¬ç†2ï¼š`(x AND y) = NOT (x NAND y) `
// replace x with (x NAND y)
å®ç°ï¼š(x AND y) = NOT (x NAND y) = ((x NAND y) NAND (x NAND y))
å³ x AND y å¯ä»¥ä½¿ç”¨ä¸‰ä¸ª NAND é—¨å®ç°

```c
/**
 * And gate: 
 * out = 1 if (a == 1 and b == 1)
 *       0 otherwise
*/
CHIP And {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Nand(a=a,b=b,out=o1); //(x NAND y)
    Nand(a=a,b=b,out=o2);//(x NAND y)
    Nand(a=o1,b=o2,out=out); //  (x AND y) = NOT (x NAND y) = ((x NAND y) NAND (x NAND y))
}

```


### OR
æ ¹æ® `x OR y = NOT(NOT (x) AND NOT(y))`
ä½¿ç”¨NOTå’ŒANDå®ç°
```c
CHIP Or {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=a,out=nota);
    Not(in=b,out=notb);
    And(a=nota,b=notb,out=notaandnotb);
    Not(in=notaandnotb,out=out); 
}
```

### XOR
- `Xor = x AND NOT(y) OR NOT(x) AND y `å¯ä»¥ç›´æ¥ä½¿ç”¨ANDã€NOTå’ŒORå®ç°ã€‚
- [4ä¸ªNANDçš„å®ç°æ–¹æ³•](https://cs.stackexchange.com/questions/43342/how-to-construct-xor-gate-using-only-4-nand-gate)

```c
CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    Not(in=a,out=nota);
	Not(in=b,out=notb);
	And(a=a,b=notb,out=anotb);
	And(a=b,b=nota,out=bnota);
	Or(a=anotb,b=bnota,out=out);
}
```

```ad-note
**å¼‚æˆ–**ä¹Ÿå«åŠåŠ è¿ç®—ï¼Œå…¶è¿ç®—æ³•åˆ™ç›¸å½“äºä¸å¸¦è¿›ä½çš„äºŒè¿›åˆ¶åŠ æ³•ï¼šäºŒè¿›åˆ¶ä¸‹ç”¨1è¡¨ç¤ºçœŸï¼Œ0è¡¨ç¤ºå‡ï¼Œåˆ™**å¼‚æˆ–**çš„è¿ç®—æ³•åˆ™ä¸ºï¼š0âŠ•0=0ï¼Œ1âŠ•0=1ï¼Œ0âŠ•1=1ï¼Œ1âŠ•1=0ï¼ˆåŒä¸º0ï¼Œ**å¼‚**ä¸º1ï¼‰ï¼Œè¿™äº›æ³•åˆ™ä¸åŠ æ³•æ˜¯ç›¸åŒçš„ï¼Œåªæ˜¯ä¸å¸¦è¿›ä½ï¼Œæ‰€ä»¥**å¼‚æˆ–**å¸¸è¢«è®¤ä½œä¸è¿›ä½åŠ æ³•ã€‚

å¼‚æˆ–å¯ä»¥é€šè¿‡å››ä¸ªNANDå®ç°ï¼Œå½“ç„¶ä¹Ÿæœ‰å…¶ä»–å®ç°æ–¹æ³•ï¼Œæ±‚æœ€ä½³çš„æ–¹æ³•æ˜¯ä¸Šä¸€ä¸ªå¤æ‚é—®é¢˜ã€‚
```

### Mux å•è·¯è¾“å‡º å¤ç”¨
å½“sel=1æ—¶ï¼Œè¾“å‡ºbï¼Œå¦åˆ™è¾“å‡ºa
`Mux(a,b) = Or( (B and sel) ,(A and Not(sel)))`
```c
CHIP Mux {
    IN a, b, sel;
    OUT out;

    PARTS:
    And(a=b,b=sel,out=bandsel);
    Not(in=sel,out=notsel);
    And(a=a,b=notsel,out=aandnotsel);
    Or(a=bandsel,b=aandnotsel,out=out);
}
```

### DMux å¤šè·¯è¾“å‡ºå¤ç”¨
å¦‚æœsel=1ï¼Œåˆ™å°†aè¾“å‡ºï¼Œå¦åˆ™æŠŠbè¾“å‡º
`out: a = And(in, Not(sel)), b = And(in, sel)`

```c
CHIP DMux {
    IN in, sel;
    OUT a, b;

    PARTS:
    // Put your code here:
    Not(in=sel,out=notsel);
    And(a=in,b=notsel,out=a);
    And(a=in,b=sel,out=b);
}

```

## 16ä½ç‰ˆæœ¬é€»è¾‘é—¨
ç´¢å¼•æ˜¯ä»å³å‘å·¦çš„
### Not16
### And16
### Or16
### Mux16
åªéœ€è¦æŠŠ1bitç‰ˆæœ¬æŒ‰ç…§busä½æ‰§è¡Œ16æ¬¡å³å¯ã€‚
```c
CHIP Not16 {
    IN in[16];
    OUT out[16];

    PARTS:
    Not(in = in[0], out = out[0]);
    Not(in = in[1], out = out[1]);
    Not(in = in[2], out = out[2]);
    Not(in = in[3], out = out[3]);
    Not(in = in[4], out = out[4]);
    Not(in = in[5], out = out[5]);
    Not(in = in[6], out = out[6]);
    Not(in = in[7], out = out[7]);
    Not(in = in[8], out = out[8]);
    Not(in = in[9], out = out[9]);
    Not(in = in[10], out = out[10]);
    Not(in = in[11], out = out[11]);
    Not(in = in[12], out = out[12]);
    Not(in = in[13], out = out[13]);
    Not(in = in[14], out = out[14]);
    Not(in = in[15], out = out[15]);
}
```

## å¤šè·¯å¤ç”¨å˜ç§
### Or8Way 8è·¯è¾“å…¥æˆ–é—¨ï¼ˆ8ä½æŒ‰ä½å–æˆ–ï¼‰
```c
CHIP Or8Way {
    IN in[8];
    OUT out;

    PARTS:
    // Put your code here:
    Or(a = in[0], b = in[1], out = o1);
    Or(a = o1, b = in[2], out = o2);
    Or(a = o2, b = in[3], out = o3);
    Or(a = o3, b = in[4], out = o4);
    Or(a = o4, b = in[5], out = o5);
    Or(a = o5, b = in[6], out = o6);
    Or(a = o6, b = in[7], out = out);
}
```
### Mux4Way16 16ä½ç‰ˆæœ¬å¤šè·¯å¤ç”¨ï¼Œ4è·¯è¾“å…¥
`out = a if sel == 00 b if sel == 01 c if sel == 10 d if sel == 11`
é‡‡ç”¨äºŒåˆ†æ³•çš„æ–¹å¼ï¼Œé€‰æ‹©ä¸¤æ¬¡å³å¯ã€‚selçš„é«˜ä½ç¡®å®šabè¿˜æ˜¯cdã€‚å…ˆæ ¹æ®ä½ä½ç¡®å®šaè¿˜æ˜¯bï¼Œæˆ–è€…cè¿˜æ˜¯dã€‚ç„¶åé€šè¿‡é«˜ä½é€‰å‡ºçœŸæ­£çš„å€¼ã€‚

```c
CHIP Mux4Way16 {
    IN a[16], b[16], c[16], d[16], sel[2];
    OUT out[16];

    PARTS:
    // Put your code here:
    Mux16(a = a, b = b, sel = sel[0], out = amuxb);
    Mux16(a = c, b = d, sel = sel[0], out = cmuxd);

    Mux16(a = o1, b = o2, sel = sel[1], out = out);
}
```
### Mux8Way16 16ä½ç‰ˆæœ¬å¤šè·¯å¤ç”¨ï¼Œ8è·¯è¾“å…¥
å¯ä»¥é€šè¿‡ä¸¤ä¸ªMux4Way16å…ˆåœ¨4è·¯ä¸­é€‰ä¸€ä¸ªè¾“å‡ºï¼Œç„¶åé€šè¿‡Mux16åœ¨8è·¯ä¸­ç¡®å®šæ˜¯ç¬¬ä¸€ä¸ª4è·¯è¿˜æ˜¯ç¬¬äºŒä¸ª4è·¯ã€‚

```c
CHIP Mux8Way16 {
    IN a[16], b[16], c[16], d[16],
       e[16], f[16], g[16], h[16],
       sel[3];
    OUT out[16];

    PARTS:
    Mux4Way16(a = a, b = b, c = c, d = d, sel = sel[0..1], out = o1);
    Mux4Way16(a = e, b = f, c = g, d = h, sel = sel[0..1], out = o2);

    Mux16(a = o1, b = o2, sel = sel[2], out = out);
}
```


### DMux4Way 4è·¯è¾“å‡ºä¸­é€‰æ‹©1è·¯è¿›è¡Œè¾“å‡º
æ ¹æ®4è·¯è¾“å…¥ï¼Œé€‰æ‹©ä¸¤è·¯è¾“å‡ºã€‚ä½¿ç”¨3ä¸ªDMuxï¼Œå…ˆä»4è·¯é€‰æ‹©1è·¯ï¼Œå†ä»ä¸€ä¸ª4è·¯ä¸­é€‰æ‹©1è·¯ï¼Œç„¶åä»ä¸¤è·¯ä¸­é€‰æ‹©1è·¯
![](https://nand2tetris-hdl.github.io/img/dmux4.png)
```c
CHIP DMux4Way {
    IN in, sel[2];
    OUT a, b, c, d;

    PARTS:
    // Put your code here:
    DMux(in = in, sel = sel[1], a = o1, b = o2);

    DMux(in = o1, sel = sel[0], a = a, b = b);
    DMux(in = o2, sel = sel[0], a = c, b = d);
}
```

### DMux8Way 8è·¯è¾“å‡ºä¸­é€‰æ‹©1è·¯è¿›è¡Œè¾“å‡º
å…ˆç”¨ä¸€ä¸ªDMuxï¼Œå°†8è·¯åˆ†æˆä¸¤ä¸ª4è·¯ï¼Œç„¶åç”¨ä¸¤ä¸ªDMux4Wayåˆ†åˆ«ä»ä¸¤ä¸ª4è·¯ä¸­è¿›è¡Œé€‰æ‹©ã€‚
![](https://nand2tetris-hdl.github.io/img/dmux8.png)
```c
CHIP DMux8Way {
    IN in, sel[3];
    OUT a, b, c, d, e, f, g, h;

    PARTS:
    DMux(in = in, sel = sel[2], a = o1, b = o2);
    DMux4Way(in = o1, sel = sel[0..1], a = a, b = b, c = c, d = d);
    DMux4Way(in = o2, sel = sel[0..1], a = e, b = f, c = g, d = h);
}
```

## å¯„å­˜å™¨
### Bit
![](https://nand2tetris-hdl.github.io/img/bit.png)
### Register

### PC
![](https://nand2tetris-hdl.github.io/img/pc.png)

## å†…å­˜
### RAM8
![](https://nand2tetris-hdl.github.io/img/ram8.png)

### RAM64


### RAM512
### RAM4K
### RAM16K
![](https://nand2tetris-hdl.github.io/img/ram16k.png)
-----

## å®ç°å‚è€ƒ
- https://en.wikipedia.org/wiki/NAND_logic#XOR
- [# HDL API & Gate Design Reference](https://nand2tetris-hdl.github.io/)

