#ifndef API_MCP4822_IP_CTRL_H
#define API_MCP4822_IP_CTRL_H

#ifdef   API_MCP4822_IP_CTRL_LOCAL
#define  EXT_API_MCP4822_IP_CTRL_DEF
#else
#define  EXT_API_MCP4822_IP_CTRL_DEF   extern
#endif

#include "../../../common/src/api_hw/api_common.h"
#include "ip_mcp4822_ctrl.h"

#define MCP4822_CTRL_BASEADDR       XPAR_IP_MCP4822_CTRL_0_S00_AXILITE_BASEADDR
#define MCP4822_CTRL_REG0_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG0_OFFSET
#define MCP4822_CTRL_REG1_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG1_OFFSET
#define MCP4822_CTRL_REG2_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG2_OFFSET
#define MCP4822_CTRL_REG3_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG3_OFFSET
#define MCP4822_CTRL_REG4_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG4_OFFSET
#define MCP4822_CTRL_REG5_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG5_OFFSET
#define MCP4822_CTRL_REG6_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG6_OFFSET
#define MCP4822_CTRL_REG7_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG7_OFFSET
#define MCP4822_CTRL_REG8_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG8_OFFSET
#define MCP4822_CTRL_REG9_OFFSET    IP_MCP4822_CTRL_S00_AXILite_SLV_REG9_OFFSET
#define MCP4822_CTRL_REG10_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG10_OFFSET
#define MCP4822_CTRL_REG11_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG11_OFFSET
#define MCP4822_CTRL_REG12_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG12_OFFSET
#define MCP4822_CTRL_REG13_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG13_OFFSET
#define MCP4822_CTRL_REG14_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG14_OFFSET
#define MCP4822_CTRL_REG15_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG15_OFFSET
#define MCP4822_CTRL_REG16_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG16_OFFSET
#define MCP4822_CTRL_REG17_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG17_OFFSET
#define MCP4822_CTRL_REG18_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG18_OFFSET
#define MCP4822_CTRL_REG19_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG19_OFFSET
#define MCP4822_CTRL_REG20_OFFSET   IP_MCP4822_CTRL_S00_AXILite_SLV_REG20_OFFSET

EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlInit(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlSelfTest(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlSetDefault(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlSetVthAll(u32 vth);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlEnable(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822CtrlDisable(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822Start(void);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822ChSet(u32 ch);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822DataSet(u8 ch, u8 GAn, u8 SHDNn, u16 data);
EXT_API_MCP4822_IP_CTRL_DEF s32 MCP4822Busy(u32 *busy);
s32 MCP4822CtrlSetChannelVth(u8 channel, u16 vth);
u32 GetMCP4822RegisterValue(u32 offset);
XStatus SetMCP4822RegisterValue(u32 offset, u32 value);
#endif 

