<stg><name>feedforward_Pipeline_VITIS_LOOP_124_5</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %layer2_quant = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %layer2_quant_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %layer2_quant_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %layer2_quant_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %layer2_quant_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %layer2_quant_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %layer2_quant_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %layer2_quant_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %layer2_quant_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %layer2_quant_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %layer2_quant_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %layer2_quant_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %layer2_quant_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %layer2_quant_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %layer2_quant_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %layer2_quant_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %layer2_quant_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %layer2_quant_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %layer2_quant_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %layer2_quant_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %layer2_quant_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %layer2_quant_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %layer2_quant_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %layer2_quant_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %layer2_quant_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %layer2_quant_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %layer2_quant_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %layer2_quant_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %layer2_quant_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %layer2_quant_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %layer2_quant_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %layer2_quant_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %layer2_quant_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %layer2_quant_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %layer2_quant_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %layer2_quant_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %layer2_quant_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %layer2_quant_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %layer2_quant_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %layer2_quant_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %layer2_quant_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %layer2_quant_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %layer2_quant_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %layer2_quant_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %layer2_quant_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %layer2_quant_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %layer2_quant_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %layer2_quant_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %layer2_quant_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %layer2_quant_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %layer2_quant_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %layer2_quant_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %layer2_quant_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %layer2_quant_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %layer2_quant_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %layer2_quant_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %layer2_quant_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %layer2_quant_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %layer2_quant_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %layer2_quant_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %layer2_quant_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_60"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %layer2_quant_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_61"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %layer2_quant_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_62"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %layer2_quant_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_63"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:65 %store_ln124 = store i7 0, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:66 %br_ln0 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc57:0 %i = load i7 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc57:1 %icmp_ln124 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc57:2 %add_ln124 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc57:3 %br_ln124 = br i1 %icmp_ln124, void %for.inc57.split, void %for.inc.i234.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="7">
<![CDATA[
for.inc57.split:0 %trunc_ln124 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="7">
<![CDATA[
for.inc57.split:1 %trunc_ln124_1 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc57.split:5 %lshr_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="4">
<![CDATA[
for.inc57.split:6 %zext_ln83 = zext i4 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:7 %layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="layer2_activations_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:8 %layer2_activations_1_addr = getelementptr i32 %layer2_activations_1, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="layer2_activations_1_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:9 %layer2_activations_2_addr = getelementptr i32 %layer2_activations_2, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="layer2_activations_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:10 %layer2_activations_3_addr = getelementptr i32 %layer2_activations_3, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="layer2_activations_3_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:11 %layer2_activations_load = load i4 %layer2_activations_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:12 %layer2_activations_1_load = load i4 %layer2_activations_1_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_1_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:13 %layer2_activations_2_load = load i4 %layer2_activations_2_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_2_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:14 %layer2_activations_3_load = load i4 %layer2_activations_3_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_3_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
for.inc57.split:18 %switch_ln127 = switch i6 %trunc_ln124_1, void %arrayidx56.case.63, i6 0, void %arrayidx56.case.0, i6 1, void %arrayidx56.case.1, i6 2, void %arrayidx56.case.2, i6 3, void %arrayidx56.case.3, i6 4, void %arrayidx56.case.4, i6 5, void %arrayidx56.case.5, i6 6, void %arrayidx56.case.6, i6 7, void %arrayidx56.case.7, i6 8, void %arrayidx56.case.8, i6 9, void %arrayidx56.case.9, i6 10, void %arrayidx56.case.10, i6 11, void %arrayidx56.case.11, i6 12, void %arrayidx56.case.12, i6 13, void %arrayidx56.case.13, i6 14, void %arrayidx56.case.14, i6 15, void %arrayidx56.case.15, i6 16, void %arrayidx56.case.16, i6 17, void %arrayidx56.case.17, i6 18, void %arrayidx56.case.18, i6 19, void %arrayidx56.case.19, i6 20, void %arrayidx56.case.20, i6 21, void %arrayidx56.case.21, i6 22, void %arrayidx56.case.22, i6 23, void %arrayidx56.case.23, i6 24, void %arrayidx56.case.24, i6 25, void %arrayidx56.case.25, i6 26, void %arrayidx56.case.26, i6 27, void %arrayidx56.case.27, i6 28, void %arrayidx56.case.28, i6 29, void %arrayidx56.case.29, i6 30, void %arrayidx56.case.30, i6 31, void %arrayidx56.case.31, i6 32, void %arrayidx56.case.32, i6 33, void %arrayidx56.case.33, i6 34, void %arrayidx56.case.34, i6 35, void %arrayidx56.case.35, i6 36, void %arrayidx56.case.36, i6 37, void %arrayidx56.case.37, i6 38, void %arrayidx56.case.38, i6 39, void %arrayidx56.case.39, i6 40, void %arrayidx56.case.40, i6 41, void %arrayidx56.case.41, i6 42, void %arrayidx56.case.42, i6 43, void %arrayidx56.case.43, i6 44, void %arrayidx56.case.44, i6 45, void %arrayidx56.case.45, i6 46, void %arrayidx56.case.46, i6 47, void %arrayidx56.case.47, i6 48, void %arrayidx56.case.48, i6 49, void %arrayidx56.case.49, i6 50, void %arrayidx56.case.50, i6 51, void %arrayidx56.case.51, i6 52, void %arrayidx56.case.52, i6 53, void %arrayidx56.case.53, i6 54, void %arrayidx56.case.54, i6 55, void %arrayidx56.case.55, i6 56, void %arrayidx56.case.56, i6 57, void %arrayidx56.case.57, i6 58, void %arrayidx56.case.58, i6 59, void %arrayidx56.case.59, i6 60, void %arrayidx56.case.60, i6 61, void %arrayidx56.case.61, i6 62, void %for.inc57.split.arrayidx56.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.exit:0 %store_ln124 = store i7 %add_ln124, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.exit:1 %br_ln124 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:0 %layer2_quant_load = load i32 %layer2_quant

]]></Node>
<StgValue><ssdm name="layer2_quant_load"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:1 %layer2_quant_1_load = load i32 %layer2_quant_1

]]></Node>
<StgValue><ssdm name="layer2_quant_1_load"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:2 %layer2_quant_2_load = load i32 %layer2_quant_2

]]></Node>
<StgValue><ssdm name="layer2_quant_2_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:3 %layer2_quant_3_load = load i32 %layer2_quant_3

]]></Node>
<StgValue><ssdm name="layer2_quant_3_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:4 %layer2_quant_4_load = load i32 %layer2_quant_4

]]></Node>
<StgValue><ssdm name="layer2_quant_4_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:5 %layer2_quant_5_load = load i32 %layer2_quant_5

]]></Node>
<StgValue><ssdm name="layer2_quant_5_load"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:6 %layer2_quant_6_load = load i32 %layer2_quant_6

]]></Node>
<StgValue><ssdm name="layer2_quant_6_load"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:7 %layer2_quant_7_load = load i32 %layer2_quant_7

]]></Node>
<StgValue><ssdm name="layer2_quant_7_load"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:8 %layer2_quant_8_load = load i32 %layer2_quant_8

]]></Node>
<StgValue><ssdm name="layer2_quant_8_load"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:9 %layer2_quant_9_load = load i32 %layer2_quant_9

]]></Node>
<StgValue><ssdm name="layer2_quant_9_load"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:10 %layer2_quant_10_load = load i32 %layer2_quant_10

]]></Node>
<StgValue><ssdm name="layer2_quant_10_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:11 %layer2_quant_11_load = load i32 %layer2_quant_11

]]></Node>
<StgValue><ssdm name="layer2_quant_11_load"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:12 %layer2_quant_12_load = load i32 %layer2_quant_12

]]></Node>
<StgValue><ssdm name="layer2_quant_12_load"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:13 %layer2_quant_13_load = load i32 %layer2_quant_13

]]></Node>
<StgValue><ssdm name="layer2_quant_13_load"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:14 %layer2_quant_14_load = load i32 %layer2_quant_14

]]></Node>
<StgValue><ssdm name="layer2_quant_14_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:15 %layer2_quant_15_load = load i32 %layer2_quant_15

]]></Node>
<StgValue><ssdm name="layer2_quant_15_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:16 %layer2_quant_16_load = load i32 %layer2_quant_16

]]></Node>
<StgValue><ssdm name="layer2_quant_16_load"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:17 %layer2_quant_17_load = load i32 %layer2_quant_17

]]></Node>
<StgValue><ssdm name="layer2_quant_17_load"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:18 %layer2_quant_18_load = load i32 %layer2_quant_18

]]></Node>
<StgValue><ssdm name="layer2_quant_18_load"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:19 %layer2_quant_19_load = load i32 %layer2_quant_19

]]></Node>
<StgValue><ssdm name="layer2_quant_19_load"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:20 %layer2_quant_20_load = load i32 %layer2_quant_20

]]></Node>
<StgValue><ssdm name="layer2_quant_20_load"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:21 %layer2_quant_21_load = load i32 %layer2_quant_21

]]></Node>
<StgValue><ssdm name="layer2_quant_21_load"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:22 %layer2_quant_22_load = load i32 %layer2_quant_22

]]></Node>
<StgValue><ssdm name="layer2_quant_22_load"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:23 %layer2_quant_23_load = load i32 %layer2_quant_23

]]></Node>
<StgValue><ssdm name="layer2_quant_23_load"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:24 %layer2_quant_24_load = load i32 %layer2_quant_24

]]></Node>
<StgValue><ssdm name="layer2_quant_24_load"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:25 %layer2_quant_25_load = load i32 %layer2_quant_25

]]></Node>
<StgValue><ssdm name="layer2_quant_25_load"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:26 %layer2_quant_26_load = load i32 %layer2_quant_26

]]></Node>
<StgValue><ssdm name="layer2_quant_26_load"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:27 %layer2_quant_27_load = load i32 %layer2_quant_27

]]></Node>
<StgValue><ssdm name="layer2_quant_27_load"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:28 %layer2_quant_28_load = load i32 %layer2_quant_28

]]></Node>
<StgValue><ssdm name="layer2_quant_28_load"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:29 %layer2_quant_29_load = load i32 %layer2_quant_29

]]></Node>
<StgValue><ssdm name="layer2_quant_29_load"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:30 %layer2_quant_30_load = load i32 %layer2_quant_30

]]></Node>
<StgValue><ssdm name="layer2_quant_30_load"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:31 %layer2_quant_31_load = load i32 %layer2_quant_31

]]></Node>
<StgValue><ssdm name="layer2_quant_31_load"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:32 %layer2_quant_32_load = load i32 %layer2_quant_32

]]></Node>
<StgValue><ssdm name="layer2_quant_32_load"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:33 %layer2_quant_33_load = load i32 %layer2_quant_33

]]></Node>
<StgValue><ssdm name="layer2_quant_33_load"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:34 %layer2_quant_34_load = load i32 %layer2_quant_34

]]></Node>
<StgValue><ssdm name="layer2_quant_34_load"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:35 %layer2_quant_35_load = load i32 %layer2_quant_35

]]></Node>
<StgValue><ssdm name="layer2_quant_35_load"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:36 %layer2_quant_36_load = load i32 %layer2_quant_36

]]></Node>
<StgValue><ssdm name="layer2_quant_36_load"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:37 %layer2_quant_37_load = load i32 %layer2_quant_37

]]></Node>
<StgValue><ssdm name="layer2_quant_37_load"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:38 %layer2_quant_38_load = load i32 %layer2_quant_38

]]></Node>
<StgValue><ssdm name="layer2_quant_38_load"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:39 %layer2_quant_39_load = load i32 %layer2_quant_39

]]></Node>
<StgValue><ssdm name="layer2_quant_39_load"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:40 %layer2_quant_40_load = load i32 %layer2_quant_40

]]></Node>
<StgValue><ssdm name="layer2_quant_40_load"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:41 %layer2_quant_41_load = load i32 %layer2_quant_41

]]></Node>
<StgValue><ssdm name="layer2_quant_41_load"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:42 %layer2_quant_42_load = load i32 %layer2_quant_42

]]></Node>
<StgValue><ssdm name="layer2_quant_42_load"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:43 %layer2_quant_43_load = load i32 %layer2_quant_43

]]></Node>
<StgValue><ssdm name="layer2_quant_43_load"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:44 %layer2_quant_44_load = load i32 %layer2_quant_44

]]></Node>
<StgValue><ssdm name="layer2_quant_44_load"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:45 %layer2_quant_45_load = load i32 %layer2_quant_45

]]></Node>
<StgValue><ssdm name="layer2_quant_45_load"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:46 %layer2_quant_46_load = load i32 %layer2_quant_46

]]></Node>
<StgValue><ssdm name="layer2_quant_46_load"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:47 %layer2_quant_47_load = load i32 %layer2_quant_47

]]></Node>
<StgValue><ssdm name="layer2_quant_47_load"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:48 %layer2_quant_48_load = load i32 %layer2_quant_48

]]></Node>
<StgValue><ssdm name="layer2_quant_48_load"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:49 %layer2_quant_49_load = load i32 %layer2_quant_49

]]></Node>
<StgValue><ssdm name="layer2_quant_49_load"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:50 %layer2_quant_50_load = load i32 %layer2_quant_50

]]></Node>
<StgValue><ssdm name="layer2_quant_50_load"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:51 %layer2_quant_51_load = load i32 %layer2_quant_51

]]></Node>
<StgValue><ssdm name="layer2_quant_51_load"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:52 %layer2_quant_52_load = load i32 %layer2_quant_52

]]></Node>
<StgValue><ssdm name="layer2_quant_52_load"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:53 %layer2_quant_53_load = load i32 %layer2_quant_53

]]></Node>
<StgValue><ssdm name="layer2_quant_53_load"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:54 %layer2_quant_54_load = load i32 %layer2_quant_54

]]></Node>
<StgValue><ssdm name="layer2_quant_54_load"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:55 %layer2_quant_55_load = load i32 %layer2_quant_55

]]></Node>
<StgValue><ssdm name="layer2_quant_55_load"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:56 %layer2_quant_56_load = load i32 %layer2_quant_56

]]></Node>
<StgValue><ssdm name="layer2_quant_56_load"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:57 %layer2_quant_57_load = load i32 %layer2_quant_57

]]></Node>
<StgValue><ssdm name="layer2_quant_57_load"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:58 %layer2_quant_58_load = load i32 %layer2_quant_58

]]></Node>
<StgValue><ssdm name="layer2_quant_58_load"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:59 %layer2_quant_59_load = load i32 %layer2_quant_59

]]></Node>
<StgValue><ssdm name="layer2_quant_59_load"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:60 %layer2_quant_60_load = load i32 %layer2_quant_60

]]></Node>
<StgValue><ssdm name="layer2_quant_60_load"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:61 %layer2_quant_61_load = load i32 %layer2_quant_61

]]></Node>
<StgValue><ssdm name="layer2_quant_61_load"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:62 %layer2_quant_62_load = load i32 %layer2_quant_62

]]></Node>
<StgValue><ssdm name="layer2_quant_62_load"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:63 %layer2_quant_63_load = load i32 %layer2_quant_63

]]></Node>
<StgValue><ssdm name="layer2_quant_63_load"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_63_out, i32 %layer2_quant_63_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_62_out, i32 %layer2_quant_62_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_61_out, i32 %layer2_quant_61_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_60_out, i32 %layer2_quant_60_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_59_out, i32 %layer2_quant_59_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_58_out, i32 %layer2_quant_58_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_57_out, i32 %layer2_quant_57_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_56_out, i32 %layer2_quant_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_55_out, i32 %layer2_quant_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_54_out, i32 %layer2_quant_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_53_out, i32 %layer2_quant_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_52_out, i32 %layer2_quant_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_51_out, i32 %layer2_quant_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_50_out, i32 %layer2_quant_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_49_out, i32 %layer2_quant_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_48_out, i32 %layer2_quant_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_47_out, i32 %layer2_quant_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_46_out, i32 %layer2_quant_46_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_45_out, i32 %layer2_quant_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_44_out, i32 %layer2_quant_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_43_out, i32 %layer2_quant_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_42_out, i32 %layer2_quant_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_41_out, i32 %layer2_quant_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_40_out, i32 %layer2_quant_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_39_out, i32 %layer2_quant_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_38_out, i32 %layer2_quant_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_37_out, i32 %layer2_quant_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_36_out, i32 %layer2_quant_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_35_out, i32 %layer2_quant_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_34_out, i32 %layer2_quant_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_33_out, i32 %layer2_quant_33_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_32_out, i32 %layer2_quant_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_31_out, i32 %layer2_quant_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_30_out, i32 %layer2_quant_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_29_out, i32 %layer2_quant_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_28_out, i32 %layer2_quant_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_27_out, i32 %layer2_quant_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_26_out, i32 %layer2_quant_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_25_out, i32 %layer2_quant_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_24_out, i32 %layer2_quant_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_23_out, i32 %layer2_quant_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_22_out, i32 %layer2_quant_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_21_out, i32 %layer2_quant_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_20_out, i32 %layer2_quant_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_19_out, i32 %layer2_quant_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_18_out, i32 %layer2_quant_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_17_out, i32 %layer2_quant_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_16_out, i32 %layer2_quant_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_15_out, i32 %layer2_quant_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_14_out, i32 %layer2_quant_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_13_out, i32 %layer2_quant_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_12_out, i32 %layer2_quant_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_11_out, i32 %layer2_quant_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_10_out, i32 %layer2_quant_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_9_out, i32 %layer2_quant_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_8_out, i32 %layer2_quant_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_7_out, i32 %layer2_quant_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_6_out, i32 %layer2_quant_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_5_out, i32 %layer2_quant_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_4_out, i32 %layer2_quant_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_3_out, i32 %layer2_quant_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_2_out, i32 %layer2_quant_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_1_out, i32 %layer2_quant_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i234.preheader.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quant_out, i32 %layer2_quant_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0">
<![CDATA[
for.inc.i234.preheader.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc57.split:2 %specpipeline_ln126 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln126"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc57.split:3 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc57.split:4 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:11 %layer2_activations_load = load i4 %layer2_activations_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:12 %layer2_activations_1_load = load i4 %layer2_activations_1_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:13 %layer2_activations_2_load = load i4 %layer2_activations_2_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_2_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
for.inc57.split:14 %layer2_activations_3_load = load i4 %layer2_activations_3_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_3_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc57.split:15 %x_assign_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %layer2_activations_load, i2 1, i32 %layer2_activations_1_load, i2 2, i32 %layer2_activations_2_load, i2 3, i32 %layer2_activations_3_load, i32 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57.split:16 %layer2_quant_64 = icmp_slt  i32 %x_assign_2, i32 1

]]></Node>
<StgValue><ssdm name="layer2_quant_64"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1">
<![CDATA[
for.inc57.split:17 %zext_ln127 = zext i1 %layer2_quant_64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57.split.arrayidx56.exit_crit_edge:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_62

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for.inc57.split.arrayidx56.exit_crit_edge:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.61:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_61

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.61:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.60:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_60

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.60:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.59:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_59

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.59:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.58:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_58

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.58:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.57:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_57

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.57:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.56:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_56

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.56:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.55:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_55

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.55:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.54:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_54

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.54:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.53:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_53

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.53:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.52:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_52

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.52:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.51:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_51

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.51:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.50:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_50

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.50:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.49:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_49

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.49:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.48:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_48

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.48:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.47:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_47

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.47:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.46:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_46

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.46:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.45:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_45

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.45:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.44:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_44

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.44:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.43:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_43

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.43:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.42:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_42

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.42:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.41:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_41

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.41:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.40:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_40

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.40:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.39:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_39

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.39:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.38:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_38

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.38:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.37:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_37

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.37:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.36:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_36

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.36:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.35:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_35

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.35:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.34:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_34

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.34:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.33:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_33

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.33:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.32:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_32

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.32:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.31:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_31

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.31:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.30:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_30

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.30:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.29:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_29

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.29:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.28:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_28

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.28:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.27:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_27

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.27:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.26:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_26

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.26:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.25:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_25

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.25:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.24:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_24

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.24:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.23:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_23

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.23:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.22:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_22

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.22:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.21:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_21

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.21:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.20:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_20

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.20:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.19:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_19

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.19:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.18:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_18

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.18:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.17:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_17

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.17:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.16:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_16

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.16:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.15:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_15

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.15:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.14:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_14

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.14:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.13:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_13

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.13:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.12:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_12

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.12:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.11:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_11

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.11:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.10:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_10

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.10:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.9:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_9

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.9:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.8:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_8

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.8:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.7:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_7

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.7:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.6:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_6

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.6:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.5:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_5

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.5:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.4:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.4:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.3:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.3:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.2:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.2:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.1:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.1:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.0:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.0:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.63:0 %store_ln83 = store i32 %zext_ln127, i32 %layer2_quant_63

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.63:1 %br_ln127 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
