<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.351</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.351</CP_FINAL>
  <CP_ROUTE>7.351</CP_ROUTE>
  <CP_SYNTH>3.824</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.649</SLACK_FINAL>
  <SLACK_ROUTE>2.649</SLACK_ROUTE>
  <SLACK_SYNTH>6.176</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.649</WNS_FINAL>
  <WNS_ROUTE>2.649</WNS_ROUTE>
  <WNS_SYNTH>6.176</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>1036</CLB>
    <DSP>208</DSP>
    <FF>3675</FF>
    <LATCH>0</LATCH>
    <LUT>6622</LUT>
    <SRL>24</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>14640</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="FIR_HLS" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">p_0_FIR_filtertest_fu_827 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
    <Resources DSP="208" FF="3675" LUT="6622" LogicLUT="6598" SRL="24"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_FIR_filtertest">
    <SubModules count="12">mul_16s_10s_25_1_1_U1 mul_16s_7ns_23_1_1_U13 mul_16s_7ns_23_1_1_U8 mul_16s_7s_23_1_1_U14 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U22 mul_16s_8ns_24_1_1_U3 mul_16s_8ns_24_1_1_U5 mul_16s_8s_24_1_1_U18 mul_16s_8s_24_1_1_U23 mul_16s_9s_25_1_1_U37 mul_16s_9s_25_1_1_U38</SubModules>
    <Resources DSP="208" FF="3579" LUT="5084" LogicLUT="5060" SRL="24"/>
    <LocalResources DSP="196" FF="3579" LUT="4486" LogicLUT="4462" SRL="24"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_10s_25_1_1_U1" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_10s_25_1_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7ns_23_1_1_U13" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_7ns_23_1_1">
    <Resources DSP="1" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7ns_23_1_1_U8" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_7ns_23_1_1">
    <Resources DSP="1" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7s_23_1_1_U14" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_7s_23_1_1">
    <Resources DSP="1" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8ns_24_1_1">
    <Resources DSP="1" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8ns_24_1_1">
    <Resources DSP="1" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8ns_24_1_1">
    <Resources DSP="1" LUT="100" LogicLUT="100"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8ns_24_1_1">
    <Resources DSP="1" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8s_24_1_1">
    <Resources DSP="1" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_8s_24_1_1">
    <Resources DSP="1" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_9s_25_1_1">
    <Resources DSP="1" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U38" DEPTH="2" FILE_NAME="FIR_HLS_FIR_filtertest.v" ORIG_REF_NAME="FIR_HLS_mul_16s_9s_25_1_1">
    <Resources DSP="1" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_regslice_both">
    <Resources FF="57" LUT="1516" LogicLUT="1516"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_regslice_both">
    <Resources FF="37" LUT="22" LogicLUT="22"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.787" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.520" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[23]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.649" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
    <CELL NAME="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.785" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.518" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[25]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.652" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
    <CELL NAME="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.778" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.511" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST/A[15]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.673" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
    <CELL NAME="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.767" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.500" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[24]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.679" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
    <CELL NAME="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.713" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.446" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[26]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.725" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
    <CELL NAME="bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/FIR_HLS_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
