// Seed: 362280368
module module_0 #(
    parameter id_1 = 32'd62
);
  wire _id_1;
  wire \id_2 ;
  logic [id_1 : id_1] id_3;
  assign id_1 = id_3;
  logic id_4 = -1;
  logic [id_1 : -1] id_5;
  ;
  struct packed {
    logic [-1 : id_1] id_6;
    logic id_7;
  } id_8;
  always @(posedge 1) begin : LABEL_0
    id_8.id_6 <= 1;
  end
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd22
) (
    output supply1 id_0,
    output supply1 _id_1
);
  logic ["" : id_1] id_3 = id_3;
  module_0 modCall_1 ();
endmodule
